Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Mon Jun  6 01:11:34 2016
| Host         : Dries007-Arch running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk_1k_reg/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: keyboard0/ps2_keyboard_0/ps2_clk_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1280 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.744        0.000                      0                 2842        0.016        0.000                      0                 2842        3.000        0.000                       0                  1289  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk                        {0.000 5.000}        10.000          100.000         
  clk_2cpu_ClockDivider    {0.000 27.778}       55.556          18.000          
  clk_cpu_ClockDivider     {0.000 55.556}       111.111         9.000           
  clk_vga_ClockDivider     {0.000 4.630}        9.259           108.000         
  clkfbout_ClockDivider    {0.000 25.000}       50.000          20.000          
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clk_2cpu_ClockDivider_1  {0.000 27.778}       55.556          18.000          
  clk_cpu_ClockDivider_1   {0.000 55.556}       111.111         9.000           
  clk_vga_ClockDivider_1   {0.000 4.630}        9.259           108.000         
  clkfbout_ClockDivider_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_2cpu_ClockDivider                                                                                                                                                     27.278        0.000                       0                    25  
  clk_cpu_ClockDivider          64.010        0.000                      0                 2539        0.184        0.000                      0                 2539       55.056        0.000                       0                  1202  
  clk_vga_ClockDivider           0.744        0.000                      0                  131        0.207        0.000                      0                  131        4.130        0.000                       0                    58  
  clkfbout_ClockDivider                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_2cpu_ClockDivider_1                                                                                                                                                   27.278        0.000                       0                    25  
  clk_cpu_ClockDivider_1        64.020        0.000                      0                 2539        0.184        0.000                      0                 2539       55.056        0.000                       0                  1202  
  clk_vga_ClockDivider_1         0.746        0.000                      0                  131        0.207        0.000                      0                  131        4.130        0.000                       0                    58  
  clkfbout_ClockDivider_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_cpu_ClockDivider     clk_2cpu_ClockDivider         49.007        0.000                      0                  172        0.174        0.000                      0                  172  
clk_cpu_ClockDivider_1   clk_2cpu_ClockDivider         49.017        0.000                      0                  172        0.184        0.000                      0                  172  
clk_2cpu_ClockDivider    clk_cpu_ClockDivider          46.031        0.000                      0                    8        0.453        0.000                      0                    8  
clk_2cpu_ClockDivider_1  clk_cpu_ClockDivider          46.031        0.000                      0                    8        0.453        0.000                      0                    8  
clk_cpu_ClockDivider_1   clk_cpu_ClockDivider          64.010        0.000                      0                 2539        0.016        0.000                      0                 2539  
clk_vga_ClockDivider_1   clk_vga_ClockDivider           0.744        0.000                      0                  131        0.091        0.000                      0                  131  
clk_cpu_ClockDivider     clk_2cpu_ClockDivider_1       49.007        0.000                      0                  172        0.174        0.000                      0                  172  
clk_cpu_ClockDivider_1   clk_2cpu_ClockDivider_1       49.017        0.000                      0                  172        0.184        0.000                      0                  172  
clk_2cpu_ClockDivider    clk_cpu_ClockDivider_1        46.041        0.000                      0                    8        0.463        0.000                      0                    8  
clk_cpu_ClockDivider     clk_cpu_ClockDivider_1        64.010        0.000                      0                 2539        0.016        0.000                      0                 2539  
clk_2cpu_ClockDivider_1  clk_cpu_ClockDivider_1        46.041        0.000                      0                    8        0.463        0.000                      0                    8  
clk_vga_ClockDivider     clk_vga_ClockDivider_1         0.744        0.000                      0                  131        0.091        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2cpu_ClockDivider
Waveform(ns):       { 0.000 27.778 }
Period(ns):         55.556
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y0      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y0      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y0      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y0      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y0      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y0      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       55.556      157.804    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X44Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X44Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X44Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X44Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       64.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.010ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.010    

Slack (MET) :             64.010ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.010    

Slack (MET) :             64.010ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.010    

Slack (MET) :             64.010ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.010    

Slack (MET) :             64.177ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.177    

Slack (MET) :             64.177ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.177    

Slack (MET) :             64.177ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.177    

Slack (MET) :             64.177ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.177    

Slack (MET) :             64.216ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.342ns  (logic 18.043ns (38.935%)  route 28.299ns (61.065%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.880 r  fb_a_addr0_i_91/O[0]
                         net (fo=1, routed)           0.650    41.530    fb_a_addr0_i_91_n_7
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.299    41.829 f  fb_a_addr0_i_27/O
                         net (fo=1, routed)           0.660    42.489    keyboard0/input_reg[13]__0_16
    SLICE_X61Y17         LUT6 (Prop_lut6_I3_O)        0.124    42.613 r  keyboard0/fb_a_addr0_i_3/O
                         net (fo=8, routed)           2.777    45.390    input[12]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.390    
  -------------------------------------------------------------------
                         slack                                 64.216    

Slack (MET) :             64.346ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.212ns  (logic 18.159ns (39.295%)  route 28.053ns (60.705%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.532    45.260    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.260    
  -------------------------------------------------------------------
                         slack                                 64.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.561    -0.620    keyboard0/clk_cpu
    SLICE_X30Y11         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  keyboard0/ascii_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.354    keyboard0/ascii_reg_n_0_[1]
    SLICE_X32Y11         FDRE                                         r  keyboard0/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.830    -0.860    keyboard0/clk_cpu
    SLICE_X32Y11         FDRE                                         r  keyboard0/ascii_code_reg[1]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.066    -0.538    keyboard0/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.582    -0.599    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  prng0/tmp_a_reg[1]/Q
                         net (fo=2, routed)           0.120    -0.315    prng0/p_0_in[2]
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.851    -0.839    prng0/clk_cpu
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.059    -0.526    prng0/rnd_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 keyboard0/shift_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/clk_cpu
    SLICE_X29Y7          FDRE                                         r  keyboard0/shift_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  keyboard0/shift_r_reg/Q
                         net (fo=12, routed)          0.122    -0.357    keyboard0/ps2_keyboard_0/shift_r
    SLICE_X29Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.312 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.312    keyboard0/ps2_keyboard_0_n_14
    SLICE_X29Y7          FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.832    -0.858    keyboard0/clk_cpu
    SLICE_X29Y7          FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.238    -0.619    
    SLICE_X29Y7          FDRE (Hold_fdre_C_D)         0.092    -0.527    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/clk_cpu
    SLICE_X33Y9          FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.164    -0.314    keyboard0/ascii_reg_n_0_[5]
    SLICE_X33Y10         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.830    -0.860    keyboard0/clk_cpu
    SLICE_X33Y10         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.066    -0.538    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 keyboard0/shift_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/shift_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/clk_cpu
    SLICE_X30Y8          FDRE                                         r  keyboard0/shift_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  keyboard0/shift_l_reg/Q
                         net (fo=12, routed)          0.139    -0.317    keyboard0/ps2_keyboard_0/shift_l
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  keyboard0/ps2_keyboard_0/shift_l_i_1/O
                         net (fo=1, routed)           0.000    -0.272    keyboard0/ps2_keyboard_0_n_13
    SLICE_X30Y8          FDRE                                         r  keyboard0/shift_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.831    -0.859    keyboard0/clk_cpu
    SLICE_X30Y8          FDRE                                         r  keyboard0/shift_l_reg/C
                         clock pessimism              0.239    -0.619    
    SLICE_X30Y8          FDRE (Hold_fdre_C_D)         0.121    -0.498    keyboard0/shift_l_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.395%)  route 0.155ns (42.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.565    -0.616    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X14Y7          FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=6, routed)           0.155    -0.297    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X12Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    keyboard0/ps2_keyboard_0/p_0_in[5]
    SLICE_X12Y7          FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.835    -0.855    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X12Y7          FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.121    -0.479    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 rng_seed_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.139%)  route 0.200ns (51.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.580    -0.601    clk_cpu
    SLICE_X4Y24          FDRE                                         r  rng_seed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rng_seed_reg[4]/Q
                         net (fo=1, routed)           0.200    -0.260    prng0/Q[4]
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.045    -0.215 r  prng0/tmp_a[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    prng0/tmp_a[4]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.850    -0.840    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[4]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121    -0.444    prng0/tmp_a_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 rng_seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (44.943%)  route 0.225ns (55.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.580    -0.601    clk_cpu
    SLICE_X4Y24          FDRE                                         r  rng_seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rng_seed_reg[5]/Q
                         net (fo=1, routed)           0.225    -0.235    prng0/Q[5]
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.043    -0.192 r  prng0/tmp_a[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    prng0/tmp_a[5]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.850    -0.840    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[5]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.131    -0.434    prng0/tmp_a_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/prev_ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.636%)  route 0.141ns (52.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y8          FDRE                                         r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/Q
                         net (fo=2, routed)           0.141    -0.351    keyboard0/ps2_code_new
    SLICE_X28Y8          FDRE                                         r  keyboard0/prev_ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.832    -0.858    keyboard0/clk_cpu
    SLICE_X28Y8          FDRE                                         r  keyboard0/prev_ps2_code_new_reg/C
                         clock pessimism              0.238    -0.619    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.022    -0.597    keyboard0/prev_ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.148ns (54.537%)  route 0.123ns (45.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.582    -0.599    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  prng0/tmp_a_reg[7]/Q
                         net (fo=2, routed)           0.123    -0.328    prng0/p_0_in[8]
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.851    -0.839    prng0/clk_cpu
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[8]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.010    -0.575    prng0/rnd_reg[8]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y1       money2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y3       money2__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y5       money2__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y4       money2__3/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y2       money2__4/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y0       money2/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         111.111     109.862    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X14Y19     B[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X14Y19     B[0]__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       111.111     102.249    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X48Y57     bets_reg[11][money][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X52Y90     bets_reg[12][money][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X54Y90     bets_reg[12][money][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X55Y90     bets_reg[12][money][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X55Y90     bets_reg[12][money][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X55Y90     bets_reg[12][money][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X58Y70     bets_reg[17][money][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X13Y93     bets_reg[19][money][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X12Y94     bets_reg[19][money][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X13Y93     bets_reg[19][money][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X8Y27      bet_higher_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X39Y9      bet_money_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X39Y9      bet_money_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X35Y12     bet_money_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X38Y13     bet_money_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X38Y9      bet_money_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X38Y9      bet_money_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X14Y33     bets_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X12Y33     bets_index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X12Y33     bets_index_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider
  To Clock:  clk_vga_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        8.391ns  (logic 1.830ns (21.809%)  route 6.561ns (78.191%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 7.780 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.822     2.027    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     2.151 r  vga0/v_count[1]_i_1/O
                         net (fo=233, routed)         1.477     3.627    vga0/sel[1]
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.751 r  vga0/g18_b4/O
                         net (fo=1, routed)           0.653     4.404    vga0/g18_b4_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.124     4.528 r  vga0/vgaRed[0]_i_124/O
                         net (fo=1, routed)           0.000     4.528    vga0/vgaRed[0]_i_124_n_0
    SLICE_X8Y8           MUXF7 (Prop_muxf7_I0_O)      0.209     4.737 r  vga0/vgaRed_reg[0]_i_47/O
                         net (fo=1, routed)           1.054     5.792    vga0/vgaRed_reg[0]_i_47_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.297     6.089 r  vga0/vgaRed[0]_i_15/O
                         net (fo=1, routed)           0.773     6.862    vga0/vgaRed[0]_i_15_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  vga0/vgaRed[0]_i_5/O
                         net (fo=1, routed)           0.403     7.389    vga0/vgaRed[0]_i_5_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.513    vga0/vgaRed[0]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.516     7.780    vga0/clk_vga
    SLICE_X5Y8           FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.344    
                         clock uncertainty           -0.116     8.228    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)        0.029     8.257    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 2.881ns (40.777%)  route 4.184ns (59.223%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.891     2.106    vga0/h_count[10]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.608     2.838    vga0/v_count3_out[5]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.962 r  vga0/fbOutAddr[9]_i_4/O
                         net (fo=1, routed)           0.000     2.962    vga0/fbOutAddr[9]_i_4_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.360 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.360    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.694 r  vga0/fbOutAddr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.652     4.346    vga0/v_count_reg[8]_0[2]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     5.029 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.029    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.248 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=1, routed)           0.647     5.895    vga0/fbOutAddr0[13]
    SLICE_X3Y14          LUT4 (Prop_lut4_I2_O)        0.295     6.190 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.190    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.029     8.269    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 2.821ns (42.363%)  route 3.838ns (57.637%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.891     2.106    vga0/h_count[10]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.608     2.838    vga0/v_count3_out[5]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.962 r  vga0/fbOutAddr[9]_i_4/O
                         net (fo=1, routed)           0.000     2.962    vga0/fbOutAddr[9]_i_4_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.360 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.360    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.582 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=2, routed)           0.609     4.191    vga0/v_count_reg[8]_0[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     5.133 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.344     5.477    vga0/fbOutAddr0[12]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.307     5.784 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.784    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.031     8.271    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 2.750ns (41.725%)  route 3.841ns (58.275%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.891     2.106    vga0/h_count[10]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.608     2.838    vga0/v_count3_out[5]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.962 r  vga0/fbOutAddr[9]_i_4/O
                         net (fo=1, routed)           0.000     2.962    vga0/fbOutAddr[9]_i_4_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.360 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.360    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.582 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=2, routed)           0.609     4.191    vga0/v_count_reg[8]_0[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877     5.068 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.346     5.414    vga0/fbOutAddr0[11]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.301     5.715 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.715    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.032     8.272    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 2.839ns (44.301%)  route 3.569ns (55.699%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.480     3.816    vga0/S[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     4.494 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.817 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.407     5.224    vga0/fbOutAddr0[10]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.306     5.530 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.530    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.029     8.269    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 2.724ns (44.064%)  route 3.458ns (55.936%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.480     3.816    vga0/S[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     4.494 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.713 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.296     5.008    vga0/fbOutAddr0[9]
    SLICE_X3Y14          LUT4 (Prop_lut4_I2_O)        0.295     5.303 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.303    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.031     8.271    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 2.396ns (39.600%)  route 3.654ns (60.400%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.480     3.816    vga0/S[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.557     4.373 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.492     4.865    vga0/fbOutAddr0[8]
    SLICE_X3Y12          LUT4 (Prop_lut4_I2_O)        0.307     5.172 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.172    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.578     8.357    
                         clock uncertainty           -0.116     8.241    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.031     8.272    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 2.033ns (36.190%)  route 3.585ns (63.810%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     2.983 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.607     3.589    vga0/fbOutAddr1_0[7]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.303     3.892 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     3.892    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.142 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.296     4.438    vga0/fbOutAddr0[7]
    SLICE_X3Y12          LUT4 (Prop_lut4_I2_O)        0.301     4.739 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     4.739    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.578     8.357    
                         clock uncertainty           -0.116     8.241    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.031     8.272    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.306ns (24.738%)  route 3.973ns (75.262%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          1.249     2.463    vga0/h_count[10]_i_1_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.587 f  vga0/v_count[10]_i_1/O
                         net (fo=14, routed)          0.859     3.446    vga0/v_count3_out[10]
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.152     3.598 f  vga0/fbOutAddr[2]_i_2/O
                         net (fo=2, routed)           0.479     4.078    vga0/fbOutAddr[2]_i_2_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.326     4.404 r  vga0/fbOutAddr[2]_i_1/O
                         net (fo=1, routed)           0.000     4.404    vga0/fbOutAddr[2]_i_1_n_0
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
                         clock pessimism              0.564     8.342    
                         clock uncertainty           -0.116     8.226    
    SLICE_X5Y11          FDRE (Setup_fdre_C_D)        0.029     8.255    vga0/fbOutAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 1.612ns (30.802%)  route 3.621ns (69.198%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 f  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 f  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.631     1.846    vga0/h_count[10]_i_1_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.124     1.970 f  vga0/fbOutAddr[5]_i_3/O
                         net (fo=4, routed)           0.334     2.305    vga0/fbOutAddr[5]_i_3_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I4_O)        0.124     2.429 r  vga0/fbOutAddr[8]_i_7/O
                         net (fo=2, routed)           0.672     3.100    vga0/fbOutAddr[8]_i_7_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.124     3.224 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.224    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.454 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.597     4.052    vga0/fbOutAddr0[6]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.306     4.358 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.358    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.031     8.271    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  3.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.856%)  route 0.302ns (68.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.590    -0.591    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.302    -0.149    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.138    -0.338    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.066    -0.551    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.839%)  route 0.316ns (69.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.316    -0.133    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.837%)  route 0.316ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.316    -0.133    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.455%)  route 0.158ns (45.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    vga0/clk_vga
    SLICE_X3Y11          FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.158    -0.289    vga0/h_count_reg_n_0_[9]
    SLICE_X1Y11          LUT5 (Prop_lut5_I0_O)        0.048    -0.241 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    vga0/h_count[10]_i_2_n_0
    SLICE_X1Y11          FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    vga0/clk_vga
    SLICE_X1Y11          FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.105    -0.467    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[12]/Q
                         net (fo=4, routed)           0.207    -0.242    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X5Y12          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.830    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X5Y12          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.274    -0.555    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.070    -0.485    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.188    -0.289    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.059    -0.545    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.960%)  route 0.346ns (71.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[11]/Q
                         net (fo=4, routed)           0.346    -0.103    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.871    -0.818    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.544    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.361    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.960%)  route 0.346ns (71.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.346    -0.103    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.871    -0.818    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.544    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.361    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.752%)  route 0.180ns (49.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga0/h_count_reg[2]/Q
                         net (fo=19, routed)          0.180    -0.267    vga0/h_count_reg_n_0_[2]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  vga0/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    vga0/h_count[5]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vga0/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    vga0/clk_vga
    SLICE_X3Y11          FDRE                                         r  vga0/h_count_reg[5]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.092    -0.480    vga0/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_ClockDivider
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y1      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y3      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y4      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y12      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y12      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y12      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y10      vga0/char_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y10      vga0/char_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y10      vga0/char_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y10      vga0/char_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y11      vga0/char_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y11      vga0/char_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y11      vga0/char_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y11      vga0/char_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y10      vga0/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y11      vga0/h_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y10      vga0/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y10      vga0/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y10      vga0/h_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider
  To Clock:  clkfbout_ClockDivider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2cpu_ClockDivider_1
Waveform(ns):       { 0.000 27.778 }
Period(ns):         55.556
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y0      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y0      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y0      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y0      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y0      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y0      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       55.556      157.804    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X44Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X44Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X44Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X44Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X43Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       64.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.020ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.158   109.978    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362   109.616    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.616    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.020    

Slack (MET) :             64.020ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.158   109.978    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362   109.616    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.616    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.020    

Slack (MET) :             64.020ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.158   109.978    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.362   109.616    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.616    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.020    

Slack (MET) :             64.020ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.158   109.978    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.362   109.616    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.616    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.020    

Slack (MET) :             64.187ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.158   109.978    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362   109.616    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.616    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.187    

Slack (MET) :             64.187ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.158   109.978    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362   109.616    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.616    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.187    

Slack (MET) :             64.187ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.158   109.978    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362   109.616    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.616    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.187    

Slack (MET) :             64.187ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.158   109.978    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362   109.616    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.616    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.187    

Slack (MET) :             64.226ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.342ns  (logic 18.043ns (38.935%)  route 28.299ns (61.065%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.880 r  fb_a_addr0_i_91/O[0]
                         net (fo=1, routed)           0.650    41.530    fb_a_addr0_i_91_n_7
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.299    41.829 f  fb_a_addr0_i_27/O
                         net (fo=1, routed)           0.660    42.489    keyboard0/input_reg[13]__0_16
    SLICE_X61Y17         LUT6 (Prop_lut6_I3_O)        0.124    42.613 r  keyboard0/fb_a_addr0_i_3/O
                         net (fo=8, routed)           2.777    45.390    input[12]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.158   109.978    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.616    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.616    
                         arrival time                         -45.390    
  -------------------------------------------------------------------
                         slack                                 64.226    

Slack (MET) :             64.356ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.212ns  (logic 18.159ns (39.295%)  route 28.053ns (60.705%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.532    45.260    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.158   109.978    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.616    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.616    
                         arrival time                         -45.260    
  -------------------------------------------------------------------
                         slack                                 64.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.561    -0.620    keyboard0/clk_cpu
    SLICE_X30Y11         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  keyboard0/ascii_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.354    keyboard0/ascii_reg_n_0_[1]
    SLICE_X32Y11         FDRE                                         r  keyboard0/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.830    -0.860    keyboard0/clk_cpu
    SLICE_X32Y11         FDRE                                         r  keyboard0/ascii_code_reg[1]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.066    -0.538    keyboard0/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.582    -0.599    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  prng0/tmp_a_reg[1]/Q
                         net (fo=2, routed)           0.120    -0.315    prng0/p_0_in[2]
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.851    -0.839    prng0/clk_cpu
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.059    -0.526    prng0/rnd_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 keyboard0/shift_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/clk_cpu
    SLICE_X29Y7          FDRE                                         r  keyboard0/shift_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  keyboard0/shift_r_reg/Q
                         net (fo=12, routed)          0.122    -0.357    keyboard0/ps2_keyboard_0/shift_r
    SLICE_X29Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.312 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.312    keyboard0/ps2_keyboard_0_n_14
    SLICE_X29Y7          FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.832    -0.858    keyboard0/clk_cpu
    SLICE_X29Y7          FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.238    -0.619    
    SLICE_X29Y7          FDRE (Hold_fdre_C_D)         0.092    -0.527    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/clk_cpu
    SLICE_X33Y9          FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.164    -0.314    keyboard0/ascii_reg_n_0_[5]
    SLICE_X33Y10         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.830    -0.860    keyboard0/clk_cpu
    SLICE_X33Y10         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.066    -0.538    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 keyboard0/shift_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/shift_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/clk_cpu
    SLICE_X30Y8          FDRE                                         r  keyboard0/shift_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  keyboard0/shift_l_reg/Q
                         net (fo=12, routed)          0.139    -0.317    keyboard0/ps2_keyboard_0/shift_l
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  keyboard0/ps2_keyboard_0/shift_l_i_1/O
                         net (fo=1, routed)           0.000    -0.272    keyboard0/ps2_keyboard_0_n_13
    SLICE_X30Y8          FDRE                                         r  keyboard0/shift_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.831    -0.859    keyboard0/clk_cpu
    SLICE_X30Y8          FDRE                                         r  keyboard0/shift_l_reg/C
                         clock pessimism              0.239    -0.619    
    SLICE_X30Y8          FDRE (Hold_fdre_C_D)         0.121    -0.498    keyboard0/shift_l_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.395%)  route 0.155ns (42.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.565    -0.616    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X14Y7          FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=6, routed)           0.155    -0.297    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X12Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    keyboard0/ps2_keyboard_0/p_0_in[5]
    SLICE_X12Y7          FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.835    -0.855    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X12Y7          FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.121    -0.479    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 rng_seed_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.139%)  route 0.200ns (51.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.580    -0.601    clk_cpu
    SLICE_X4Y24          FDRE                                         r  rng_seed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rng_seed_reg[4]/Q
                         net (fo=1, routed)           0.200    -0.260    prng0/Q[4]
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.045    -0.215 r  prng0/tmp_a[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    prng0/tmp_a[4]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.850    -0.840    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[4]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121    -0.444    prng0/tmp_a_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 rng_seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (44.943%)  route 0.225ns (55.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.580    -0.601    clk_cpu
    SLICE_X4Y24          FDRE                                         r  rng_seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rng_seed_reg[5]/Q
                         net (fo=1, routed)           0.225    -0.235    prng0/Q[5]
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.043    -0.192 r  prng0/tmp_a[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    prng0/tmp_a[5]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.850    -0.840    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[5]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.131    -0.434    prng0/tmp_a_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/prev_ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.636%)  route 0.141ns (52.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y8          FDRE                                         r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/Q
                         net (fo=2, routed)           0.141    -0.351    keyboard0/ps2_code_new
    SLICE_X28Y8          FDRE                                         r  keyboard0/prev_ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.832    -0.858    keyboard0/clk_cpu
    SLICE_X28Y8          FDRE                                         r  keyboard0/prev_ps2_code_new_reg/C
                         clock pessimism              0.238    -0.619    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.022    -0.597    keyboard0/prev_ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.148ns (54.537%)  route 0.123ns (45.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.582    -0.599    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  prng0/tmp_a_reg[7]/Q
                         net (fo=2, routed)           0.123    -0.328    prng0/p_0_in[8]
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.851    -0.839    prng0/clk_cpu
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[8]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.010    -0.575    prng0/rnd_reg[8]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider_1
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y1       money2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y3       money2__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y5       money2__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y4       money2__3/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y2       money2__4/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y0       money2/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         111.111     109.862    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X14Y19     B[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X14Y19     B[0]__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       111.111     102.249    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X48Y57     bets_reg[11][money][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X52Y90     bets_reg[12][money][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X54Y90     bets_reg[12][money][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X55Y90     bets_reg[12][money][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X55Y90     bets_reg[12][money][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X55Y90     bets_reg[12][money][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X58Y70     bets_reg[17][money][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X13Y93     bets_reg[19][money][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X12Y94     bets_reg[19][money][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X13Y93     bets_reg[19][money][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X8Y27      bet_higher_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X39Y9      bet_money_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X39Y9      bet_money_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X35Y12     bet_money_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X38Y13     bet_money_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X38Y9      bet_money_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X38Y9      bet_money_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X14Y33     bets_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X12Y33     bets_index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X12Y33     bets_index_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider_1
  To Clock:  clk_vga_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.391ns  (logic 1.830ns (21.809%)  route 6.561ns (78.191%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 7.780 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.822     2.027    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     2.151 r  vga0/v_count[1]_i_1/O
                         net (fo=233, routed)         1.477     3.627    vga0/sel[1]
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.751 r  vga0/g18_b4/O
                         net (fo=1, routed)           0.653     4.404    vga0/g18_b4_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.124     4.528 r  vga0/vgaRed[0]_i_124/O
                         net (fo=1, routed)           0.000     4.528    vga0/vgaRed[0]_i_124_n_0
    SLICE_X8Y8           MUXF7 (Prop_muxf7_I0_O)      0.209     4.737 r  vga0/vgaRed_reg[0]_i_47/O
                         net (fo=1, routed)           1.054     5.792    vga0/vgaRed_reg[0]_i_47_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.297     6.089 r  vga0/vgaRed[0]_i_15/O
                         net (fo=1, routed)           0.773     6.862    vga0/vgaRed[0]_i_15_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  vga0/vgaRed[0]_i_5/O
                         net (fo=1, routed)           0.403     7.389    vga0/vgaRed[0]_i_5_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.513    vga0/vgaRed[0]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.516     7.780    vga0/clk_vga
    SLICE_X5Y8           FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.344    
                         clock uncertainty           -0.114     8.230    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)        0.029     8.259    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 2.881ns (40.777%)  route 4.184ns (59.223%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.891     2.106    vga0/h_count[10]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.608     2.838    vga0/v_count3_out[5]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.962 r  vga0/fbOutAddr[9]_i_4/O
                         net (fo=1, routed)           0.000     2.962    vga0/fbOutAddr[9]_i_4_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.360 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.360    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.694 r  vga0/fbOutAddr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.652     4.346    vga0/v_count_reg[8]_0[2]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     5.029 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.029    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.248 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=1, routed)           0.647     5.895    vga0/fbOutAddr0[13]
    SLICE_X3Y14          LUT4 (Prop_lut4_I2_O)        0.295     6.190 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.190    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.114     8.242    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.029     8.271    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 2.821ns (42.363%)  route 3.838ns (57.637%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.891     2.106    vga0/h_count[10]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.608     2.838    vga0/v_count3_out[5]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.962 r  vga0/fbOutAddr[9]_i_4/O
                         net (fo=1, routed)           0.000     2.962    vga0/fbOutAddr[9]_i_4_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.360 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.360    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.582 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=2, routed)           0.609     4.191    vga0/v_count_reg[8]_0[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     5.133 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.344     5.477    vga0/fbOutAddr0[12]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.307     5.784 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.784    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.114     8.242    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.031     8.273    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.273    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 2.750ns (41.725%)  route 3.841ns (58.275%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.891     2.106    vga0/h_count[10]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.608     2.838    vga0/v_count3_out[5]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.962 r  vga0/fbOutAddr[9]_i_4/O
                         net (fo=1, routed)           0.000     2.962    vga0/fbOutAddr[9]_i_4_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.360 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.360    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.582 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=2, routed)           0.609     4.191    vga0/v_count_reg[8]_0[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877     5.068 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.346     5.414    vga0/fbOutAddr0[11]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.301     5.715 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.715    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.114     8.242    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.032     8.274    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 2.839ns (44.301%)  route 3.569ns (55.699%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.480     3.816    vga0/S[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     4.494 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.817 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.407     5.224    vga0/fbOutAddr0[10]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.306     5.530 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.530    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.114     8.242    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.029     8.271    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 2.724ns (44.064%)  route 3.458ns (55.936%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.480     3.816    vga0/S[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     4.494 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.713 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.296     5.008    vga0/fbOutAddr0[9]
    SLICE_X3Y14          LUT4 (Prop_lut4_I2_O)        0.295     5.303 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.303    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.114     8.242    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.031     8.273    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.273    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 2.396ns (39.600%)  route 3.654ns (60.400%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.480     3.816    vga0/S[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.557     4.373 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.492     4.865    vga0/fbOutAddr0[8]
    SLICE_X3Y12          LUT4 (Prop_lut4_I2_O)        0.307     5.172 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.172    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.578     8.357    
                         clock uncertainty           -0.114     8.243    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.031     8.274    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 2.033ns (36.190%)  route 3.585ns (63.810%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     2.983 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.607     3.589    vga0/fbOutAddr1_0[7]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.303     3.892 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     3.892    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.142 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.296     4.438    vga0/fbOutAddr0[7]
    SLICE_X3Y12          LUT4 (Prop_lut4_I2_O)        0.301     4.739 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     4.739    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.578     8.357    
                         clock uncertainty           -0.114     8.243    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.031     8.274    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.306ns (24.738%)  route 3.973ns (75.262%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          1.249     2.463    vga0/h_count[10]_i_1_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.587 f  vga0/v_count[10]_i_1/O
                         net (fo=14, routed)          0.859     3.446    vga0/v_count3_out[10]
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.152     3.598 f  vga0/fbOutAddr[2]_i_2/O
                         net (fo=2, routed)           0.479     4.078    vga0/fbOutAddr[2]_i_2_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.326     4.404 r  vga0/fbOutAddr[2]_i_1/O
                         net (fo=1, routed)           0.000     4.404    vga0/fbOutAddr[2]_i_1_n_0
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
                         clock pessimism              0.564     8.342    
                         clock uncertainty           -0.114     8.228    
    SLICE_X5Y11          FDRE (Setup_fdre_C_D)        0.029     8.257    vga0/fbOutAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 1.612ns (30.802%)  route 3.621ns (69.198%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 f  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 f  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.631     1.846    vga0/h_count[10]_i_1_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.124     1.970 f  vga0/fbOutAddr[5]_i_3/O
                         net (fo=4, routed)           0.334     2.305    vga0/fbOutAddr[5]_i_3_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I4_O)        0.124     2.429 r  vga0/fbOutAddr[8]_i_7/O
                         net (fo=2, routed)           0.672     3.100    vga0/fbOutAddr[8]_i_7_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.124     3.224 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.224    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.454 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.597     4.052    vga0/fbOutAddr0[6]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.306     4.358 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.358    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.114     8.242    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.031     8.273    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.273    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  3.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.856%)  route 0.302ns (68.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.590    -0.591    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.302    -0.149    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.138    -0.338    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.066    -0.551    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.839%)  route 0.316ns (69.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.316    -0.133    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.837%)  route 0.316ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.316    -0.133    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.455%)  route 0.158ns (45.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    vga0/clk_vga
    SLICE_X3Y11          FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.158    -0.289    vga0/h_count_reg_n_0_[9]
    SLICE_X1Y11          LUT5 (Prop_lut5_I0_O)        0.048    -0.241 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    vga0/h_count[10]_i_2_n_0
    SLICE_X1Y11          FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    vga0/clk_vga
    SLICE_X1Y11          FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.105    -0.467    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[12]/Q
                         net (fo=4, routed)           0.207    -0.242    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X5Y12          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.830    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X5Y12          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.274    -0.555    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.070    -0.485    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.188    -0.289    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.059    -0.545    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.960%)  route 0.346ns (71.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[11]/Q
                         net (fo=4, routed)           0.346    -0.103    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.871    -0.818    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.544    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.361    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.960%)  route 0.346ns (71.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.346    -0.103    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.871    -0.818    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.544    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.361    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.752%)  route 0.180ns (49.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga0/h_count_reg[2]/Q
                         net (fo=19, routed)          0.180    -0.267    vga0/h_count_reg_n_0_[2]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  vga0/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    vga0/h_count[5]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vga0/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    vga0/clk_vga
    SLICE_X3Y11          FDRE                                         r  vga0/h_count_reg[5]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.092    -0.480    vga0/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_ClockDivider_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y1      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y3      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y4      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y12      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y12      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y12      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y10      vga0/char_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y10      vga0/char_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y10      vga0/char_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y10      vga0/char_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y11      vga0/char_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y11      vga0/char_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y11      vga0/char_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y11      vga0/char_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y10      vga0/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y11      vga0/h_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y10      vga0/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y10      vga0/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y10      vga0/h_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider_1
  To Clock:  clkfbout_ClockDivider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       49.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.007ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.456ns (8.218%)  route 5.093ns (91.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           5.093     4.593    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                 49.007    

Slack (MET) :             49.021ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 0.456ns (8.238%)  route 5.079ns (91.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           5.079     4.580    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                 49.021    

Slack (MET) :             49.263ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.456ns (8.615%)  route 4.837ns (91.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           4.837     4.338    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                 49.263    

Slack (MET) :             49.344ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.456ns (8.751%)  route 4.755ns (91.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.755     4.255    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.288    54.165    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -4.255    
  -------------------------------------------------------------------
                         slack                                 49.344    

Slack (MET) :             49.358ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 0.456ns (8.774%)  route 4.741ns (91.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.741     4.242    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.288    54.165    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 49.358    

Slack (MET) :             49.363ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.456ns (8.784%)  route 4.735ns (91.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.735     4.236    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.288    54.164    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.598    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.598    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                 49.363    

Slack (MET) :             49.600ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.456ns (9.202%)  route 4.499ns (90.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           4.499     4.000    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.288    54.165    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 49.600    

Slack (MET) :             49.613ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.456ns (9.247%)  route 4.475ns (90.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.475     3.976    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.442    
                         clock uncertainty           -0.288    54.154    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.588    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.588    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                 49.613    

Slack (MET) :             49.615ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.766ns (15.148%)  route 4.291ns (84.852%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 54.048 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.555    -0.957    clk_cpu
    SLICE_X12Y21         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.439 f  fb_a_addr_reg[11]/Q
                         net (fo=3, routed)           2.475     2.036    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    SLICE_X8Y20          LUT4 (Prop_lut4_I1_O)        0.124     2.160 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.466     2.626    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.750 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.350     4.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_3
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.488    54.048    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.446    
                         clock uncertainty           -0.288    54.158    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.715    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.715    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                 49.615    

Slack (MET) :             49.678ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.456ns (9.358%)  route 4.417ns (90.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 54.051 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.417     3.917    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.491    54.051    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.449    
                         clock uncertainty           -0.288    54.161    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.595    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.595    
                         arrival time                          -3.917    
  -------------------------------------------------------------------
                         slack                                 49.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.164ns (16.203%)  route 0.848ns (83.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X12Y19         FDRE                                         r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  rom_addr_reg[10]/Q
                         net (fo=8, routed)           0.848     0.389    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.288     0.032    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.215    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.164ns (14.389%)  route 0.976ns (85.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.559    -0.622    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           0.976     0.517    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.319    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.631%)  route 0.893ns (86.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.554    -0.627    clk_cpu
    SLICE_X9Y23          FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.893     0.407    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.164ns (15.858%)  route 0.870ns (84.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.556    -0.625    clk_cpu
    SLICE_X10Y21         FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.870     0.409    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.164ns (14.320%)  route 0.981ns (85.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           0.981     0.522    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.319    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.141ns (13.431%)  route 0.909ns (86.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X13Y19         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           0.909     0.426    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.206    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.012%)  route 1.033ns (87.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.554    -0.627    clk_cpu
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.033     0.546    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.319    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.141ns (13.143%)  route 0.932ns (86.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.554    -0.627    clk_cpu
    SLICE_X9Y23          FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.932     0.445    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.288     0.027    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.210    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.164ns (13.839%)  route 1.021ns (86.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.559    -0.622    clk_cpu
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.021     0.563    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.288     0.027    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.323    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.141ns (11.836%)  route 1.050ns (88.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           1.050     0.568    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.319    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       49.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.017ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.456ns (8.218%)  route 5.093ns (91.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           5.093     4.593    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                 49.017    

Slack (MET) :             49.030ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 0.456ns (8.238%)  route 5.079ns (91.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           5.079     4.580    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                 49.030    

Slack (MET) :             49.273ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.456ns (8.615%)  route 4.837ns (91.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           4.837     4.338    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                 49.273    

Slack (MET) :             49.354ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.456ns (8.751%)  route 4.755ns (91.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.755     4.255    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.278    54.175    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.609    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.609    
                         arrival time                          -4.255    
  -------------------------------------------------------------------
                         slack                                 49.354    

Slack (MET) :             49.367ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 0.456ns (8.774%)  route 4.741ns (91.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.741     4.242    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.278    54.175    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.609    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.609    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 49.367    

Slack (MET) :             49.373ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.456ns (8.784%)  route 4.735ns (91.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.735     4.236    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.278    54.174    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.608    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.608    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                 49.373    

Slack (MET) :             49.610ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.456ns (9.202%)  route 4.499ns (90.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           4.499     4.000    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.278    54.175    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    53.609    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.609    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 49.610    

Slack (MET) :             49.623ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.456ns (9.247%)  route 4.475ns (90.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.475     3.976    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.442    
                         clock uncertainty           -0.278    54.164    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.598    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.598    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                 49.623    

Slack (MET) :             49.625ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.766ns (15.148%)  route 4.291ns (84.852%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 54.048 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.555    -0.957    clk_cpu
    SLICE_X12Y21         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.439 f  fb_a_addr_reg[11]/Q
                         net (fo=3, routed)           2.475     2.036    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    SLICE_X8Y20          LUT4 (Prop_lut4_I1_O)        0.124     2.160 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.466     2.626    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.750 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.350     4.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_3
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.488    54.048    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.446    
                         clock uncertainty           -0.278    54.168    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.725    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.725    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                 49.625    

Slack (MET) :             49.688ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.456ns (9.358%)  route 4.417ns (90.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 54.051 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.417     3.917    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.491    54.051    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.449    
                         clock uncertainty           -0.278    54.171    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.605    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.605    
                         arrival time                          -3.917    
  -------------------------------------------------------------------
                         slack                                 49.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.164ns (16.203%)  route 0.848ns (83.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X12Y19         FDRE                                         r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  rom_addr_reg[10]/Q
                         net (fo=8, routed)           0.848     0.389    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.278     0.022    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.205    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.164ns (14.389%)  route 0.976ns (85.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.559    -0.622    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           0.976     0.517    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.631%)  route 0.893ns (86.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.554    -0.627    clk_cpu
    SLICE_X9Y23          FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.893     0.407    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.196    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.164ns (15.858%)  route 0.870ns (84.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.556    -0.625    clk_cpu
    SLICE_X10Y21         FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.870     0.409    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.196    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.164ns (14.320%)  route 0.981ns (85.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           0.981     0.522    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.141ns (13.431%)  route 0.909ns (86.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X13Y19         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           0.909     0.426    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.012%)  route 1.033ns (87.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.554    -0.627    clk_cpu
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.033     0.546    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.141ns (13.143%)  route 0.932ns (86.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.554    -0.627    clk_cpu
    SLICE_X9Y23          FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.932     0.445    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.278     0.017    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.164ns (13.839%)  route 1.021ns (86.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.559    -0.622    clk_cpu
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.021     0.563    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.278     0.017    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.313    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.141ns (11.836%)  route 1.050ns (88.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           1.050     0.568    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       46.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.031ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        9.056ns  (logic 3.304ns (36.485%)  route 5.752ns (63.515%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.302    58.413    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_51
    SLICE_X58Y2          LUT3 (Prop_lut3_I0_O)        0.152    58.565 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.357    59.921    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X46Y2          LUT5 (Prop_lut5_I2_O)        0.326    60.247 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.968    62.215    douta[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I3_O)        0.124    62.339 r  fb_a_dat_in[1]_i_15/O
                         net (fo=1, routed)           0.623    62.962    fb_a_dat_in[1]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124    63.086 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.503    63.588    fb_a_dat_in[1]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    63.712 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    63.712    fb_a_dat_in[1]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.288   109.667    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.077   109.744    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.744    
                         arrival time                         -63.712    
  -------------------------------------------------------------------
                         slack                                 46.031    

Slack (MET) :             46.202ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.888ns  (logic 3.074ns (34.584%)  route 5.814ns (65.416%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 54.656 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.612    54.656    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.110 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.822    58.932    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X46Y0          LUT6 (Prop_lut6_I5_O)        0.124    59.056 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.812    59.868    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.124    59.992 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.987    61.980    douta[0]
    SLICE_X33Y27         LUT5 (Prop_lut5_I3_O)        0.124    62.104 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.504    62.607    fb_a_dat_in[0]_i_12_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124    62.731 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.689    63.420    fb_a_dat_in[0]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    63.544 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    63.544    fb_a_dat_in[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.288   109.667    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.079   109.746    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.746    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                 46.202    

Slack (MET) :             46.280ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.759ns  (logic 3.180ns (36.306%)  route 5.579ns (63.694%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 109.555 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.260    58.371    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[6]
    SLICE_X58Y3          LUT3 (Prop_lut3_I2_O)        0.124    58.495 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.410    59.905    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124    60.029 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           2.124    62.153    douta[6]
    SLICE_X35Y30         LUT5 (Prop_lut5_I3_O)        0.152    62.305 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.785    63.090    fb_a_dat_in[6]_i_5_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.326    63.416 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    63.416    fb_a_dat_in[6]_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.439   109.555    clk_cpu
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.953    
                         clock uncertainty           -0.288   109.666    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)        0.031   109.697    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.697    
                         arrival time                         -63.416    
  -------------------------------------------------------------------
                         slack                                 46.280    

Slack (MET) :             46.714ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.377ns  (logic 3.180ns (37.959%)  route 5.197ns (62.041%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.313    58.423    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_49
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.152    58.575 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.230    59.806    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.326    60.132 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.421    61.553    douta[3]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.124    61.677 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           1.233    62.910    fb_a_dat_in[3]_i_6_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    63.034 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    63.034    fb_a_dat_in[3]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.288   109.667    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.081   109.748    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.748    
                         arrival time                         -63.034    
  -------------------------------------------------------------------
                         slack                                 46.714    

Slack (MET) :             46.780ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.247ns  (logic 2.950ns (35.771%)  route 5.297ns (64.229%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 109.544 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.248    58.358    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_48
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.124    58.482 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           1.384    59.867    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7
    SLICE_X46Y2          LUT5 (Prop_lut5_I2_O)        0.124    59.991 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.855    61.846    douta[4]
    SLICE_X36Y35         LUT5 (Prop_lut5_I4_O)        0.124    61.970 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.810    62.779    keyboard0/state_index_reg[2]_41
    SLICE_X33Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.903 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    62.903    keyboard0_n_45
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.428   109.544    clk_cpu
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.942    
                         clock uncertainty           -0.288   109.655    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)        0.029   109.684    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.684    
                         arrival time                         -62.903    
  -------------------------------------------------------------------
                         slack                                 46.780    

Slack (MET) :             46.996ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.090ns  (logic 3.074ns (37.999%)  route 5.016ns (62.001%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 109.554 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.247    58.358    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[2]
    SLICE_X58Y3          LUT3 (Prop_lut3_I2_O)        0.124    58.482 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.294    59.776    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5
    SLICE_X46Y1          LUT5 (Prop_lut5_I2_O)        0.124    59.900 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.437    61.337    douta[2]
    SLICE_X35Y28         LUT5 (Prop_lut5_I3_O)        0.124    61.461 r  fb_a_dat_in[2]_i_15/O
                         net (fo=1, routed)           0.734    62.195    fb_a_dat_in[2]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124    62.319 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.304    62.623    fb_a_dat_in[2]_i_4_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.124    62.747 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    62.747    fb_a_dat_in[2]_i_1_n_0
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.438   109.554    clk_cpu
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.952    
                         clock uncertainty           -0.288   109.665    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)        0.079   109.744    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.744    
                         arrival time                         -62.747    
  -------------------------------------------------------------------
                         slack                                 46.996    

Slack (MET) :             47.289ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.802ns  (logic 2.826ns (36.220%)  route 4.976ns (63.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 54.653 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.609    54.653    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.107 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.979    59.085    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[7]
    SLICE_X45Y3          LUT4 (Prop_lut4_I3_O)        0.124    59.209 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.667    59.876    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X45Y3          LUT5 (Prop_lut5_I0_O)        0.124    60.000 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           2.331    62.331    douta[7]
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124    62.455 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    62.455    fb_a_dat_in[7]_i_2_n_0
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.288   109.667    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)        0.077   109.744    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.744    
                         arrival time                         -62.455    
  -------------------------------------------------------------------
                         slack                                 47.289    

Slack (MET) :             47.418ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.616ns  (logic 3.062ns (40.206%)  route 4.554ns (59.794%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 109.549 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.437    58.548    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_47
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.152    58.700 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.460    60.160    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.332    60.492 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.656    62.148    keyboard0/douta[0]
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.124    62.272 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    62.272    keyboard0_n_44
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.433   109.549    clk_cpu
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.947    
                         clock uncertainty           -0.288   109.660    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.031   109.691    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.691    
                         arrival time                         -62.272    
  -------------------------------------------------------------------
                         slack                                 47.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.231ns (20.301%)  route 0.907ns (79.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.255    -0.222    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.651     0.475    keyboard0/douta[0]
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.520 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.520    keyboard0_n_44
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.821    -0.869    clk_cpu
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.288    -0.026    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.092     0.066    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.231ns (15.260%)  route 1.283ns (84.740%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.310    -0.167    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y3          LUT5 (Prop_lut5_I1_O)        0.045    -0.122 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.973     0.850    douta[7]
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.895 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.895    fb_a_dat_in[7]_i_2_n_0
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.288    -0.020    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120     0.100    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.276ns (17.902%)  route 1.266ns (82.098%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.255    -0.222    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.534     0.357    douta[3]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.045     0.402 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           0.476     0.878    fb_a_dat_in[3]_i_6_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.923 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.923    fb_a_dat_in[3]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.288    -0.020    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.121     0.101    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.276ns (17.589%)  route 1.293ns (82.411%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.249    -0.228    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.183 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.734     0.551    douta[4]
    SLICE_X36Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.596 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.310     0.906    keyboard0/state_index_reg[2]_41
    SLICE_X33Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.951 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.951    keyboard0_n_45
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.816    -0.874    clk_cpu
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.288    -0.031    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.091     0.060    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.321ns (19.460%)  route 1.329ns (80.540%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.419    -0.058    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.013 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.544     0.531    douta[2]
    SLICE_X35Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.576 r  fb_a_dat_in[2]_i_15/O
                         net (fo=1, routed)           0.251     0.827    fb_a_dat_in[2]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.872 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.114     0.986    fb_a_dat_in[2]_i_4_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.031 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.031    fb_a_dat_in[2]_i_1_n_0
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.825    -0.865    clk_cpu
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.288    -0.022    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.121     0.099    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.337ns (20.366%)  route 1.318ns (79.634%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.216    -0.262    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X44Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.820     0.603    douta[6]
    SLICE_X35Y30         LUT5 (Prop_lut5_I3_O)        0.044     0.647 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.282     0.929    fb_a_dat_in[6]_i_5_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.107     1.036 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.036    fb_a_dat_in[6]_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.826    -0.864    clk_cpu
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.288    -0.021    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.092     0.071    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.321ns (18.028%)  route 1.460ns (81.972%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.258    -0.219    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.174 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.781     0.607    douta[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.652 r  fb_a_dat_in[1]_i_15/O
                         net (fo=1, routed)           0.226     0.878    fb_a_dat_in[1]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.923 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.195     1.117    fb_a_dat_in[1]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.162 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.162    fb_a_dat_in[1]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.288    -0.020    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120     0.100    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.321ns (16.679%)  route 1.604ns (83.321%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.366    -0.111    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X46Y1          LUT5 (Prop_lut5_I1_O)        0.045    -0.066 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.791     0.725    douta[0]
    SLICE_X33Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.770 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.193     0.963    fb_a_dat_in[0]_i_12_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.008 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.254     1.261    fb_a_dat_in[0]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.306 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.306    fb_a_dat_in[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.288    -0.020    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.121     0.101    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  1.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       46.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.031ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        9.056ns  (logic 3.304ns (36.485%)  route 5.752ns (63.515%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.302    58.413    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_51
    SLICE_X58Y2          LUT3 (Prop_lut3_I0_O)        0.152    58.565 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.357    59.921    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X46Y2          LUT5 (Prop_lut5_I2_O)        0.326    60.247 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.968    62.215    douta[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I3_O)        0.124    62.339 r  fb_a_dat_in[1]_i_15/O
                         net (fo=1, routed)           0.623    62.962    fb_a_dat_in[1]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124    63.086 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.503    63.588    fb_a_dat_in[1]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    63.712 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    63.712    fb_a_dat_in[1]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.288   109.667    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.077   109.744    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.744    
                         arrival time                         -63.712    
  -------------------------------------------------------------------
                         slack                                 46.031    

Slack (MET) :             46.202ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.888ns  (logic 3.074ns (34.584%)  route 5.814ns (65.416%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 54.656 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.612    54.656    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.110 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.822    58.932    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X46Y0          LUT6 (Prop_lut6_I5_O)        0.124    59.056 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.812    59.868    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.124    59.992 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.987    61.980    douta[0]
    SLICE_X33Y27         LUT5 (Prop_lut5_I3_O)        0.124    62.104 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.504    62.607    fb_a_dat_in[0]_i_12_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124    62.731 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.689    63.420    fb_a_dat_in[0]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    63.544 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    63.544    fb_a_dat_in[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.288   109.667    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.079   109.746    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.746    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                 46.202    

Slack (MET) :             46.280ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.759ns  (logic 3.180ns (36.306%)  route 5.579ns (63.694%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 109.555 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.260    58.371    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[6]
    SLICE_X58Y3          LUT3 (Prop_lut3_I2_O)        0.124    58.495 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.410    59.905    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124    60.029 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           2.124    62.153    douta[6]
    SLICE_X35Y30         LUT5 (Prop_lut5_I3_O)        0.152    62.305 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.785    63.090    fb_a_dat_in[6]_i_5_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.326    63.416 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    63.416    fb_a_dat_in[6]_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.439   109.555    clk_cpu
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.953    
                         clock uncertainty           -0.288   109.666    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)        0.031   109.697    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.697    
                         arrival time                         -63.416    
  -------------------------------------------------------------------
                         slack                                 46.280    

Slack (MET) :             46.714ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.377ns  (logic 3.180ns (37.959%)  route 5.197ns (62.041%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.313    58.423    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_49
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.152    58.575 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.230    59.806    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.326    60.132 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.421    61.553    douta[3]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.124    61.677 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           1.233    62.910    fb_a_dat_in[3]_i_6_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    63.034 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    63.034    fb_a_dat_in[3]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.288   109.667    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.081   109.748    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.748    
                         arrival time                         -63.034    
  -------------------------------------------------------------------
                         slack                                 46.714    

Slack (MET) :             46.780ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.247ns  (logic 2.950ns (35.771%)  route 5.297ns (64.229%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 109.544 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.248    58.358    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_48
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.124    58.482 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           1.384    59.867    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7
    SLICE_X46Y2          LUT5 (Prop_lut5_I2_O)        0.124    59.991 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.855    61.846    douta[4]
    SLICE_X36Y35         LUT5 (Prop_lut5_I4_O)        0.124    61.970 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.810    62.779    keyboard0/state_index_reg[2]_41
    SLICE_X33Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.903 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    62.903    keyboard0_n_45
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.428   109.544    clk_cpu
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.942    
                         clock uncertainty           -0.288   109.655    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)        0.029   109.684    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.684    
                         arrival time                         -62.903    
  -------------------------------------------------------------------
                         slack                                 46.780    

Slack (MET) :             46.996ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.090ns  (logic 3.074ns (37.999%)  route 5.016ns (62.001%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 109.554 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.247    58.358    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[2]
    SLICE_X58Y3          LUT3 (Prop_lut3_I2_O)        0.124    58.482 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.294    59.776    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5
    SLICE_X46Y1          LUT5 (Prop_lut5_I2_O)        0.124    59.900 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.437    61.337    douta[2]
    SLICE_X35Y28         LUT5 (Prop_lut5_I3_O)        0.124    61.461 r  fb_a_dat_in[2]_i_15/O
                         net (fo=1, routed)           0.734    62.195    fb_a_dat_in[2]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124    62.319 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.304    62.623    fb_a_dat_in[2]_i_4_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.124    62.747 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    62.747    fb_a_dat_in[2]_i_1_n_0
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.438   109.554    clk_cpu
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.952    
                         clock uncertainty           -0.288   109.665    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)        0.079   109.744    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.744    
                         arrival time                         -62.747    
  -------------------------------------------------------------------
                         slack                                 46.996    

Slack (MET) :             47.289ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.802ns  (logic 2.826ns (36.220%)  route 4.976ns (63.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 54.653 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.609    54.653    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.107 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.979    59.085    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[7]
    SLICE_X45Y3          LUT4 (Prop_lut4_I3_O)        0.124    59.209 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.667    59.876    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X45Y3          LUT5 (Prop_lut5_I0_O)        0.124    60.000 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           2.331    62.331    douta[7]
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124    62.455 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    62.455    fb_a_dat_in[7]_i_2_n_0
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.288   109.667    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)        0.077   109.744    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.744    
                         arrival time                         -62.455    
  -------------------------------------------------------------------
                         slack                                 47.289    

Slack (MET) :             47.418ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.616ns  (logic 3.062ns (40.206%)  route 4.554ns (59.794%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 109.549 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.437    58.548    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_47
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.152    58.700 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.460    60.160    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.332    60.492 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.656    62.148    keyboard0/douta[0]
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.124    62.272 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    62.272    keyboard0_n_44
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.433   109.549    clk_cpu
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.947    
                         clock uncertainty           -0.288   109.660    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.031   109.691    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.691    
                         arrival time                         -62.272    
  -------------------------------------------------------------------
                         slack                                 47.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.231ns (20.301%)  route 0.907ns (79.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.255    -0.222    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.651     0.475    keyboard0/douta[0]
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.520 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.520    keyboard0_n_44
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.821    -0.869    clk_cpu
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.288    -0.026    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.092     0.066    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.231ns (15.260%)  route 1.283ns (84.740%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.310    -0.167    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y3          LUT5 (Prop_lut5_I1_O)        0.045    -0.122 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.973     0.850    douta[7]
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.895 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.895    fb_a_dat_in[7]_i_2_n_0
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.288    -0.020    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120     0.100    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.276ns (17.902%)  route 1.266ns (82.098%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.255    -0.222    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.534     0.357    douta[3]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.045     0.402 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           0.476     0.878    fb_a_dat_in[3]_i_6_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.923 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.923    fb_a_dat_in[3]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.288    -0.020    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.121     0.101    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.276ns (17.589%)  route 1.293ns (82.411%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.249    -0.228    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.183 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.734     0.551    douta[4]
    SLICE_X36Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.596 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.310     0.906    keyboard0/state_index_reg[2]_41
    SLICE_X33Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.951 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.951    keyboard0_n_45
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.816    -0.874    clk_cpu
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.288    -0.031    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.091     0.060    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.321ns (19.460%)  route 1.329ns (80.540%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.419    -0.058    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.013 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.544     0.531    douta[2]
    SLICE_X35Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.576 r  fb_a_dat_in[2]_i_15/O
                         net (fo=1, routed)           0.251     0.827    fb_a_dat_in[2]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.872 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.114     0.986    fb_a_dat_in[2]_i_4_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.031 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.031    fb_a_dat_in[2]_i_1_n_0
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.825    -0.865    clk_cpu
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.288    -0.022    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.121     0.099    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.337ns (20.366%)  route 1.318ns (79.634%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.216    -0.262    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X44Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.820     0.603    douta[6]
    SLICE_X35Y30         LUT5 (Prop_lut5_I3_O)        0.044     0.647 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.282     0.929    fb_a_dat_in[6]_i_5_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.107     1.036 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.036    fb_a_dat_in[6]_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.826    -0.864    clk_cpu
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.288    -0.021    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.092     0.071    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.321ns (18.028%)  route 1.460ns (81.972%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.258    -0.219    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.174 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.781     0.607    douta[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.652 r  fb_a_dat_in[1]_i_15/O
                         net (fo=1, routed)           0.226     0.878    fb_a_dat_in[1]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.923 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.195     1.117    fb_a_dat_in[1]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.162 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.162    fb_a_dat_in[1]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.288    -0.020    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120     0.100    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.321ns (16.679%)  route 1.604ns (83.321%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.366    -0.111    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X46Y1          LUT5 (Prop_lut5_I1_O)        0.045    -0.066 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.791     0.725    douta[0]
    SLICE_X33Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.770 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.193     0.963    fb_a_dat_in[0]_i_12_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.008 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.254     1.261    fb_a_dat_in[0]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.306 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.306    fb_a_dat_in[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.288    -0.020    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.121     0.101    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  1.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       64.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.010ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.010    

Slack (MET) :             64.010ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.010    

Slack (MET) :             64.010ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.010    

Slack (MET) :             64.010ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.010    

Slack (MET) :             64.177ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.177    

Slack (MET) :             64.177ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.177    

Slack (MET) :             64.177ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.177    

Slack (MET) :             64.177ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.177    

Slack (MET) :             64.216ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.342ns  (logic 18.043ns (38.935%)  route 28.299ns (61.065%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.880 r  fb_a_addr0_i_91/O[0]
                         net (fo=1, routed)           0.650    41.530    fb_a_addr0_i_91_n_7
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.299    41.829 f  fb_a_addr0_i_27/O
                         net (fo=1, routed)           0.660    42.489    keyboard0/input_reg[13]__0_16
    SLICE_X61Y17         LUT6 (Prop_lut6_I3_O)        0.124    42.613 r  keyboard0/fb_a_addr0_i_3/O
                         net (fo=8, routed)           2.777    45.390    input[12]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.390    
  -------------------------------------------------------------------
                         slack                                 64.216    

Slack (MET) :             64.346ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.212ns  (logic 18.159ns (39.295%)  route 28.053ns (60.705%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.532    45.260    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.260    
  -------------------------------------------------------------------
                         slack                                 64.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.561    -0.620    keyboard0/clk_cpu
    SLICE_X30Y11         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  keyboard0/ascii_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.354    keyboard0/ascii_reg_n_0_[1]
    SLICE_X32Y11         FDRE                                         r  keyboard0/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.830    -0.860    keyboard0/clk_cpu
    SLICE_X32Y11         FDRE                                         r  keyboard0/ascii_code_reg[1]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.168    -0.437    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.066    -0.371    keyboard0/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.582    -0.599    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  prng0/tmp_a_reg[1]/Q
                         net (fo=2, routed)           0.120    -0.315    prng0/p_0_in[2]
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.851    -0.839    prng0/clk_cpu
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.168    -0.418    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.059    -0.359    prng0/rnd_reg[2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 keyboard0/shift_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/clk_cpu
    SLICE_X29Y7          FDRE                                         r  keyboard0/shift_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  keyboard0/shift_r_reg/Q
                         net (fo=12, routed)          0.122    -0.357    keyboard0/ps2_keyboard_0/shift_r
    SLICE_X29Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.312 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.312    keyboard0/ps2_keyboard_0_n_14
    SLICE_X29Y7          FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.832    -0.858    keyboard0/clk_cpu
    SLICE_X29Y7          FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.168    -0.452    
    SLICE_X29Y7          FDRE (Hold_fdre_C_D)         0.092    -0.360    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/clk_cpu
    SLICE_X33Y9          FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.164    -0.314    keyboard0/ascii_reg_n_0_[5]
    SLICE_X33Y10         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.830    -0.860    keyboard0/clk_cpu
    SLICE_X33Y10         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.168    -0.437    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.066    -0.371    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 keyboard0/shift_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/shift_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/clk_cpu
    SLICE_X30Y8          FDRE                                         r  keyboard0/shift_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  keyboard0/shift_l_reg/Q
                         net (fo=12, routed)          0.139    -0.317    keyboard0/ps2_keyboard_0/shift_l
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  keyboard0/ps2_keyboard_0/shift_l_i_1/O
                         net (fo=1, routed)           0.000    -0.272    keyboard0/ps2_keyboard_0_n_13
    SLICE_X30Y8          FDRE                                         r  keyboard0/shift_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.831    -0.859    keyboard0/clk_cpu
    SLICE_X30Y8          FDRE                                         r  keyboard0/shift_l_reg/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.168    -0.452    
    SLICE_X30Y8          FDRE (Hold_fdre_C_D)         0.121    -0.331    keyboard0/shift_l_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.395%)  route 0.155ns (42.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.565    -0.616    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X14Y7          FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=6, routed)           0.155    -0.297    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X12Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    keyboard0/ps2_keyboard_0/p_0_in[5]
    SLICE_X12Y7          FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.835    -0.855    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X12Y7          FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.168    -0.433    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.121    -0.312    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 rng_seed_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.139%)  route 0.200ns (51.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.580    -0.601    clk_cpu
    SLICE_X4Y24          FDRE                                         r  rng_seed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rng_seed_reg[4]/Q
                         net (fo=1, routed)           0.200    -0.260    prng0/Q[4]
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.045    -0.215 r  prng0/tmp_a[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    prng0/tmp_a[4]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.850    -0.840    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[4]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.168    -0.398    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121    -0.277    prng0/tmp_a_reg[4]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 rng_seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (44.943%)  route 0.225ns (55.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.580    -0.601    clk_cpu
    SLICE_X4Y24          FDRE                                         r  rng_seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rng_seed_reg[5]/Q
                         net (fo=1, routed)           0.225    -0.235    prng0/Q[5]
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.043    -0.192 r  prng0/tmp_a[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    prng0/tmp_a[5]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.850    -0.840    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[5]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.168    -0.398    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.131    -0.267    prng0/tmp_a_reg[5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/prev_ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.636%)  route 0.141ns (52.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y8          FDRE                                         r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/Q
                         net (fo=2, routed)           0.141    -0.351    keyboard0/ps2_code_new
    SLICE_X28Y8          FDRE                                         r  keyboard0/prev_ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.832    -0.858    keyboard0/clk_cpu
    SLICE_X28Y8          FDRE                                         r  keyboard0/prev_ps2_code_new_reg/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.168    -0.452    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.022    -0.430    keyboard0/prev_ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.148ns (54.537%)  route 0.123ns (45.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.582    -0.599    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  prng0/tmp_a_reg[7]/Q
                         net (fo=2, routed)           0.123    -0.328    prng0/p_0_in[8]
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.851    -0.839    prng0/clk_cpu
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[8]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.168    -0.418    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.010    -0.408    prng0/rnd_reg[8]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider_1
  To Clock:  clk_vga_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.391ns  (logic 1.830ns (21.809%)  route 6.561ns (78.191%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 7.780 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.822     2.027    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     2.151 r  vga0/v_count[1]_i_1/O
                         net (fo=233, routed)         1.477     3.627    vga0/sel[1]
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.751 r  vga0/g18_b4/O
                         net (fo=1, routed)           0.653     4.404    vga0/g18_b4_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.124     4.528 r  vga0/vgaRed[0]_i_124/O
                         net (fo=1, routed)           0.000     4.528    vga0/vgaRed[0]_i_124_n_0
    SLICE_X8Y8           MUXF7 (Prop_muxf7_I0_O)      0.209     4.737 r  vga0/vgaRed_reg[0]_i_47/O
                         net (fo=1, routed)           1.054     5.792    vga0/vgaRed_reg[0]_i_47_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.297     6.089 r  vga0/vgaRed[0]_i_15/O
                         net (fo=1, routed)           0.773     6.862    vga0/vgaRed[0]_i_15_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  vga0/vgaRed[0]_i_5/O
                         net (fo=1, routed)           0.403     7.389    vga0/vgaRed[0]_i_5_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.513    vga0/vgaRed[0]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.516     7.780    vga0/clk_vga
    SLICE_X5Y8           FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.344    
                         clock uncertainty           -0.116     8.228    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)        0.029     8.257    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 2.881ns (40.777%)  route 4.184ns (59.223%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.891     2.106    vga0/h_count[10]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.608     2.838    vga0/v_count3_out[5]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.962 r  vga0/fbOutAddr[9]_i_4/O
                         net (fo=1, routed)           0.000     2.962    vga0/fbOutAddr[9]_i_4_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.360 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.360    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.694 r  vga0/fbOutAddr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.652     4.346    vga0/v_count_reg[8]_0[2]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     5.029 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.029    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.248 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=1, routed)           0.647     5.895    vga0/fbOutAddr0[13]
    SLICE_X3Y14          LUT4 (Prop_lut4_I2_O)        0.295     6.190 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.190    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.029     8.269    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 2.821ns (42.363%)  route 3.838ns (57.637%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.891     2.106    vga0/h_count[10]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.608     2.838    vga0/v_count3_out[5]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.962 r  vga0/fbOutAddr[9]_i_4/O
                         net (fo=1, routed)           0.000     2.962    vga0/fbOutAddr[9]_i_4_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.360 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.360    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.582 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=2, routed)           0.609     4.191    vga0/v_count_reg[8]_0[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     5.133 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.344     5.477    vga0/fbOutAddr0[12]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.307     5.784 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.784    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.031     8.271    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 2.750ns (41.725%)  route 3.841ns (58.275%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.891     2.106    vga0/h_count[10]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.608     2.838    vga0/v_count3_out[5]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.962 r  vga0/fbOutAddr[9]_i_4/O
                         net (fo=1, routed)           0.000     2.962    vga0/fbOutAddr[9]_i_4_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.360 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.360    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.582 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=2, routed)           0.609     4.191    vga0/v_count_reg[8]_0[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877     5.068 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.346     5.414    vga0/fbOutAddr0[11]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.301     5.715 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.715    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.032     8.272    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 2.839ns (44.301%)  route 3.569ns (55.699%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.480     3.816    vga0/S[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     4.494 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.817 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.407     5.224    vga0/fbOutAddr0[10]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.306     5.530 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.530    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.029     8.269    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 2.724ns (44.064%)  route 3.458ns (55.936%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.480     3.816    vga0/S[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     4.494 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.713 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.296     5.008    vga0/fbOutAddr0[9]
    SLICE_X3Y14          LUT4 (Prop_lut4_I2_O)        0.295     5.303 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.303    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.031     8.271    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 2.396ns (39.600%)  route 3.654ns (60.400%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.480     3.816    vga0/S[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.557     4.373 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.492     4.865    vga0/fbOutAddr0[8]
    SLICE_X3Y12          LUT4 (Prop_lut4_I2_O)        0.307     5.172 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.172    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.578     8.357    
                         clock uncertainty           -0.116     8.241    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.031     8.272    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 2.033ns (36.190%)  route 3.585ns (63.810%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     2.983 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.607     3.589    vga0/fbOutAddr1_0[7]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.303     3.892 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     3.892    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.142 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.296     4.438    vga0/fbOutAddr0[7]
    SLICE_X3Y12          LUT4 (Prop_lut4_I2_O)        0.301     4.739 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     4.739    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.578     8.357    
                         clock uncertainty           -0.116     8.241    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.031     8.272    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.306ns (24.738%)  route 3.973ns (75.262%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          1.249     2.463    vga0/h_count[10]_i_1_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.587 f  vga0/v_count[10]_i_1/O
                         net (fo=14, routed)          0.859     3.446    vga0/v_count3_out[10]
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.152     3.598 f  vga0/fbOutAddr[2]_i_2/O
                         net (fo=2, routed)           0.479     4.078    vga0/fbOutAddr[2]_i_2_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.326     4.404 r  vga0/fbOutAddr[2]_i_1/O
                         net (fo=1, routed)           0.000     4.404    vga0/fbOutAddr[2]_i_1_n_0
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
                         clock pessimism              0.564     8.342    
                         clock uncertainty           -0.116     8.226    
    SLICE_X5Y11          FDRE (Setup_fdre_C_D)        0.029     8.255    vga0/fbOutAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 1.612ns (30.802%)  route 3.621ns (69.198%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 f  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 f  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.631     1.846    vga0/h_count[10]_i_1_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.124     1.970 f  vga0/fbOutAddr[5]_i_3/O
                         net (fo=4, routed)           0.334     2.305    vga0/fbOutAddr[5]_i_3_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I4_O)        0.124     2.429 r  vga0/fbOutAddr[8]_i_7/O
                         net (fo=2, routed)           0.672     3.100    vga0/fbOutAddr[8]_i_7_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.124     3.224 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.224    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.454 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.597     4.052    vga0/fbOutAddr0[6]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.306     4.358 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.358    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.031     8.271    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  3.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.856%)  route 0.302ns (68.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.590    -0.591    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.302    -0.149    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.138    -0.338    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.116    -0.501    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.066    -0.435    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.839%)  route 0.316ns (69.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.316    -0.133    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.837%)  route 0.316ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.316    -0.133    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.455%)  route 0.158ns (45.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    vga0/clk_vga
    SLICE_X3Y11          FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.158    -0.289    vga0/h_count_reg_n_0_[9]
    SLICE_X1Y11          LUT5 (Prop_lut5_I0_O)        0.048    -0.241 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    vga0/h_count[10]_i_2_n_0
    SLICE_X1Y11          FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    vga0/clk_vga
    SLICE_X1Y11          FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.116    -0.456    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.105    -0.351    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[12]/Q
                         net (fo=4, routed)           0.207    -0.242    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X5Y12          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.830    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X5Y12          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.274    -0.555    
                         clock uncertainty            0.116    -0.439    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.070    -0.369    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.188    -0.289    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.116    -0.488    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.059    -0.429    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.960%)  route 0.346ns (71.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[11]/Q
                         net (fo=4, routed)           0.346    -0.103    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.871    -0.818    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.544    
                         clock uncertainty            0.116    -0.428    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.960%)  route 0.346ns (71.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.346    -0.103    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.871    -0.818    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.544    
                         clock uncertainty            0.116    -0.428    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.752%)  route 0.180ns (49.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga0/h_count_reg[2]/Q
                         net (fo=19, routed)          0.180    -0.267    vga0/h_count_reg_n_0_[2]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  vga0/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    vga0/h_count[5]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vga0/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    vga0/clk_vga
    SLICE_X3Y11          FDRE                                         r  vga0/h_count_reg[5]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.116    -0.456    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.092    -0.364    vga0/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       49.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.007ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.456ns (8.218%)  route 5.093ns (91.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           5.093     4.593    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                 49.007    

Slack (MET) :             49.021ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 0.456ns (8.238%)  route 5.079ns (91.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           5.079     4.580    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                 49.021    

Slack (MET) :             49.263ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.456ns (8.615%)  route 4.837ns (91.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           4.837     4.338    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                 49.263    

Slack (MET) :             49.344ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.456ns (8.751%)  route 4.755ns (91.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.755     4.255    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.288    54.165    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -4.255    
  -------------------------------------------------------------------
                         slack                                 49.344    

Slack (MET) :             49.358ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 0.456ns (8.774%)  route 4.741ns (91.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.741     4.242    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.288    54.165    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 49.358    

Slack (MET) :             49.363ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.456ns (8.784%)  route 4.735ns (91.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.735     4.236    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.288    54.164    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.598    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.598    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                 49.363    

Slack (MET) :             49.600ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.456ns (9.202%)  route 4.499ns (90.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           4.499     4.000    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.288    54.165    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 49.600    

Slack (MET) :             49.613ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.456ns (9.247%)  route 4.475ns (90.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.475     3.976    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.442    
                         clock uncertainty           -0.288    54.154    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.588    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.588    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                 49.613    

Slack (MET) :             49.615ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.766ns (15.148%)  route 4.291ns (84.852%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 54.048 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.555    -0.957    clk_cpu
    SLICE_X12Y21         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.439 f  fb_a_addr_reg[11]/Q
                         net (fo=3, routed)           2.475     2.036    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    SLICE_X8Y20          LUT4 (Prop_lut4_I1_O)        0.124     2.160 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.466     2.626    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.750 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.350     4.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_3
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.488    54.048    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.446    
                         clock uncertainty           -0.288    54.158    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.715    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.715    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                 49.615    

Slack (MET) :             49.678ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.456ns (9.358%)  route 4.417ns (90.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 54.051 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.417     3.917    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.491    54.051    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.449    
                         clock uncertainty           -0.288    54.161    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.595    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.595    
                         arrival time                          -3.917    
  -------------------------------------------------------------------
                         slack                                 49.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.164ns (16.203%)  route 0.848ns (83.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X12Y19         FDRE                                         r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  rom_addr_reg[10]/Q
                         net (fo=8, routed)           0.848     0.389    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.288     0.032    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.215    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.164ns (14.389%)  route 0.976ns (85.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.559    -0.622    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           0.976     0.517    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.319    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.631%)  route 0.893ns (86.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.554    -0.627    clk_cpu
    SLICE_X9Y23          FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.893     0.407    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.164ns (15.858%)  route 0.870ns (84.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.556    -0.625    clk_cpu
    SLICE_X10Y21         FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.870     0.409    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.164ns (14.320%)  route 0.981ns (85.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           0.981     0.522    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.319    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.141ns (13.431%)  route 0.909ns (86.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X13Y19         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           0.909     0.426    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.206    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.012%)  route 1.033ns (87.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.554    -0.627    clk_cpu
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.033     0.546    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.319    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.141ns (13.143%)  route 0.932ns (86.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.554    -0.627    clk_cpu
    SLICE_X9Y23          FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.932     0.445    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.288     0.027    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.210    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.164ns (13.839%)  route 1.021ns (86.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.559    -0.622    clk_cpu
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.021     0.563    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.288     0.027    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.323    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.141ns (11.836%)  route 1.050ns (88.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           1.050     0.568    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.319    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       49.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.017ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.456ns (8.218%)  route 5.093ns (91.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           5.093     4.593    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                 49.017    

Slack (MET) :             49.030ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 0.456ns (8.238%)  route 5.079ns (91.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           5.079     4.580    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                 49.030    

Slack (MET) :             49.273ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.456ns (8.615%)  route 4.837ns (91.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           4.837     4.338    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                 49.273    

Slack (MET) :             49.354ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.456ns (8.751%)  route 4.755ns (91.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.755     4.255    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.278    54.175    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.609    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.609    
                         arrival time                          -4.255    
  -------------------------------------------------------------------
                         slack                                 49.354    

Slack (MET) :             49.367ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 0.456ns (8.774%)  route 4.741ns (91.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.741     4.242    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.278    54.175    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.609    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.609    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 49.367    

Slack (MET) :             49.373ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.456ns (8.784%)  route 4.735ns (91.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.735     4.236    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.278    54.174    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.608    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.608    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                 49.373    

Slack (MET) :             49.610ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.456ns (9.202%)  route 4.499ns (90.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           4.499     4.000    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.278    54.175    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    53.609    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.609    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 49.610    

Slack (MET) :             49.623ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.456ns (9.247%)  route 4.475ns (90.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.475     3.976    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.442    
                         clock uncertainty           -0.278    54.164    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.598    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.598    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                 49.623    

Slack (MET) :             49.625ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.766ns (15.148%)  route 4.291ns (84.852%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 54.048 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.555    -0.957    clk_cpu
    SLICE_X12Y21         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.439 f  fb_a_addr_reg[11]/Q
                         net (fo=3, routed)           2.475     2.036    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    SLICE_X8Y20          LUT4 (Prop_lut4_I1_O)        0.124     2.160 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.466     2.626    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.750 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.350     4.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_3
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.488    54.048    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.446    
                         clock uncertainty           -0.278    54.168    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.725    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.725    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                 49.625    

Slack (MET) :             49.688ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.456ns (9.358%)  route 4.417ns (90.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 54.051 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.556    -0.956    clk_cpu
    SLICE_X13Y20         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.417     3.917    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.491    54.051    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.449    
                         clock uncertainty           -0.278    54.171    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.605    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.605    
                         arrival time                          -3.917    
  -------------------------------------------------------------------
                         slack                                 49.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.164ns (16.203%)  route 0.848ns (83.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X12Y19         FDRE                                         r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  rom_addr_reg[10]/Q
                         net (fo=8, routed)           0.848     0.389    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.278     0.022    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.205    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.164ns (14.389%)  route 0.976ns (85.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.559    -0.622    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           0.976     0.517    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.631%)  route 0.893ns (86.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.554    -0.627    clk_cpu
    SLICE_X9Y23          FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.893     0.407    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.196    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.164ns (15.858%)  route 0.870ns (84.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.556    -0.625    clk_cpu
    SLICE_X10Y21         FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.870     0.409    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.196    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.164ns (14.320%)  route 0.981ns (85.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           0.981     0.522    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.141ns (13.431%)  route 0.909ns (86.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X13Y19         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           0.909     0.426    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.012%)  route 1.033ns (87.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.554    -0.627    clk_cpu
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.033     0.546    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.141ns (13.143%)  route 0.932ns (86.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.554    -0.627    clk_cpu
    SLICE_X9Y23          FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.932     0.445    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.278     0.017    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.164ns (13.839%)  route 1.021ns (86.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.559    -0.622    clk_cpu
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.021     0.563    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.278     0.017    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.313    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.141ns (11.836%)  route 1.050ns (88.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.558    -0.623    clk_cpu
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           1.050     0.568    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       46.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.041ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        9.056ns  (logic 3.304ns (36.485%)  route 5.752ns (63.515%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.302    58.413    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_51
    SLICE_X58Y2          LUT3 (Prop_lut3_I0_O)        0.152    58.565 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.357    59.921    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X46Y2          LUT5 (Prop_lut5_I2_O)        0.326    60.247 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.968    62.215    douta[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I3_O)        0.124    62.339 r  fb_a_dat_in[1]_i_15/O
                         net (fo=1, routed)           0.623    62.962    fb_a_dat_in[1]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124    63.086 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.503    63.588    fb_a_dat_in[1]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    63.712 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    63.712    fb_a_dat_in[1]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.278   109.676    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.077   109.753    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.753    
                         arrival time                         -63.712    
  -------------------------------------------------------------------
                         slack                                 46.041    

Slack (MET) :             46.211ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.888ns  (logic 3.074ns (34.584%)  route 5.814ns (65.416%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 54.656 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.612    54.656    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.110 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.822    58.932    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X46Y0          LUT6 (Prop_lut6_I5_O)        0.124    59.056 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.812    59.868    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.124    59.992 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.987    61.980    douta[0]
    SLICE_X33Y27         LUT5 (Prop_lut5_I3_O)        0.124    62.104 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.504    62.607    fb_a_dat_in[0]_i_12_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124    62.731 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.689    63.420    fb_a_dat_in[0]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    63.544 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    63.544    fb_a_dat_in[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.278   109.676    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.079   109.755    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.755    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                 46.211    

Slack (MET) :             46.290ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.759ns  (logic 3.180ns (36.306%)  route 5.579ns (63.694%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 109.555 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.260    58.371    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[6]
    SLICE_X58Y3          LUT3 (Prop_lut3_I2_O)        0.124    58.495 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.410    59.905    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124    60.029 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           2.124    62.153    douta[6]
    SLICE_X35Y30         LUT5 (Prop_lut5_I3_O)        0.152    62.305 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.785    63.090    fb_a_dat_in[6]_i_5_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.326    63.416 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    63.416    fb_a_dat_in[6]_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.439   109.555    clk_cpu
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.953    
                         clock uncertainty           -0.278   109.675    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)        0.031   109.706    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.706    
                         arrival time                         -63.416    
  -------------------------------------------------------------------
                         slack                                 46.290    

Slack (MET) :             46.723ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.377ns  (logic 3.180ns (37.959%)  route 5.197ns (62.041%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.313    58.423    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_49
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.152    58.575 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.230    59.806    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.326    60.132 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.421    61.553    douta[3]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.124    61.677 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           1.233    62.910    fb_a_dat_in[3]_i_6_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    63.034 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    63.034    fb_a_dat_in[3]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.278   109.676    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.081   109.757    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.757    
                         arrival time                         -63.034    
  -------------------------------------------------------------------
                         slack                                 46.723    

Slack (MET) :             46.790ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.247ns  (logic 2.950ns (35.771%)  route 5.297ns (64.229%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 109.544 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.248    58.358    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_48
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.124    58.482 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           1.384    59.867    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7
    SLICE_X46Y2          LUT5 (Prop_lut5_I2_O)        0.124    59.991 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.855    61.846    douta[4]
    SLICE_X36Y35         LUT5 (Prop_lut5_I4_O)        0.124    61.970 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.810    62.779    keyboard0/state_index_reg[2]_41
    SLICE_X33Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.903 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    62.903    keyboard0_n_45
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.428   109.544    clk_cpu
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.942    
                         clock uncertainty           -0.278   109.664    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)        0.029   109.693    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.693    
                         arrival time                         -62.903    
  -------------------------------------------------------------------
                         slack                                 46.790    

Slack (MET) :             47.006ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.090ns  (logic 3.074ns (37.999%)  route 5.016ns (62.001%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 109.554 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.247    58.358    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[2]
    SLICE_X58Y3          LUT3 (Prop_lut3_I2_O)        0.124    58.482 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.294    59.776    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5
    SLICE_X46Y1          LUT5 (Prop_lut5_I2_O)        0.124    59.900 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.437    61.337    douta[2]
    SLICE_X35Y28         LUT5 (Prop_lut5_I3_O)        0.124    61.461 r  fb_a_dat_in[2]_i_15/O
                         net (fo=1, routed)           0.734    62.195    fb_a_dat_in[2]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124    62.319 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.304    62.623    fb_a_dat_in[2]_i_4_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.124    62.747 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    62.747    fb_a_dat_in[2]_i_1_n_0
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.438   109.554    clk_cpu
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.952    
                         clock uncertainty           -0.278   109.674    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)        0.079   109.753    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.753    
                         arrival time                         -62.747    
  -------------------------------------------------------------------
                         slack                                 47.006    

Slack (MET) :             47.299ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.802ns  (logic 2.826ns (36.220%)  route 4.976ns (63.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 54.653 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.609    54.653    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.107 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.979    59.085    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[7]
    SLICE_X45Y3          LUT4 (Prop_lut4_I3_O)        0.124    59.209 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.667    59.876    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X45Y3          LUT5 (Prop_lut5_I0_O)        0.124    60.000 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           2.331    62.331    douta[7]
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124    62.455 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    62.455    fb_a_dat_in[7]_i_2_n_0
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.278   109.676    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)        0.077   109.753    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.753    
                         arrival time                         -62.455    
  -------------------------------------------------------------------
                         slack                                 47.299    

Slack (MET) :             47.428ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.616ns  (logic 3.062ns (40.206%)  route 4.554ns (59.794%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 109.549 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.437    58.548    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_47
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.152    58.700 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.460    60.160    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.332    60.492 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.656    62.148    keyboard0/douta[0]
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.124    62.272 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    62.272    keyboard0_n_44
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.433   109.549    clk_cpu
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.947    
                         clock uncertainty           -0.278   109.669    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.031   109.700    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -62.272    
  -------------------------------------------------------------------
                         slack                                 47.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.231ns (20.301%)  route 0.907ns (79.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.255    -0.222    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.651     0.475    keyboard0/douta[0]
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.520 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.520    keyboard0_n_44
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.821    -0.869    clk_cpu
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.278    -0.036    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.092     0.056    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.231ns (15.260%)  route 1.283ns (84.740%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.310    -0.167    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y3          LUT5 (Prop_lut5_I1_O)        0.045    -0.122 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.973     0.850    douta[7]
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.895 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.895    fb_a_dat_in[7]_i_2_n_0
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.278    -0.030    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120     0.090    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.276ns (17.902%)  route 1.266ns (82.098%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.255    -0.222    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.534     0.357    douta[3]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.045     0.402 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           0.476     0.878    fb_a_dat_in[3]_i_6_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.923 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.923    fb_a_dat_in[3]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.278    -0.030    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.121     0.091    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.276ns (17.589%)  route 1.293ns (82.411%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.249    -0.228    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.183 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.734     0.551    douta[4]
    SLICE_X36Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.596 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.310     0.906    keyboard0/state_index_reg[2]_41
    SLICE_X33Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.951 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.951    keyboard0_n_45
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.816    -0.874    clk_cpu
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.278    -0.041    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.091     0.050    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.321ns (19.460%)  route 1.329ns (80.540%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.419    -0.058    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.013 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.544     0.531    douta[2]
    SLICE_X35Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.576 r  fb_a_dat_in[2]_i_15/O
                         net (fo=1, routed)           0.251     0.827    fb_a_dat_in[2]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.872 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.114     0.986    fb_a_dat_in[2]_i_4_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.031 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.031    fb_a_dat_in[2]_i_1_n_0
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.825    -0.865    clk_cpu
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.278    -0.032    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.121     0.089    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.337ns (20.366%)  route 1.318ns (79.634%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.216    -0.262    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X44Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.820     0.603    douta[6]
    SLICE_X35Y30         LUT5 (Prop_lut5_I3_O)        0.044     0.647 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.282     0.929    fb_a_dat_in[6]_i_5_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.107     1.036 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.036    fb_a_dat_in[6]_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.826    -0.864    clk_cpu
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.278    -0.031    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.092     0.061    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.321ns (18.028%)  route 1.460ns (81.972%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.258    -0.219    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.174 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.781     0.607    douta[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.652 r  fb_a_dat_in[1]_i_15/O
                         net (fo=1, routed)           0.226     0.878    fb_a_dat_in[1]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.923 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.195     1.117    fb_a_dat_in[1]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.162 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.162    fb_a_dat_in[1]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.278    -0.030    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120     0.090    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.321ns (16.679%)  route 1.604ns (83.321%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.366    -0.111    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X46Y1          LUT5 (Prop_lut5_I1_O)        0.045    -0.066 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.791     0.725    douta[0]
    SLICE_X33Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.770 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.193     0.963    fb_a_dat_in[0]_i_12_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.008 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.254     1.261    fb_a_dat_in[0]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.306 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.306    fb_a_dat_in[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.278    -0.030    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.121     0.091    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  1.215    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       64.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.010ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.010    

Slack (MET) :             64.010ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.010    

Slack (MET) :             64.010ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.010    

Slack (MET) :             64.010ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 18.159ns (39.011%)  route 28.389ns (60.989%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.868    45.596    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.596    
  -------------------------------------------------------------------
                         slack                                 64.010    

Slack (MET) :             64.177ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.177    

Slack (MET) :             64.177ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.177    

Slack (MET) :             64.177ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.177    

Slack (MET) :             64.177ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.381ns  (logic 18.159ns (39.152%)  route 28.222ns (60.848%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.701    45.429    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                 64.177    

Slack (MET) :             64.216ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.342ns  (logic 18.043ns (38.935%)  route 28.299ns (61.065%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.880 r  fb_a_addr0_i_91/O[0]
                         net (fo=1, routed)           0.650    41.530    fb_a_addr0_i_91_n_7
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.299    41.829 f  fb_a_addr0_i_27/O
                         net (fo=1, routed)           0.660    42.489    keyboard0/input_reg[13]__0_16
    SLICE_X61Y17         LUT6 (Prop_lut6_I3_O)        0.124    42.613 r  keyboard0/fb_a_addr0_i_3/O
                         net (fo=8, routed)           2.777    45.390    input[12]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.390    
  -------------------------------------------------------------------
                         slack                                 64.216    

Slack (MET) :             64.346ns  (required time - arrival time)
  Source:                 input_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.212ns  (logic 18.159ns (39.295%)  route 28.053ns (60.705%))
  Logic Levels:           81  (CARRY4=58 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.560    -0.952    clk_cpu
    SLICE_X47Y15         FDRE                                         r  input_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  input_reg[12]__0/Q
                         net (fo=95, routed)          2.416     1.920    input_reg[12]__0_n_0
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  fb_a_addr0_i_314/O
                         net (fo=1, routed)           0.000     2.044    fb_a_addr0_i_314_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.292 f  fb_a_addr0_i_172/O[3]
                         net (fo=5, routed)           1.256     3.548    p_0_in__0[12]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.306     3.854 r  fb_a_addr0_i_645/O
                         net (fo=1, routed)           0.000     3.854    fb_a_addr0_i_645_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.234 r  fb_a_addr0_i_499/CO[3]
                         net (fo=26, routed)          0.765     4.999    index_delta5
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.123 r  fb_a_addr0_i_1184/O
                         net (fo=1, routed)           0.000     5.123    fb_a_addr0_i_1184_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.636 r  fb_a_addr0_i_1128/CO[3]
                         net (fo=1, routed)           0.000     5.636    fb_a_addr0_i_1128_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.753 r  fb_a_addr0_i_1123/CO[3]
                         net (fo=1, routed)           0.000     5.753    fb_a_addr0_i_1123_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  fb_a_addr0_i_1118/CO[3]
                         net (fo=1, routed)           0.009     5.879    fb_a_addr0_i_1118_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.108 r  fb_a_addr0_i_1117/CO[2]
                         net (fo=17, routed)          1.054     7.162    fb_a_addr0_i_1117_n_1
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.310     7.472 r  fb_a_addr0_i_1136/O
                         net (fo=1, routed)           0.000     7.472    fb_a_addr0_i_1136_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.005 r  fb_a_addr0_i_1085/CO[3]
                         net (fo=1, routed)           0.000     8.005    fb_a_addr0_i_1085_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  fb_a_addr0_i_1080/CO[3]
                         net (fo=1, routed)           0.000     8.122    fb_a_addr0_i_1080_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.239 r  fb_a_addr0_i_1075/CO[3]
                         net (fo=1, routed)           0.000     8.239    fb_a_addr0_i_1075_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.356 r  fb_a_addr0_i_1074/CO[3]
                         net (fo=17, routed)          1.136     9.492    fb_a_addr0_i_1074_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  fb_a_addr0_i_1093/O
                         net (fo=1, routed)           0.000     9.616    fb_a_addr0_i_1093_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.166 r  fb_a_addr0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    10.166    fb_a_addr0_i_1045_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  fb_a_addr0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.280    fb_a_addr0_i_1040_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  fb_a_addr0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    10.394    fb_a_addr0_i_1035_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  fb_a_addr0_i_1034/CO[3]
                         net (fo=17, routed)          1.152    11.660    fb_a_addr0_i_1034_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.784 r  fb_a_addr0_i_1053/O
                         net (fo=1, routed)           0.000    11.784    fb_a_addr0_i_1053_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.334 r  fb_a_addr0_i_1002/CO[3]
                         net (fo=1, routed)           0.000    12.334    fb_a_addr0_i_1002_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  fb_a_addr0_i_997/CO[3]
                         net (fo=1, routed)           0.000    12.448    fb_a_addr0_i_997_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  fb_a_addr0_i_992/CO[3]
                         net (fo=1, routed)           0.000    12.562    fb_a_addr0_i_992_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  fb_a_addr0_i_991/CO[3]
                         net (fo=17, routed)          1.517    14.194    fb_a_addr0_i_991_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.318 r  fb_a_addr0_i_1010/O
                         net (fo=1, routed)           0.000    14.318    fb_a_addr0_i_1010_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.851 r  fb_a_addr0_i_962/CO[3]
                         net (fo=1, routed)           0.000    14.851    fb_a_addr0_i_962_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  fb_a_addr0_i_957/CO[3]
                         net (fo=1, routed)           0.000    14.968    fb_a_addr0_i_957_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.085 r  fb_a_addr0_i_952/CO[3]
                         net (fo=1, routed)           0.000    15.085    fb_a_addr0_i_952_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  fb_a_addr0_i_951/CO[3]
                         net (fo=17, routed)          1.268    16.470    fb_a_addr0_i_951_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.124    16.594 r  fb_a_addr0_i_970/O
                         net (fo=1, routed)           0.000    16.594    fb_a_addr0_i_970_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  fb_a_addr0_i_919/CO[3]
                         net (fo=1, routed)           0.000    17.144    fb_a_addr0_i_919_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  fb_a_addr0_i_914/CO[3]
                         net (fo=1, routed)           0.000    17.258    fb_a_addr0_i_914_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  fb_a_addr0_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.372    fb_a_addr0_i_909_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  fb_a_addr0_i_908/CO[3]
                         net (fo=17, routed)          1.250    18.736    fb_a_addr0_i_908_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.860 r  fb_a_addr0_i_927/O
                         net (fo=1, routed)           0.000    18.860    fb_a_addr0_i_927_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  fb_a_addr0_i_879/CO[3]
                         net (fo=1, routed)           0.000    19.410    fb_a_addr0_i_879_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  fb_a_addr0_i_874/CO[3]
                         net (fo=1, routed)           0.000    19.524    fb_a_addr0_i_874_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  fb_a_addr0_i_869/CO[3]
                         net (fo=1, routed)           0.000    19.638    fb_a_addr0_i_869_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  fb_a_addr0_i_868/CO[3]
                         net (fo=17, routed)          1.290    21.042    fb_a_addr0_i_868_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124    21.166 r  fb_a_addr0_i_887/O
                         net (fo=1, routed)           0.000    21.166    fb_a_addr0_i_887_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.716 r  fb_a_addr0_i_836/CO[3]
                         net (fo=1, routed)           0.000    21.716    fb_a_addr0_i_836_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.830 r  fb_a_addr0_i_831/CO[3]
                         net (fo=1, routed)           0.000    21.830    fb_a_addr0_i_831_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.944 r  fb_a_addr0_i_826/CO[3]
                         net (fo=1, routed)           0.000    21.944    fb_a_addr0_i_826_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.058 r  fb_a_addr0_i_825/CO[3]
                         net (fo=17, routed)          1.163    23.221    fb_a_addr0_i_825_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.345 r  fb_a_addr0_i_844/O
                         net (fo=1, routed)           0.000    23.345    fb_a_addr0_i_844_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  fb_a_addr0_i_756/CO[3]
                         net (fo=1, routed)           0.000    23.895    fb_a_addr0_i_756_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  fb_a_addr0_i_751/CO[3]
                         net (fo=1, routed)           0.000    24.009    fb_a_addr0_i_751_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  fb_a_addr0_i_746/CO[3]
                         net (fo=1, routed)           0.000    24.123    fb_a_addr0_i_746_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  fb_a_addr0_i_745/CO[3]
                         net (fo=17, routed)          0.925    25.162    fb_a_addr0_i_745_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.286 r  fb_a_addr0_i_764/O
                         net (fo=1, routed)           0.000    25.286    fb_a_addr0_i_764_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.836 r  fb_a_addr0_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.836    fb_a_addr0_i_591_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  fb_a_addr0_i_586/CO[3]
                         net (fo=1, routed)           0.009    25.959    fb_a_addr0_i_586_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  fb_a_addr0_i_581/CO[3]
                         net (fo=1, routed)           0.000    26.073    fb_a_addr0_i_581_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  fb_a_addr0_i_580/CO[3]
                         net (fo=17, routed)          1.175    27.362    fb_a_addr0_i_580_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124    27.486 r  fb_a_addr0_i_599/O
                         net (fo=1, routed)           0.000    27.486    fb_a_addr0_i_599_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.036 r  fb_a_addr0_i_461/CO[3]
                         net (fo=1, routed)           0.000    28.036    fb_a_addr0_i_461_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  fb_a_addr0_i_456/CO[3]
                         net (fo=1, routed)           0.009    28.159    fb_a_addr0_i_456_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.273 r  fb_a_addr0_i_451/CO[3]
                         net (fo=1, routed)           0.000    28.273    fb_a_addr0_i_451_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.387 r  fb_a_addr0_i_450/CO[3]
                         net (fo=17, routed)          1.598    29.985    fb_a_addr0_i_450_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    30.109 r  fb_a_addr0_i_487/O
                         net (fo=1, routed)           0.000    30.109    fb_a_addr0_i_487_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.642 r  fb_a_addr0_i_361/CO[3]
                         net (fo=1, routed)           0.000    30.642    fb_a_addr0_i_361_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.759 r  fb_a_addr0_i_331/CO[3]
                         net (fo=1, routed)           0.000    30.759    fb_a_addr0_i_331_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.876 r  fb_a_addr0_i_326/CO[3]
                         net (fo=1, routed)           0.000    30.876    fb_a_addr0_i_326_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  fb_a_addr0_i_325/CO[3]
                         net (fo=17, routed)          1.356    32.349    fb_a_addr0_i_325_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.124    32.473 r  fb_a_addr0_i_382/O
                         net (fo=1, routed)           0.000    32.473    fb_a_addr0_i_382_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.006 r  fb_a_addr0_i_243/CO[3]
                         net (fo=1, routed)           0.000    33.006    fb_a_addr0_i_243_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.123 r  fb_a_addr0_i_218/CO[3]
                         net (fo=1, routed)           0.000    33.123    fb_a_addr0_i_218_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.240 r  fb_a_addr0_i_182/CO[3]
                         net (fo=1, routed)           0.000    33.240    fb_a_addr0_i_182_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.357 r  fb_a_addr0_i_181/CO[3]
                         net (fo=17, routed)          1.269    34.626    fb_a_addr0_i_181_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.750 r  fb_a_addr0_i_277/O
                         net (fo=1, routed)           0.000    34.750    fb_a_addr0_i_277_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.300 r  fb_a_addr0_i_141/CO[3]
                         net (fo=1, routed)           0.000    35.300    fb_a_addr0_i_141_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.634 r  fb_a_addr0_i_122/O[1]
                         net (fo=10, routed)          1.136    36.770    fb_a_addr0_i_122_n_6
    SLICE_X65Y13         LUT4 (Prop_lut4_I0_O)        0.331    37.101 f  fb_a_addr0_i_310/O
                         net (fo=2, routed)           0.448    37.549    fb_a_addr0_i_310_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    37.875 r  fb_a_addr0_i_189/O
                         net (fo=5, routed)           0.758    38.633    fb_a_addr0_i_189_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124    38.757 r  fb_a_addr0_i_170/O
                         net (fo=2, routed)           0.645    39.402    fb_a_addr0_i_170_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    39.526 r  fb_a_addr0_i_87/O
                         net (fo=3, routed)           0.607    40.133    fb_a_addr0_i_87_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    40.257 r  fb_a_addr0_i_197/O
                         net (fo=1, routed)           0.000    40.257    fb_a_addr0_i_197_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.658 r  fb_a_addr0_i_100/CO[3]
                         net (fo=1, routed)           0.000    40.658    fb_a_addr0_i_100_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.992 r  fb_a_addr0_i_91/O[1]
                         net (fo=1, routed)           0.895    41.888    fb_a_addr0_i_91_n_6
    SLICE_X63Y12         LUT2 (Prop_lut2_I1_O)        0.303    42.191 f  fb_a_addr0_i_23/O
                         net (fo=1, routed)           0.414    42.604    keyboard0/input_reg[13]__0_17
    SLICE_X59Y12         LUT6 (Prop_lut6_I3_O)        0.124    42.728 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=24, routed)          2.532    45.260    input[13]
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.529   109.645    clk_cpu
    DSP48_X0Y8           DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.492   110.136    
                         clock uncertainty           -0.168   109.968    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.606    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.606    
                         arrival time                         -45.260    
  -------------------------------------------------------------------
                         slack                                 64.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.561    -0.620    keyboard0/clk_cpu
    SLICE_X30Y11         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  keyboard0/ascii_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.354    keyboard0/ascii_reg_n_0_[1]
    SLICE_X32Y11         FDRE                                         r  keyboard0/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.830    -0.860    keyboard0/clk_cpu
    SLICE_X32Y11         FDRE                                         r  keyboard0/ascii_code_reg[1]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.168    -0.437    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.066    -0.371    keyboard0/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.582    -0.599    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  prng0/tmp_a_reg[1]/Q
                         net (fo=2, routed)           0.120    -0.315    prng0/p_0_in[2]
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.851    -0.839    prng0/clk_cpu
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.168    -0.418    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.059    -0.359    prng0/rnd_reg[2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 keyboard0/shift_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/clk_cpu
    SLICE_X29Y7          FDRE                                         r  keyboard0/shift_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  keyboard0/shift_r_reg/Q
                         net (fo=12, routed)          0.122    -0.357    keyboard0/ps2_keyboard_0/shift_r
    SLICE_X29Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.312 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.312    keyboard0/ps2_keyboard_0_n_14
    SLICE_X29Y7          FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.832    -0.858    keyboard0/clk_cpu
    SLICE_X29Y7          FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.168    -0.452    
    SLICE_X29Y7          FDRE (Hold_fdre_C_D)         0.092    -0.360    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/clk_cpu
    SLICE_X33Y9          FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.164    -0.314    keyboard0/ascii_reg_n_0_[5]
    SLICE_X33Y10         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.830    -0.860    keyboard0/clk_cpu
    SLICE_X33Y10         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.168    -0.437    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.066    -0.371    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 keyboard0/shift_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/shift_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/clk_cpu
    SLICE_X30Y8          FDRE                                         r  keyboard0/shift_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  keyboard0/shift_l_reg/Q
                         net (fo=12, routed)          0.139    -0.317    keyboard0/ps2_keyboard_0/shift_l
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  keyboard0/ps2_keyboard_0/shift_l_i_1/O
                         net (fo=1, routed)           0.000    -0.272    keyboard0/ps2_keyboard_0_n_13
    SLICE_X30Y8          FDRE                                         r  keyboard0/shift_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.831    -0.859    keyboard0/clk_cpu
    SLICE_X30Y8          FDRE                                         r  keyboard0/shift_l_reg/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.168    -0.452    
    SLICE_X30Y8          FDRE (Hold_fdre_C_D)         0.121    -0.331    keyboard0/shift_l_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.395%)  route 0.155ns (42.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.565    -0.616    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X14Y7          FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=6, routed)           0.155    -0.297    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X12Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    keyboard0/ps2_keyboard_0/p_0_in[5]
    SLICE_X12Y7          FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.835    -0.855    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X12Y7          FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.168    -0.433    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.121    -0.312    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 rng_seed_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.139%)  route 0.200ns (51.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.580    -0.601    clk_cpu
    SLICE_X4Y24          FDRE                                         r  rng_seed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rng_seed_reg[4]/Q
                         net (fo=1, routed)           0.200    -0.260    prng0/Q[4]
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.045    -0.215 r  prng0/tmp_a[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    prng0/tmp_a[4]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.850    -0.840    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[4]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.168    -0.398    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121    -0.277    prng0/tmp_a_reg[4]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 rng_seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (44.943%)  route 0.225ns (55.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.580    -0.601    clk_cpu
    SLICE_X4Y24          FDRE                                         r  rng_seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rng_seed_reg[5]/Q
                         net (fo=1, routed)           0.225    -0.235    prng0/Q[5]
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.043    -0.192 r  prng0/tmp_a[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    prng0/tmp_a[5]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.850    -0.840    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[5]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.168    -0.398    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.131    -0.267    prng0/tmp_a_reg[5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/prev_ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.636%)  route 0.141ns (52.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.562    -0.619    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y8          FDRE                                         r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/Q
                         net (fo=2, routed)           0.141    -0.351    keyboard0/ps2_code_new
    SLICE_X28Y8          FDRE                                         r  keyboard0/prev_ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.832    -0.858    keyboard0/clk_cpu
    SLICE_X28Y8          FDRE                                         r  keyboard0/prev_ps2_code_new_reg/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.168    -0.452    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.022    -0.430    keyboard0/prev_ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.148ns (54.537%)  route 0.123ns (45.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.582    -0.599    prng0/clk_cpu
    SLICE_X2Y24          FDRE                                         r  prng0/tmp_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  prng0/tmp_a_reg[7]/Q
                         net (fo=2, routed)           0.123    -0.328    prng0/p_0_in[8]
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.851    -0.839    prng0/clk_cpu
    SLICE_X2Y23          FDRE                                         r  prng0/rnd_reg[8]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.168    -0.418    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.010    -0.408    prng0/rnd_reg[8]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       46.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.041ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        9.056ns  (logic 3.304ns (36.485%)  route 5.752ns (63.515%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.302    58.413    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_51
    SLICE_X58Y2          LUT3 (Prop_lut3_I0_O)        0.152    58.565 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.357    59.921    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X46Y2          LUT5 (Prop_lut5_I2_O)        0.326    60.247 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.968    62.215    douta[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I3_O)        0.124    62.339 r  fb_a_dat_in[1]_i_15/O
                         net (fo=1, routed)           0.623    62.962    fb_a_dat_in[1]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124    63.086 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.503    63.588    fb_a_dat_in[1]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    63.712 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    63.712    fb_a_dat_in[1]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.278   109.676    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.077   109.753    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.753    
                         arrival time                         -63.712    
  -------------------------------------------------------------------
                         slack                                 46.041    

Slack (MET) :             46.211ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.888ns  (logic 3.074ns (34.584%)  route 5.814ns (65.416%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 54.656 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.612    54.656    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.110 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.822    58.932    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X46Y0          LUT6 (Prop_lut6_I5_O)        0.124    59.056 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.812    59.868    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.124    59.992 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.987    61.980    douta[0]
    SLICE_X33Y27         LUT5 (Prop_lut5_I3_O)        0.124    62.104 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.504    62.607    fb_a_dat_in[0]_i_12_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124    62.731 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.689    63.420    fb_a_dat_in[0]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    63.544 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    63.544    fb_a_dat_in[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.278   109.676    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.079   109.755    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.755    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                 46.211    

Slack (MET) :             46.290ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.759ns  (logic 3.180ns (36.306%)  route 5.579ns (63.694%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 109.555 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.260    58.371    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[6]
    SLICE_X58Y3          LUT3 (Prop_lut3_I2_O)        0.124    58.495 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.410    59.905    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124    60.029 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           2.124    62.153    douta[6]
    SLICE_X35Y30         LUT5 (Prop_lut5_I3_O)        0.152    62.305 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.785    63.090    fb_a_dat_in[6]_i_5_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.326    63.416 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    63.416    fb_a_dat_in[6]_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.439   109.555    clk_cpu
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.953    
                         clock uncertainty           -0.278   109.675    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)        0.031   109.706    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.706    
                         arrival time                         -63.416    
  -------------------------------------------------------------------
                         slack                                 46.290    

Slack (MET) :             46.723ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.377ns  (logic 3.180ns (37.959%)  route 5.197ns (62.041%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.313    58.423    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_49
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.152    58.575 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.230    59.806    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.326    60.132 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.421    61.553    douta[3]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.124    61.677 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           1.233    62.910    fb_a_dat_in[3]_i_6_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    63.034 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    63.034    fb_a_dat_in[3]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.278   109.676    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.081   109.757    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.757    
                         arrival time                         -63.034    
  -------------------------------------------------------------------
                         slack                                 46.723    

Slack (MET) :             46.790ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.247ns  (logic 2.950ns (35.771%)  route 5.297ns (64.229%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 109.544 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.248    58.358    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_48
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.124    58.482 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           1.384    59.867    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7
    SLICE_X46Y2          LUT5 (Prop_lut5_I2_O)        0.124    59.991 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.855    61.846    douta[4]
    SLICE_X36Y35         LUT5 (Prop_lut5_I4_O)        0.124    61.970 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.810    62.779    keyboard0/state_index_reg[2]_41
    SLICE_X33Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.903 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    62.903    keyboard0_n_45
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.428   109.544    clk_cpu
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.942    
                         clock uncertainty           -0.278   109.664    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)        0.029   109.693    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.693    
                         arrival time                         -62.903    
  -------------------------------------------------------------------
                         slack                                 46.790    

Slack (MET) :             47.006ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.090ns  (logic 3.074ns (37.999%)  route 5.016ns (62.001%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 109.554 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.247    58.358    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[2]
    SLICE_X58Y3          LUT3 (Prop_lut3_I2_O)        0.124    58.482 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.294    59.776    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5
    SLICE_X46Y1          LUT5 (Prop_lut5_I2_O)        0.124    59.900 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.437    61.337    douta[2]
    SLICE_X35Y28         LUT5 (Prop_lut5_I3_O)        0.124    61.461 r  fb_a_dat_in[2]_i_15/O
                         net (fo=1, routed)           0.734    62.195    fb_a_dat_in[2]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124    62.319 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.304    62.623    fb_a_dat_in[2]_i_4_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.124    62.747 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    62.747    fb_a_dat_in[2]_i_1_n_0
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.438   109.554    clk_cpu
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.952    
                         clock uncertainty           -0.278   109.674    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)        0.079   109.753    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.753    
                         arrival time                         -62.747    
  -------------------------------------------------------------------
                         slack                                 47.006    

Slack (MET) :             47.299ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.802ns  (logic 2.826ns (36.220%)  route 4.976ns (63.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 109.556 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 54.653 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.609    54.653    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.107 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.979    59.085    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[7]
    SLICE_X45Y3          LUT4 (Prop_lut4_I3_O)        0.124    59.209 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.667    59.876    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X45Y3          LUT5 (Prop_lut5_I0_O)        0.124    60.000 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           2.331    62.331    douta[7]
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124    62.455 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    62.455    fb_a_dat_in[7]_i_2_n_0
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.440   109.556    clk_cpu
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.954    
                         clock uncertainty           -0.278   109.676    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)        0.077   109.753    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.753    
                         arrival time                         -62.455    
  -------------------------------------------------------------------
                         slack                                 47.299    

Slack (MET) :             47.428ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.616ns  (logic 3.062ns (40.206%)  route 4.554ns (59.794%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 109.549 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.437    58.548    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_47
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.152    58.700 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.460    60.160    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.332    60.492 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.656    62.148    keyboard0/douta[0]
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.124    62.272 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    62.272    keyboard0_n_44
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        1.433   109.549    clk_cpu
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.947    
                         clock uncertainty           -0.278   109.669    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.031   109.700    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -62.272    
  -------------------------------------------------------------------
                         slack                                 47.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.231ns (20.301%)  route 0.907ns (79.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.255    -0.222    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.651     0.475    keyboard0/douta[0]
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.520 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.520    keyboard0_n_44
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.821    -0.869    clk_cpu
    SLICE_X35Y30         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.278    -0.036    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.092     0.056    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.231ns (15.260%)  route 1.283ns (84.740%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.310    -0.167    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y3          LUT5 (Prop_lut5_I1_O)        0.045    -0.122 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.973     0.850    douta[7]
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.895 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.895    fb_a_dat_in[7]_i_2_n_0
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X12Y18         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.278    -0.030    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120     0.090    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.276ns (17.902%)  route 1.266ns (82.098%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.255    -0.222    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.534     0.357    douta[3]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.045     0.402 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           0.476     0.878    fb_a_dat_in[3]_i_6_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.923 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.923    fb_a_dat_in[3]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.278    -0.030    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.121     0.091    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.276ns (17.589%)  route 1.293ns (82.411%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.249    -0.228    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.183 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.734     0.551    douta[4]
    SLICE_X36Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.596 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.310     0.906    keyboard0/state_index_reg[2]_41
    SLICE_X33Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.951 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.951    keyboard0_n_45
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.816    -0.874    clk_cpu
    SLICE_X33Y25         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.278    -0.041    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.091     0.050    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.321ns (19.460%)  route 1.329ns (80.540%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.419    -0.058    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.013 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.544     0.531    douta[2]
    SLICE_X35Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.576 r  fb_a_dat_in[2]_i_15/O
                         net (fo=1, routed)           0.251     0.827    fb_a_dat_in[2]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.872 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.114     0.986    fb_a_dat_in[2]_i_4_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.031 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.031    fb_a_dat_in[2]_i_1_n_0
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.825    -0.865    clk_cpu
    SLICE_X30Y33         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.278    -0.032    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.121     0.089    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.337ns (20.366%)  route 1.318ns (79.634%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.216    -0.262    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X44Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.820     0.603    douta[6]
    SLICE_X35Y30         LUT5 (Prop_lut5_I3_O)        0.044     0.647 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.282     0.929    fb_a_dat_in[6]_i_5_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.107     1.036 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.036    fb_a_dat_in[6]_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.826    -0.864    clk_cpu
    SLICE_X35Y35         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.278    -0.031    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.092     0.061    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.321ns (18.028%)  route 1.460ns (81.972%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.258    -0.219    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.174 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.781     0.607    douta[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.652 r  fb_a_dat_in[1]_i_15/O
                         net (fo=1, routed)           0.226     0.878    fb_a_dat_in[1]_i_15_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.923 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.195     1.117    fb_a_dat_in[1]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.162 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.162    fb_a_dat_in[1]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.278    -0.030    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120     0.090    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.321ns (16.679%)  route 1.604ns (83.321%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.563    -0.618    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y3          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.366    -0.111    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X46Y1          LUT5 (Prop_lut5_I1_O)        0.045    -0.066 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.791     0.725    douta[0]
    SLICE_X33Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.770 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.193     0.963    fb_a_dat_in[0]_i_12_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.008 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.254     1.261    fb_a_dat_in[0]_i_4_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.306 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.306    fb_a_dat_in[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1201, routed)        0.827    -0.863    clk_cpu
    SLICE_X30Y36         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.278    -0.030    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.121     0.091    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  1.215    





---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider
  To Clock:  clk_vga_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        8.391ns  (logic 1.830ns (21.809%)  route 6.561ns (78.191%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 7.780 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.822     2.027    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     2.151 r  vga0/v_count[1]_i_1/O
                         net (fo=233, routed)         1.477     3.627    vga0/sel[1]
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.751 r  vga0/g18_b4/O
                         net (fo=1, routed)           0.653     4.404    vga0/g18_b4_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.124     4.528 r  vga0/vgaRed[0]_i_124/O
                         net (fo=1, routed)           0.000     4.528    vga0/vgaRed[0]_i_124_n_0
    SLICE_X8Y8           MUXF7 (Prop_muxf7_I0_O)      0.209     4.737 r  vga0/vgaRed_reg[0]_i_47/O
                         net (fo=1, routed)           1.054     5.792    vga0/vgaRed_reg[0]_i_47_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.297     6.089 r  vga0/vgaRed[0]_i_15/O
                         net (fo=1, routed)           0.773     6.862    vga0/vgaRed[0]_i_15_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  vga0/vgaRed[0]_i_5/O
                         net (fo=1, routed)           0.403     7.389    vga0/vgaRed[0]_i_5_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.513    vga0/vgaRed[0]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.516     7.780    vga0/clk_vga
    SLICE_X5Y8           FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.344    
                         clock uncertainty           -0.116     8.228    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)        0.029     8.257    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 2.881ns (40.777%)  route 4.184ns (59.223%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.891     2.106    vga0/h_count[10]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.608     2.838    vga0/v_count3_out[5]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.962 r  vga0/fbOutAddr[9]_i_4/O
                         net (fo=1, routed)           0.000     2.962    vga0/fbOutAddr[9]_i_4_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.360 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.360    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.694 r  vga0/fbOutAddr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.652     4.346    vga0/v_count_reg[8]_0[2]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     5.029 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.029    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.248 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=1, routed)           0.647     5.895    vga0/fbOutAddr0[13]
    SLICE_X3Y14          LUT4 (Prop_lut4_I2_O)        0.295     6.190 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.190    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.029     8.269    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 2.821ns (42.363%)  route 3.838ns (57.637%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.891     2.106    vga0/h_count[10]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.608     2.838    vga0/v_count3_out[5]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.962 r  vga0/fbOutAddr[9]_i_4/O
                         net (fo=1, routed)           0.000     2.962    vga0/fbOutAddr[9]_i_4_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.360 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.360    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.582 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=2, routed)           0.609     4.191    vga0/v_count_reg[8]_0[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     5.133 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.344     5.477    vga0/fbOutAddr0[12]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.307     5.784 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.784    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.031     8.271    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 2.750ns (41.725%)  route 3.841ns (58.275%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.891     2.106    vga0/h_count[10]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.608     2.838    vga0/v_count3_out[5]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.962 r  vga0/fbOutAddr[9]_i_4/O
                         net (fo=1, routed)           0.000     2.962    vga0/fbOutAddr[9]_i_4_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.360 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.360    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.582 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=2, routed)           0.609     4.191    vga0/v_count_reg[8]_0[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877     5.068 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.346     5.414    vga0/fbOutAddr0[11]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.301     5.715 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.715    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.032     8.272    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 2.839ns (44.301%)  route 3.569ns (55.699%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.480     3.816    vga0/S[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     4.494 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.817 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.407     5.224    vga0/fbOutAddr0[10]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.306     5.530 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.530    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.029     8.269    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 2.724ns (44.064%)  route 3.458ns (55.936%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.480     3.816    vga0/S[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     4.494 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.713 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.296     5.008    vga0/fbOutAddr0[9]
    SLICE_X3Y14          LUT4 (Prop_lut4_I2_O)        0.295     5.303 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.303    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y14          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.031     8.271    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 2.396ns (39.600%)  route 3.654ns (60.400%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.480     3.816    vga0/S[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.557     4.373 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.492     4.865    vga0/fbOutAddr0[8]
    SLICE_X3Y12          LUT4 (Prop_lut4_I2_O)        0.307     5.172 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.172    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.578     8.357    
                         clock uncertainty           -0.116     8.241    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.031     8.272    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 2.033ns (36.190%)  route 3.585ns (63.810%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    vga0/clk_vga
    SLICE_X0Y13          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga0/v_count_reg[0]/Q
                         net (fo=7, routed)           0.546     0.124    vga0/v_count_reg_n_0_[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.248 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.833     1.080    vga0/v_count[5]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  vga0/v_count[10]_i_2/O
                         net (fo=20, routed)          0.697     1.902    vga0/v_count[10]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     2.026 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.606     2.632    vga0/v_count3_out[4]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     2.983 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.607     3.589    vga0/fbOutAddr1_0[7]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.303     3.892 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     3.892    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.142 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.296     4.438    vga0/fbOutAddr0[7]
    SLICE_X3Y12          LUT4 (Prop_lut4_I2_O)        0.301     4.739 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     4.739    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X3Y12          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.578     8.357    
                         clock uncertainty           -0.116     8.241    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.031     8.272    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.306ns (24.738%)  route 3.973ns (75.262%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 r  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 r  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          1.249     2.463    vga0/h_count[10]_i_1_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.587 f  vga0/v_count[10]_i_1/O
                         net (fo=14, routed)          0.859     3.446    vga0/v_count3_out[10]
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.152     3.598 f  vga0/fbOutAddr[2]_i_2/O
                         net (fo=2, routed)           0.479     4.078    vga0/fbOutAddr[2]_i_2_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.326     4.404 r  vga0/fbOutAddr[2]_i_1/O
                         net (fo=1, routed)           0.000     4.404    vga0/fbOutAddr[2]_i_1_n_0
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
                         clock pessimism              0.564     8.342    
                         clock uncertainty           -0.116     8.226    
    SLICE_X5Y11          FDRE (Setup_fdre_C_D)        0.029     8.255    vga0/fbOutAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 1.612ns (30.802%)  route 3.621ns (69.198%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga0/h_count_reg[0]/Q
                         net (fo=23, routed)          0.928     0.509    vga0/h_count_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     0.633 f  vga0/h_count[10]_i_3/O
                         net (fo=4, routed)           0.458     1.091    vga0/h_count[10]_i_3_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     1.215 f  vga0/h_count[10]_i_1/O
                         net (fo=57, routed)          0.631     1.846    vga0/h_count[10]_i_1_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.124     1.970 f  vga0/fbOutAddr[5]_i_3/O
                         net (fo=4, routed)           0.334     2.305    vga0/fbOutAddr[5]_i_3_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I4_O)        0.124     2.429 r  vga0/fbOutAddr[8]_i_7/O
                         net (fo=2, routed)           0.672     3.100    vga0/fbOutAddr[8]_i_7_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.124     3.224 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.224    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.454 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.597     4.052    vga0/fbOutAddr0[6]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.306     4.358 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.358    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.578     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.031     8.271    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  3.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.856%)  route 0.302ns (68.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.590    -0.591    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.302    -0.149    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.138    -0.338    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.116    -0.501    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.066    -0.435    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.839%)  route 0.316ns (69.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.316    -0.133    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.837%)  route 0.316ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.316    -0.133    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.455%)  route 0.158ns (45.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    vga0/clk_vga
    SLICE_X3Y11          FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.158    -0.289    vga0/h_count_reg_n_0_[9]
    SLICE_X1Y11          LUT5 (Prop_lut5_I0_O)        0.048    -0.241 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    vga0/h_count[10]_i_2_n_0
    SLICE_X1Y11          FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    vga0/clk_vga
    SLICE_X1Y11          FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.116    -0.456    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.105    -0.351    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[12]/Q
                         net (fo=4, routed)           0.207    -0.242    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X5Y12          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.830    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X5Y12          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.274    -0.555    
                         clock uncertainty            0.116    -0.439    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.070    -0.369    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.188    -0.289    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.116    -0.488    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.059    -0.429    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.960%)  route 0.346ns (71.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[11]/Q
                         net (fo=4, routed)           0.346    -0.103    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.871    -0.818    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.544    
                         clock uncertainty            0.116    -0.428    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.960%)  route 0.346ns (71.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X3Y13          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.346    -0.103    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.871    -0.818    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.544    
                         clock uncertainty            0.116    -0.428    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.752%)  route 0.180ns (49.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    vga0/clk_vga
    SLICE_X3Y10          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga0/h_count_reg[2]/Q
                         net (fo=19, routed)          0.180    -0.267    vga0/h_count_reg_n_0_[2]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  vga0/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    vga0/h_count[5]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vga0/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    vga0/clk_vga
    SLICE_X3Y11          FDRE                                         r  vga0/h_count_reg[5]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.116    -0.456    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.092    -0.364    vga0/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.142    





