{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542998410345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542998410349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 16:40:10 2018 " "Processing started: Fri Nov 23 16:40:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542998410349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998410349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Urna -c FPGA_Urna " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Urna -c FPGA_Urna" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998410349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542998410613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542998410613 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fpga_urna.v(62) " "Verilog HDL information at fpga_urna.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542998420107 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_urna.v 2 2 " "Using design file fpga_urna.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Urna_module " "Found entity 1: Urna_module" {  } { { "Urna_module.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/Urna_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542998420107 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPGA_Urna " "Found entity 2: FPGA_Urna" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542998420107 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542998420107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Urna " "Elaborating entity \"FPGA_Urna\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542998420123 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fpga_urna.v(63) " "Verilog HDL Case Statement warning at fpga_urna.v(63): incomplete case statement has no default case item" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1542998420219 "|FPGA_Urna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "REG_AUX fpga_urna.v(62) " "Verilog HDL Always Construct warning at fpga_urna.v(62): inferring latch(es) for variable \"REG_AUX\", which holds its previous value in one or more paths through the always construct" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542998420219 "|FPGA_Urna"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] fpga_urna.v(29) " "Output port \"LEDG\[8\]\" at fpga_urna.v(29) has no driver" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542998420219 "|FPGA_Urna"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6..0\] fpga_urna.v(29) " "Output port \"LEDG\[6..0\]\" at fpga_urna.v(29) has no driver" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542998420219 "|FPGA_Urna"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] fpga_urna.v(30) " "Output port \"LEDR\[9..1\]\" at fpga_urna.v(30) has no driver" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542998420219 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[0\] fpga_urna.v(62) " "Inferred latch for \"REG_AUX\[0\]\" at fpga_urna.v(62)" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998420232 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[1\] fpga_urna.v(62) " "Inferred latch for \"REG_AUX\[1\]\" at fpga_urna.v(62)" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998420232 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[2\] fpga_urna.v(62) " "Inferred latch for \"REG_AUX\[2\]\" at fpga_urna.v(62)" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998420232 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[3\] fpga_urna.v(62) " "Inferred latch for \"REG_AUX\[3\]\" at fpga_urna.v(62)" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998420232 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[4\] fpga_urna.v(62) " "Inferred latch for \"REG_AUX\[4\]\" at fpga_urna.v(62)" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998420232 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[5\] fpga_urna.v(62) " "Inferred latch for \"REG_AUX\[5\]\" at fpga_urna.v(62)" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998420232 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[6\] fpga_urna.v(62) " "Inferred latch for \"REG_AUX\[6\]\" at fpga_urna.v(62)" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998420232 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[7\] fpga_urna.v(62) " "Inferred latch for \"REG_AUX\[7\]\" at fpga_urna.v(62)" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998420232 "|FPGA_Urna"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Urna_module Urna_module:UrnaFPGA " "Elaborating entity \"Urna_module\" for hierarchy \"Urna_module:UrnaFPGA\"" {  } { { "fpga_urna.v" "UrnaFPGA" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542998420476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[0\] " "Latch REG_AUX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542998422385 ""}  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542998422385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[1\] " "Latch REG_AUX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542998422385 ""}  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542998422385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[2\] " "Latch REG_AUX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542998422385 ""}  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542998422385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[3\] " "Latch REG_AUX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542998422385 ""}  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542998422385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[4\] " "Latch REG_AUX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542998422385 ""}  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542998422385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[5\] " "Latch REG_AUX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542998422385 ""}  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542998422385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[6\] " "Latch REG_AUX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542998422385 ""}  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542998422385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[7\] " "Latch REG_AUX\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542998422385 ""}  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542998422385 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542998422511 "|FPGA_Urna|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542998422511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542998422681 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542998423986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/FPGA_Urna.map.smsg " "Generated suppressed messages file C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/FPGA_Urna.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998424243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542998425062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542998425062 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542998426739 "|FPGA_Urna|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542998426739 "|FPGA_Urna|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542998426739 "|FPGA_Urna|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542998426739 "|FPGA_Urna|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542998426739 "|FPGA_Urna|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542998426739 "|FPGA_Urna|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542998426739 "|FPGA_Urna|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542998426739 "|FPGA_Urna|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542998426739 "|FPGA_Urna|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542998426739 "|FPGA_Urna|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "fpga_urna.v" "" { Text "C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542998426739 "|FPGA_Urna|SW[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542998426739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542998426743 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542998426743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542998426743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542998426743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542998426795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 16:40:26 2018 " "Processing ended: Fri Nov 23 16:40:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542998426795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542998426795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542998426795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542998426795 ""}
