gtwizard_ultrascale_v1_7_gtye3_channel.v,verilog,xil_defaultlib,../../../../gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_v1_7_gtye3_channel.v,
gtwizard_ultrascale_0_gtye3_channel_wrapper.v,verilog,xil_defaultlib,../../../../gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtye3_channel_wrapper.v,
gtwizard_ultrascale_v1_7_gtye3_common.v,verilog,xil_defaultlib,../../../../gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_v1_7_gtye3_common.v,
gtwizard_ultrascale_0_gtye3_common_wrapper.v,verilog,xil_defaultlib,../../../../gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtye3_common_wrapper.v,
gtwizard_ultrascale_0_gtwizard_gtye3.v,verilog,xil_defaultlib,../../../../gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye3.v,
gtwizard_ultrascale_0_gtwizard_top.v,verilog,xil_defaultlib,../../../../gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_top.v,
gtwizard_ultrascale_0.v,verilog,xil_defaultlib,../../../../gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
