entity four_mux is
port (X,Y: in bit_vector(3 downto 0); A: in bit; Z: out bit_vector(3 downto 0));
end four_mux;
architecture arch of four_mux is
begin
Z(0) <= X(0) when A = '0' else Y(0); 
Z(1) <= X(1) when A = '0' else Y(1); 
Z(2) <= X(2) when A = '0' else Y(2); 
Z(3) <= X(3) when A = '0' else Y(3); 
end arch;