#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jul 26 22:57:53 2018
# Process ID: 10480
# Current directory: C:/Users/Sergaljerk/Project5.3/Project5.3.runs/synth_1
# Command line: vivado.exe -log clkdiv.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clkdiv.tcl
# Log file: C:/Users/Sergaljerk/Project5.3/Project5.3.runs/synth_1/clkdiv.vds
# Journal file: C:/Users/Sergaljerk/Project5.3/Project5.3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source clkdiv.tcl -notrace
Command: synth_design -top clkdiv -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 344.832 ; gain = 100.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/Sergaljerk/Project5.3/Project5.3.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-638] synthesizing module 'dff' [C:/Users/Sergaljerk/Project5.3/Project5.3.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-256] done synthesizing module 'dff' (1#1) [C:/Users/Sergaljerk/Project5.3/Project5.3.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (2#1) [C:/Users/Sergaljerk/Project5.3/Project5.3.srcs/sources_1/new/clkdiv.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 396.793 ; gain = 152.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 396.793 ; gain = 152.398
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Sergaljerk/Project5.3/Project5.3.srcs/constrs_1/new/clkdiv_cons.xdc]
Finished Parsing XDC File [C:/Users/Sergaljerk/Project5.3/Project5.3.srcs/constrs_1/new/clkdiv_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Sergaljerk/Project5.3/Project5.3.srcs/constrs_1/new/clkdiv_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clkdiv_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clkdiv_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 727.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 727.965 ; gain = 483.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 727.965 ; gain = 483.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 727.965 ; gain = 483.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 727.965 ; gain = 483.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 27    
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 727.965 ; gain = 483.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 727.965 ; gain = 483.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 735.551 ; gain = 491.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 745.078 ; gain = 500.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 745.078 ; gain = 500.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 745.078 ; gain = 500.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 745.078 ; gain = 500.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 745.078 ; gain = 500.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 745.078 ; gain = 500.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 745.078 ; gain = 500.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    27|
|3     |LUT6 |     1|
|4     |FDCE |    27|
|5     |IBUF |     4|
|6     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------+-------+------+
|      |Instance                        |Module |Cells |
+------+--------------------------------+-------+------+
|1     |top                             |       |    61|
|2     |  \dff_gen_label1[10].dff_inst  |dff    |     2|
|3     |  \dff_gen_label1[11].dff_inst  |dff_0  |     2|
|4     |  \dff_gen_label1[12].dff_inst  |dff_1  |     2|
|5     |  \dff_gen_label1[13].dff_inst  |dff_2  |     2|
|6     |  \dff_gen_label1[14].dff_inst  |dff_3  |     2|
|7     |  \dff_gen_label1[15].dff_inst  |dff_4  |     2|
|8     |  \dff_gen_label1[16].dff_inst  |dff_5  |     2|
|9     |  \dff_gen_label1[17].dff_inst  |dff_6  |     2|
|10    |  \dff_gen_label1[18].dff_inst  |dff_7  |     2|
|11    |  \dff_gen_label1[19].dff_inst  |dff_8  |     2|
|12    |  \dff_gen_label1[1].dff_inst   |dff_9  |     2|
|13    |  \dff_gen_label1[20].dff_inst  |dff_10 |     2|
|14    |  \dff_gen_label1[21].dff_inst  |dff_11 |     2|
|15    |  \dff_gen_label1[22].dff_inst  |dff_12 |     2|
|16    |  \dff_gen_label1[23].dff_inst  |dff_13 |     2|
|17    |  \dff_gen_label1[24].dff_inst  |dff_14 |     2|
|18    |  \dff_gen_label1[25].dff_inst  |dff_15 |     3|
|19    |  \dff_gen_label1[26].dff_inst  |dff_16 |     2|
|20    |  \dff_gen_label1[2].dff_inst   |dff_17 |     2|
|21    |  \dff_gen_label1[3].dff_inst   |dff_18 |     2|
|22    |  \dff_gen_label1[4].dff_inst   |dff_19 |     2|
|23    |  \dff_gen_label1[5].dff_inst   |dff_20 |     2|
|24    |  \dff_gen_label1[6].dff_inst   |dff_21 |     2|
|25    |  \dff_gen_label1[7].dff_inst   |dff_22 |     2|
|26    |  \dff_gen_label1[8].dff_inst   |dff_23 |     2|
|27    |  \dff_gen_label1[9].dff_inst   |dff_24 |     2|
|28    |  dff_inst0                     |dff_25 |     2|
+------+--------------------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 745.078 ; gain = 500.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 745.078 ; gain = 169.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 745.078 ; gain = 500.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 745.938 ; gain = 514.676
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/Project5.3/Project5.3.runs/synth_1/clkdiv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clkdiv_utilization_synth.rpt -pb clkdiv_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 745.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 26 22:58:40 2018...
