
---------- Begin Simulation Statistics ----------
simSeconds                                   0.201231                       # Number of seconds simulated (Second)
simTicks                                 201231254000                       # Number of ticks simulated (Tick)
finalTick                                201231254000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    114.10                       # Real time elapsed on the host (Second)
hostTickRate                               1763641319                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8557216                       # Number of bytes of host memory used (Byte)
simInsts                                     27049127                       # Number of instructions simulated (Count)
simOps                                       29720023                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   237065                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     260474                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        201231328                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               7.434425                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.134509                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        30966230                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    68284                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       33411574                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    264                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1314490                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            946777                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  40                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           116343064                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.287181                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.892443                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 100347522     86.25%     86.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   7717512      6.63%     92.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3833651      3.30%     96.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1898903      1.63%     97.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1255157      1.08%     98.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    578262      0.50%     99.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    589662      0.51%     99.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     99019      0.09%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     23376      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             116343064                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   17188      5.59%      5.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   3039      0.99%      6.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                      38      0.01%      6.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      6.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      6.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      6.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                 8192      2.66%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      9.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  95190     30.93%     40.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                184089     59.82%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           25      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      21344858     63.88%     63.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        93355      0.28%     64.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         32779      0.10%     64.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        36864      0.11%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp         8195      0.02%     64.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        28608      0.09%     64.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult        28672      0.09%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc        24576      0.07%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv           65      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        91068      0.27%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           66      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        29864      0.09%     65.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp         1125      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            1      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        16528      0.05%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd         4096      0.01%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult         1025      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            2      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix           512      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov         2048      0.01%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP        32768      0.10%     65.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7841175     23.47%     88.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3793298     11.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       33411574                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.166036                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              307737                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.009210                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                181285751                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                31415420                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        29329276                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  2188462                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  977651                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          975665                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    32588162                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     1131124                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                        8568508                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                  62865431                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         0.31                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.34                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.04                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     20559                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         4814064                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                        84888264                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        5038378                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3861272                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       114643                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       227617                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        264937      4.48%      4.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       248927      4.21%      8.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        16459      0.28%      8.97% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      4768836     80.65%     89.62% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       579706      9.80%     99.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        33795      0.57%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        5912660                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        32773     10.26%     10.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        16876      5.28%     15.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect        16342      5.12%     20.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       247437     77.46%     98.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         5986      1.87%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           43      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        319457                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           63      0.08%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          289      0.37%      0.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           48      0.06%      0.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        76505     99.13%     99.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          212      0.27%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           61      0.08%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        77178                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       232164      4.15%      4.15% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       232051      4.15%      8.30% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          117      0.00%      8.30% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      4521399     80.84%     89.14% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       573720     10.26%     99.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        33752      0.60%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      5593203                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          204      0.27%      0.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           48      0.06%      0.33% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        76125     99.41%     99.74% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          135      0.18%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           61      0.08%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        76573                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond        42910    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total        42910                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          204      0.61%      0.61% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           48      0.14%      0.75% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond        33215     98.67%     99.42% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          135      0.40%     99.82% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     99.82% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           61      0.18%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total        33663                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      3124635     52.85%     52.85% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      2489328     42.10%     94.95% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       264937      4.48%     99.43% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        33760      0.57%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      5912660                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        55750     72.24%     72.24% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        21365     27.68%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           63      0.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        77178                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           4768836                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1714709                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             77178                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          33443                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups              5912660                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                55641                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 3348690                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.566359                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           33780                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           50254                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              33760                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            16494                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       264937      4.48%      4.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       248927      4.21%      8.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        16459      0.28%      8.97% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      4768836     80.65%     89.62% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       579706      9.80%     99.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        33795      0.57%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      5912660                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       264937     10.33%     10.33% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          454      0.02%     10.35% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        16459      0.64%     10.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      2247961     87.68%     98.67% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          364      0.01%     98.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        33795      1.32%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       2563970                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          289      0.52%      0.52% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.52% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        55140     99.10%     99.62% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          212      0.38%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        55641                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          289      0.52%      0.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        55140     99.10%     99.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          212      0.38%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        55641                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 201231254000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        50254                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        33760                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        16494                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          109                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        50363                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               298159                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 298155                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              65991                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 232164                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              232164                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         1314709                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           68244                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             76677                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    116131897                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.256074                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.045046                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       104439422     89.93%     89.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         5806419      5.00%     94.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2168444      1.87%     96.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1155070      0.99%     97.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          756388      0.65%     98.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          296482      0.26%     98.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          134010      0.12%     98.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          187435      0.16%     98.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1188227      1.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    116131897                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       32876                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                232168                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           25      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20866340     70.17%     70.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        93355      0.31%     70.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        32777      0.11%     70.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        36864      0.12%     70.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp         8193      0.03%     70.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        28608      0.10%     70.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult        28672      0.10%     70.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc        24576      0.08%     71.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv           65      0.00%     71.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        91044      0.31%     71.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     71.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           66      0.00%     71.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        29847      0.10%     71.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp         1125      0.00%     71.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            1      0.00%     71.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        16522      0.06%     71.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd         4096      0.01%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult         1024      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            2      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix          512      0.00%     71.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov         2048      0.01%     71.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP        32768      0.11%     71.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4696020     15.79%     87.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3743849     12.59%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     29738400                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1188227                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             27067504                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               29738400                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       27049127                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         29720023                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  7.434425                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.134509                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            8439869                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          26035529                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          4696020                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         3710993                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts            975569                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           25      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     20866340     70.17%     70.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        93355      0.31%     70.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        32777      0.11%     70.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        36864      0.12%     70.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp         8193      0.03%     70.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt        28608      0.10%     70.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult        28672      0.10%     70.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc        24576      0.08%     71.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv           65      0.00%     71.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc        91044      0.31%     71.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            1      0.00%     71.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           66      0.00%     71.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        29847      0.10%     71.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         1125      0.00%     71.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            1      0.00%     71.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        16522      0.06%     71.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         4096      0.01%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult         1024      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            2      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix          512      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov         2048      0.01%     71.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP        32768      0.11%     71.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      4696020     15.79%     87.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      3743849     12.59%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     29738400                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      5593203                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      5327170                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       266033                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      4521399                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1071804                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       232168                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       232164                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                106288622                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3967477                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   5954495                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 26331                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 106139                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2489125                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   508                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               31208397                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1993                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            33391015                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                 18617                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          5709976                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         7838403                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        3793242                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.165933                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       11478291                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      11262284                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      34819929                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     17925068                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          11631645                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      5445638                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites       202005                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads       270401                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites         1027                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads        790458                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites       484934                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            2788025                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       6087107                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  213280                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1693                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        84279                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3655327                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                106305                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          116343064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.268960                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.284939                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                110343024     94.84%     94.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   651641      0.56%     95.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   456766      0.39%     95.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   628186      0.54%     96.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   597933      0.51%     96.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   931888      0.80%     97.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   365751      0.31%     97.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   346728      0.30%     98.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2021147      1.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            116343064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              28470391                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.141481                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            5912660                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.029382                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    110063345                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    106139                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     124038                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     4075                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               31053131                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  148                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  5038378                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3861272                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 68284                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       799                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     2583                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          44068                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          22995                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        55371                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                78366                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 30307431                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                30304941                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  14949878                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  26832935                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.150598                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.557147                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      184594                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  342358                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               44068                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 117423                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                89774                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                3556616                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4678705                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             60.992310                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            33.211500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 182277      3.90%      3.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               425102      9.09%     12.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 4182      0.09%     13.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    1      0.00%     13.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              2143537     45.81%     58.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               657711     14.06%     72.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               481612     10.29%     83.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               331982      7.10%     90.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               181311      3.88%     94.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              99627      2.13%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              63609      1.36%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              21487      0.46%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              37589      0.80%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               8304      0.18%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1333      0.03%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1882      0.04%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1537      0.03%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                438      0.01%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 73      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                611      0.01%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 13      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 63      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  3      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 10      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                239      0.01%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                216      0.00%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                380      0.01%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                872      0.02%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2573      0.05%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            30131      0.64%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4678705                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores           8899650                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 201231254000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 201231254000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 201231254000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 201231254000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 201231254000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 106139                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                106341390                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  156318                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        3102586                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   5927804                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                708827                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               31059391                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                  62700                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    302                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  10568                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          534871                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            33831276                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    49683461                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 32488105                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                   791392                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups               138283                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.matLookups                    35355                       # Number of matrix rename lookups (Count)
system.cpu.rename.committedMaps              32414694                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1416582                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   80503                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  76                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    756647                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                17567037                       # count of registers freed and written back to integer free list (Count)
system.cpu.rob.reads                        145995739                       # The number of ROB reads (Count)
system.cpu.rob.writes                        62317390                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 27049127                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   29720023                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    47                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   3655326.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   4388833.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.007627511250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           685                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           685                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             19049937                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               10720                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      8479980                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     3743854                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    8479980                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   3743854                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  447183                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                3732492                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.31                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       30.01                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          5                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 960279                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  65611                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                 757096                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                2043460                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                 998208                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                3655326                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                187737                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    18                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                565814                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               2986701                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                  3072                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   512                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  3295358                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  2427273                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  1103861                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   448158                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   297768                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   157792                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   103698                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    88748                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    90189                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     7565                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     649                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     514                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     767                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    1121                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                    1786                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                    1542                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                    1332                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                    1454                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                    1204                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                     962                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     496                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                     277                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                     206                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                      72                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     356                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     476                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     480                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     494                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     504                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     514                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     541                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     529                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     566                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     574                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     574                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     582                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     585                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     616                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     651                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     664                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     193                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     190                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                     157                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                     150                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                     142                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                     147                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                     110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                     104                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                     100                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     105                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                      97                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                     102                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                      97                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                      79                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                     188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                      71                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                      39                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                      16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                      78                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                      59                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          685                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    11726.553285                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     629.666849                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   15274.059849                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047           342     49.93%     49.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-4095           22      3.21%     53.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143           27      3.94%     57.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-8191           44      6.42%     63.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-10239           24      3.50%     67.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-12287            3      0.44%     67.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-14335            4      0.58%     68.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-16383           21      3.07%     71.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-18431            2      0.29%     71.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-20479            1      0.15%     71.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-22527            9      1.31%     72.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-24575            6      0.88%     73.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-26623            1      0.15%     73.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26624-28671            1      0.15%     74.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-30719           18      2.63%     76.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30720-32767            8      1.17%     77.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-34815            6      0.88%     78.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::34816-36863           25      3.65%     82.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::36864-38911          121     17.66%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            685                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          685                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.547445                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.123065                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev      10.050291                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16-19            683     99.71%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::192-195            1      0.15%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::208-211            1      0.15%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            685                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 28619712                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                270379742                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              26426553                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1343626979.53469992                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               131324297.16906700                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   201231233000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       16462.20                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    233940864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     33478225                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       101455                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1162547364.536127090454                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 166366925.288852006197                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 504171.186052440957                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      3655326                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      4824654                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      3743854                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  91791914750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 157182627250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 6031236180250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25111.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32579.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1610969.92                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    233940864                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     36438878                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       270379742                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    233940864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    233940864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     26295065                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     26295065                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       3655326                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       4824654                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          8479980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      3710998                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         3710998                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1162547365                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       181079615                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1343626980                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1162547365                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1162547365                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      130670880                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         130670880                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1162547365                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      311750495                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1474297859                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               8032797                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                11335                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        184843                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        123262                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        158872                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         84536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        173006                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       1391059                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        498928                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        207490                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         35413                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        780978                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      2378610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       763637                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      1106039                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        85071                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        50756                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        10297                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           914                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           451                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1478                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           568                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           346                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           587                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1003                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3909                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           72                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              98359598250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            40163985000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        248974542000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12244.75                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30994.75                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              6768396                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               10208                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             84.26                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.06                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1265520                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   406.806751                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   243.988106                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   370.846814                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       361019     28.53%     28.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       219299     17.33%     45.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       176801     13.97%     59.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        93814      7.41%     67.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        40958      3.24%     70.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        62836      4.97%     75.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        36053      2.85%     78.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        19362      1.53%     79.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       255378     20.18%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1265520                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          514099008                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          725440                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2554.767203                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 3.605007                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    19.99                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                19.96                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 201231254000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       4268006400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       2268480225                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     20149051440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       27034380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 15884756160.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  90189623130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1323645600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   134110597335                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    666.450140                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2595499000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   6719440000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 191916315000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       4767863520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       2534168175                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     37205119140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       32134320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 15884756160.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  90397196610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1148846880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   151970084805                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    755.201202                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2212865000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   6719440000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 192298949000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 201231254000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              8462653                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             8462664                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             3710994                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            3710994                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq              17315                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp             17315                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq             12                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq               4                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp              4                       # Transaction distribution (Count)
system.membus.transDist::SwapReq                32856                       # Transaction distribution (Count)
system.membus.transDist::SwapResp               32856                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      7310651                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     17137016                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                24447667                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    233940800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     62996919                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                296937719                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           12223839                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 12223839    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             12223839                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 201231254000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         15969231000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        19386762749                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        15208453733                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
