# AES-Decryption-Implementation

# **AES-128 Decryption Hardware Implementation on FPGA**   

## **Overview**  
This project implements **AES-128 decryption** in **VHDL**, designed for execution on an **FPGA (Basys3)**. The implementation follows the **standard AES decryption flow**, including the **InvSubBytes, InvShiftRows, InvMixColumns, and AddRoundKey** operations using **GF(2â¸) arithmetic**. An FSM (Finite State Machine) controls memory access, and the decrypted plaintext is displayed on a **seven-segment display**.  

## **Features**  
âœ… **AES-128 decryption core** with hardware-optimized operations.  
âœ… **Finite State Machine (FSM)-controlled memory access** for efficient execution.  
âœ… **GF(2â¸) arithmetic operations** implemented for cryptographic processing.  
âœ… **RAM/ROM integration** for key storage and efficient round key management.  
âœ… **Basys3 FPGA deployment** with output visualization on a **seven-segment display**.  

## **Implementation Details**  
- **Language:** VHDL  
- **FPGA Board:** Basys3 (Xilinx Artix-7)  
- **AES Mode:** ECB (Electronic Codebook)  
- **Clock Frequency:** 100 MHz  

### **Decryption Flow**  
1ï¸âƒ£ **AddRoundKey** â€“ Initial XOR with the round key.  
2ï¸âƒ£ **InvShiftRows** â€“ Row-wise byte shifting in reverse order.  
3ï¸âƒ£ **InvSubBytes** â€“ Byte-wise substitution using an inverse S-Box.  
4ï¸âƒ£ **InvMixColumns** â€“ Column mixing using GF(2â¸) arithmetic.  
5ï¸âƒ£ **AddRoundKey** â€“ Final round key XOR to produce plaintext.  
6ï¸âƒ£ **Display Output** â€“ Decrypted plaintext is shown on the **seven-segment display**.  

## **Project Structure**  
ğŸ“‚ **src/** â€“ Contains all VHDL source files.  
ğŸ“‚ **testbench/** â€“ VHDL testbenches for functional verification.  
ğŸ“‚ **docs/** â€“ Block diagrams, explanations, and technical documentation.  
ğŸ“‚ **bitstream/** â€“ FPGA bitstream files for direct deployment.  

## **Applications**  
ğŸ”¹ **Secure embedded systems** â€“ Hardware-accelerated decryption for IoT & security applications.  
ğŸ”¹ **Cryptographic accelerators** â€“ Optimized decryption for **secure communication protocols**.  
ğŸ”¹ **FPGA-based security research** â€“ Exploration of **hardware-optimized cryptographic primitives**.  

## **Future Enhancements**  
ğŸš€ Support for **AES-192 & AES-256 decryption**.  
ğŸš€ Implementation of **CBC, GCM, and CTR encryption modes**.  
ğŸš€ **Side-channel attack resistance** (e.g., power analysis countermeasures).   

## **References**  
ğŸ“„ AES Standard: [FIPS-197](https://nvlpubs.nist.gov/nistpubs/FIPS/NIST.FIPS.197.pdf)  
ğŸ“„ Xilinx FPGA Docs: [Xilinx Artix-7 Reference](https://www.xilinx.com/products/silicon-devices/fpga/artix-7.html)  

---

This README provides **clear explanations, setup instructions, and future work**, making it ideal for GitHub. Let me know if you want to modify anything! ğŸš€
