
AVRASM ver. 2.1.30  C:\Users\SONY\Desktop\Line follower\1\List\bmod.asm Tue Nov 06 23:28:12 2012

C:\Users\SONY\Desktop\Line follower\1\List\bmod.asm(1072): warning: Register r4 already defined by the .DEF directive
C:\Users\SONY\Desktop\Line follower\1\List\bmod.asm(1073): warning: Register r6 already defined by the .DEF directive
C:\Users\SONY\Desktop\Line follower\1\List\bmod.asm(1074): warning: Register r8 already defined by the .DEF directive
C:\Users\SONY\Desktop\Line follower\1\List\bmod.asm(1075): warning: Register r10 already defined by the .DEF directive
C:\Users\SONY\Desktop\Line follower\1\List\bmod.asm(1076): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.60 Evaluation
                 ;(C) Copyright 1998-2012 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega16A
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16A
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _x=R4
                 	.DEF _y=R6
                 	.DEF _z=R8
                 	.DEF _w=R10
                 	.DEF _b=R12
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0033 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00002a 0000
00002b 0000      	.DB  0x0,0x0,0x0,0x0
00002c 0000
00002d 0000      	.DB  0x0,0x0,0x0,0x0
00002e 0000      	.DB  0x0,0x0
                 
                 
                 __GLOBAL_INI_TBL:
00002f 000a      	.DW  0x0A
000030 0004      	.DW  0x04
000031 0054      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
000032 0000      	.DW  0
                 
                 __RESET:
000033 94f8      	CLI
000034 27ee      	CLR  R30
000035 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000036 e0f1      	LDI  R31,1
000037 bffb      	OUT  GICR,R31
000038 bfeb      	OUT  GICR,R30
000039 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00003a e1f8      	LDI  R31,0x18
00003b bdf1      	OUT  WDTCR,R31
00003c bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00003d e08d      	LDI  R24,(14-2)+1
00003e e0a2      	LDI  R26,2
00003f 27bb      	CLR  R27
                 __CLEAR_REG:
000040 93ed      	ST   X+,R30
000041 958a      	DEC  R24
000042 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000043 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000044 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000045 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000046 93ed      	ST   X+,R30
000047 9701      	SBIW R24,1
000048 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000049 e5ee      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00004a e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00004b 9185      	LPM  R24,Z+
00004c 9195      	LPM  R25,Z+
00004d 9700      	SBIW R24,0
00004e f061      	BREQ __GLOBAL_INI_END
00004f 91a5      	LPM  R26,Z+
000050 91b5      	LPM  R27,Z+
000051 9005      	LPM  R0,Z+
000052 9015      	LPM  R1,Z+
000053 01bf      	MOVW R22,R30
000054 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000055 9005      	LPM  R0,Z+
000056 920d      	ST   X+,R0
000057 9701      	SBIW R24,1
000058 f7e1      	BRNE __GLOBAL_INI_LOOP
000059 01fb      	MOVW R30,R22
00005a cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00005b e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00005c bfed      	OUT  SPL,R30
00005d e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00005e bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00005f e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000060 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000061 940c 0157 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V2.60 Evaluation
                 ;Automatic Program Generator
                 ;© Copyright 1998-2012 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 04-11-2012
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega16a.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;// Declare your global variables here
                 ;int x = 0;
                 ;int y = 0;
                 ;int z = 0;
                 ;int w = 0;
                 ;int b = 0;
                 ;
                 ;void line1(void){
                 ; 0000 0022 void line1(void){
                 
                 	.CSEG
                 _line1:
                 ; .FSTART _line1
                 ; 0000 0023 if( PINA.0 == 1 && PINA.1 == 0 && PINA.2 == 1) {
000063 9bc8      	SBIS 0x19,0
000064 c004      	RJMP _0x4
000065 d1bc      	RCALL SUBOPT_0x0
000066 f411      	BRNE _0x4
000067 99ca      	SBIC 0x19,2
000068 c001      	RJMP _0x5
                 _0x4:
000069 c002      	RJMP _0x3
                 _0x5:
                 ; 0000 0024                 PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 1;    PORTD.6 = 0;
00006a d1bc      	RCALL SUBOPT_0x1
                 ; 0000 0025                 delay_ms(2);
                 ; 0000 0026                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 0027                 delay_ms(2);
00006b c0e7      	RJMP _0x2000004
                 ; 0000 0028                 return;
                 ; 0000 0029             }
                 ; 0000 002A 
                 ; 0000 002B             if( PINA.0 == 0 && PINA.1 == 0 && PINA.2 == 0) {
                 _0x3:
00006c d1c7      	RCALL SUBOPT_0x2
00006d f421      	BRNE _0x17
00006e d1b3      	RCALL SUBOPT_0x0
00006f f411      	BRNE _0x17
000070 d1c8      	RCALL SUBOPT_0x3
000071 f009      	BREQ _0x18
                 _0x17:
000072 c002      	RJMP _0x16
                 _0x18:
                 ; 0000 002C                 PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 1;    PORTD.6 = 0;
000073 d1b3      	RCALL SUBOPT_0x1
                 ; 0000 002D                 delay_ms(2);
                 ; 0000 002E                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 002F                 delay_ms(2);
000074 c0de      	RJMP _0x2000004
                 ; 0000 0030                 return;
                 ; 0000 0031             }
                 ; 0000 0032             if( PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1) {
                 _0x16:
000075 9bc8      	SBIS 0x19,0
000076 c004      	RJMP _0x2A
000077 9bc9      	SBIS 0x19,1
000078 c002      	RJMP _0x2A
000079 99ca      	SBIC 0x19,2
00007a c001      	RJMP _0x2B
                 _0x2A:
00007b c003      	RJMP _0x29
                 _0x2B:
                 ; 0000 0033                 PORTD.2 = 0;  PORTD.3 = 1;    PORTD.7 = 0;    PORTD.6 = 1;
00007c d1c1      	RCALL SUBOPT_0x4
                 ; 0000 0034                 delay_ms(2);
                 ; 0000 0035                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 0036                 delay_ms(2);
00007d e0a2      	LDI  R26,LOW(2)
00007e c0d4      	RJMP _0x2000004
                 ; 0000 0037                 return;
                 ; 0000 0038             }
                 ; 0000 0039 
                 ; 0000 003A              if( PINA.0 == 0 && PINA.2 == 1) {
                 _0x29:
00007f d1b4      	RCALL SUBOPT_0x2
000080 f411      	BRNE _0x3D
000081 99ca      	SBIC 0x19,2
000082 c001      	RJMP _0x3E
                 _0x3D:
000083 c002      	RJMP _0x3C
                 _0x3E:
                 ; 0000 003B                   PORTD.6 = 0;
000084 d1c5      	RCALL SUBOPT_0x5
                 ; 0000 003C                   PORTD.7 = 0;
                 ; 0000 003D                   PORTD.2 = 1;
                 ; 0000 003E                   PORTD.3 = 0;
                 ; 0000 003F                   delay_ms(4);
                 ; 0000 0040                   PORTD.2 = 0;
                 ; 0000 0041                   PORTD.3 = 0;
                 ; 0000 0042                   delay_ms(1);
000085 c0cc      	RJMP _0x2000005
                 ; 0000 0043                   return;
                 ; 0000 0044               }
                 ; 0000 0045              if( PINA.0 == 1 && PINA.2 == 0) {
                 _0x3C:
000086 9bc8      	SBIS 0x19,0
000087 c002      	RJMP _0x4C
000088 d1b0      	RCALL SUBOPT_0x3
000089 f009      	BREQ _0x4D
                 _0x4C:
00008a c002      	RJMP _0x4B
                 _0x4D:
                 ; 0000 0046                   PORTD.6 = 0;
00008b d1c8      	RCALL SUBOPT_0x6
                 ; 0000 0047                   PORTD.7 = 1;
                 ; 0000 0048                   PORTD.2 = 0;
                 ; 0000 0049                   PORTD.3 = 0;
                 ; 0000 004A                   delay_ms(4);
                 ; 0000 004B                   PORTD.6 = 0;
                 ; 0000 004C                   PORTD.7 = 0;
                 ; 0000 004D                   delay_ms(1);
00008c c0c5      	RJMP _0x2000005
                 ; 0000 004E                   return;
                 ; 0000 004F               }
                 ; 0000 0050               return;
                 _0x4B:
00008d 9508      	RET
                 ; 0000 0051 }
                 ; .FEND
                 ;
                 ;void line2(void){
                 ; 0000 0053 void line2(void){
                 _line2:
                 ; .FSTART _line2
                 ; 0000 0054 if( PINA.0 == 1 && PINA.1 == 0 && PINA.2 == 1) {
00008e 9bc8      	SBIS 0x19,0
00008f c004      	RJMP _0x5B
000090 d191      	RCALL SUBOPT_0x0
000091 f411      	BRNE _0x5B
000092 99ca      	SBIC 0x19,2
000093 c001      	RJMP _0x5C
                 _0x5B:
000094 c003      	RJMP _0x5A
                 _0x5C:
                 ; 0000 0055                 PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 1;    PORTD.6 = 0;
000095 d1c8      	RCALL SUBOPT_0x7
                 ; 0000 0056                 delay_ms(1);
                 ; 0000 0057                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 0058                 delay_ms(5);
000096 e0a5      	LDI  R26,LOW(5)
000097 c0bb      	RJMP _0x2000004
                 ; 0000 0059                 return;
                 ; 0000 005A             }
                 ; 0000 005B 
                 ; 0000 005C             if( PINA.0 == 0 && PINA.1 == 0 && PINA.2 == 0) {
                 _0x5A:
000098 d19b      	RCALL SUBOPT_0x2
000099 f421      	BRNE _0x6E
00009a d187      	RCALL SUBOPT_0x0
00009b f411      	BRNE _0x6E
00009c d19c      	RCALL SUBOPT_0x3
00009d f009      	BREQ _0x6F
                 _0x6E:
00009e c012      	RJMP _0x6D
                 _0x6F:
                 ; 0000 005D                 if(b>0 && w>0){
00009f 2400      	CLR  R0
0000a0 140c      	CP   R0,R12
0000a1 040d      	CPC  R0,R13
0000a2 f424      	BRGE _0x71
0000a3 2400      	CLR  R0
0000a4 140a      	CP   R0,R10
0000a5 040b      	CPC  R0,R11
0000a6 f00c      	BRLT _0x72
                 _0x71:
0000a7 c004      	RJMP _0x70
                 _0x72:
                 ; 0000 005E                       PORTD.2 = 1;
0000a8 d1c1      	RCALL SUBOPT_0x8
                 ; 0000 005F                       PORTD.3 = 0;
                 ; 0000 0060                       PORTD.7 = 0;
                 ; 0000 0061                       PORTD.6 = 0;
                 ; 0000 0062                       delay_ms(6);
                 ; 0000 0063                       PORTD.2 = 0;
                 ; 0000 0064                       PORTD.3 = 0;
0000a9 9893      	CBI  0x12,3
                 ; 0000 0065                       delay_ms(1);
0000aa e0a1      	LDI  R26,LOW(1)
0000ab c002      	RJMP _0x1B8
                 ; 0000 0066                 }
                 ; 0000 0067                 else { PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 1;    PORTD.6 = 0;
                 _0x70:
0000ac d1b1      	RCALL SUBOPT_0x7
                 ; 0000 0068                 delay_ms(1);
                 ; 0000 0069                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 006A                 delay_ms(4);}
0000ad e0a4      	LDI  R26,LOW(4)
                 _0x1B8:
0000ae e0b0      	LDI  R27,0
0000af d1da      	RCALL _delay_ms
                 ; 0000 006B                 return;
0000b0 9508      	RET
                 ; 0000 006C             }
                 ; 0000 006D             if( PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1) {
                 _0x6D:
0000b1 9bc8      	SBIS 0x19,0
0000b2 c004      	RJMP _0x91
0000b3 9bc9      	SBIS 0x19,1
0000b4 c002      	RJMP _0x91
0000b5 99ca      	SBIC 0x19,2
0000b6 c001      	RJMP _0x92
                 _0x91:
0000b7 c02d      	RJMP _0x90
                 _0x92:
                 ; 0000 006E                 if(x>0 && y>0){
0000b8 2400      	CLR  R0
0000b9 1404      	CP   R0,R4
0000ba 0405      	CPC  R0,R5
0000bb f424      	BRGE _0x94
0000bc 2400      	CLR  R0
0000bd 1406      	CP   R0,R6
0000be 0407      	CPC  R0,R7
0000bf f00c      	BRLT _0x95
                 _0x94:
0000c0 c01f      	RJMP _0x93
                 _0x95:
                 ; 0000 006F                         if(PINA.4 == 0 && PINA.5 == 0 && w>0) {
0000c1 d1b1      	RCALL SUBOPT_0x9
0000c2 f431      	BRNE _0x97
0000c3 d1b4      	RCALL SUBOPT_0xA
0000c4 f421      	BRNE _0x97
0000c5 2400      	CLR  R0
0000c6 140a      	CP   R0,R10
0000c7 040b      	CPC  R0,R11
0000c8 f00c      	BRLT _0x98
                 _0x97:
0000c9 c004      	RJMP _0x96
                 _0x98:
                 ; 0000 0070                       PORTD.2 = 1;
0000ca d19f      	RCALL SUBOPT_0x8
                 ; 0000 0071                       PORTD.3 = 0;
                 ; 0000 0072                       PORTD.7 = 0;
                 ; 0000 0073                       PORTD.6 = 0;
                 ; 0000 0074                       delay_ms(6);
                 ; 0000 0075                       PORTD.2 = 0;
                 ; 0000 0076                       delay_ms(1);
0000cb e0a1      	LDI  R26,LOW(1)
0000cc e0b0      	LDI  R27,0
0000cd d1bc      	RCALL _delay_ms
                 ; 0000 0077                       }
                 ; 0000 0078 
                 ; 0000 0079                         if(PINA.4 == 0 && PINA.5 == 0 && w == 0) {
                 _0x96:
0000ce d1a4      	RCALL SUBOPT_0x9
0000cf f431      	BRNE _0xA4
0000d0 d1a7      	RCALL SUBOPT_0xA
0000d1 f421      	BRNE _0xA4
0000d2 2400      	CLR  R0
0000d3 140a      	CP   R0,R10
0000d4 040b      	CPC  R0,R11
0000d5 f009      	BREQ _0xA5
                 _0xA4:
0000d6 c008      	RJMP _0xA3
                 _0xA5:
                 ; 0000 007A                       PORTD.2 = 1;
0000d7 9a92      	SBI  0x12,2
                 ; 0000 007B                       PORTD.3 = 0;
0000d8 9893      	CBI  0x12,3
                 ; 0000 007C                       PORTD.7 = 1;
0000d9 9a97      	SBI  0x12,7
                 ; 0000 007D                       PORTD.6 = 0;
0000da 9896      	CBI  0x12,6
                 ; 0000 007E                       delay_ms(4);
0000db d1a1      	RCALL SUBOPT_0xB
                 ; 0000 007F                       PORTD.2 = 0;
                 ; 0000 0080                       PORTD.3 = 0;
                 ; 0000 0081                       PORTD.7 = 0;
                 ; 0000 0082                       PORTD.6 = 0;
                 ; 0000 0083                       delay_ms(1);
0000dc e0a1      	LDI  R26,LOW(1)
0000dd e0b0      	LDI  R27,0
0000de d1ab      	RCALL _delay_ms
                 ; 0000 0084                       }
                 ; 0000 0085 
                 ; 0000 0086                 }
                 _0xA3:
                 ; 0000 0087 
                 ; 0000 0088 
                 ; 0000 0089                   else{
0000df c004      	RJMP _0xB6
                 _0x93:
                 ; 0000 008A                 PORTD.2 = 0;  PORTD.3 = 1;    PORTD.7 = 0;    PORTD.6 = 1;
0000e0 d15d      	RCALL SUBOPT_0x4
                 ; 0000 008B                 delay_ms(2);
                 ; 0000 008C                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 008D                 delay_ms(1);}
0000e1 e0a1      	LDI  R26,LOW(1)
0000e2 e0b0      	LDI  R27,0
0000e3 d1a6      	RCALL _delay_ms
                 _0xB6:
                 ; 0000 008E                 return;
0000e4 9508      	RET
                 ; 0000 008F             }
                 ; 0000 0090 
                 ; 0000 0091              if( PINA.0 == 0 && PINA.2 == 1) {
                 _0x90:
0000e5 d14e      	RCALL SUBOPT_0x2
0000e6 f411      	BRNE _0xC8
0000e7 99ca      	SBIC 0x19,2
0000e8 c001      	RJMP _0xC9
                 _0xC8:
0000e9 c002      	RJMP _0xC7
                 _0xC9:
                 ; 0000 0092                   PORTD.6 = 0;
0000ea d15f      	RCALL SUBOPT_0x5
                 ; 0000 0093                   PORTD.7 = 0;
                 ; 0000 0094                   PORTD.2 = 1;
                 ; 0000 0095                   PORTD.3 = 0;
                 ; 0000 0096                   delay_ms(4);
                 ; 0000 0097                   PORTD.2 = 0;
                 ; 0000 0098                   PORTD.3 = 0;
                 ; 0000 0099                   delay_ms(1);
0000eb c066      	RJMP _0x2000005
                 ; 0000 009A                     return;
                 ; 0000 009B               }
                 ; 0000 009C              if( PINA.0 == 1 && PINA.2 == 0) {
                 _0xC7:
0000ec 9bc8      	SBIS 0x19,0
0000ed c002      	RJMP _0xD7
0000ee d14a      	RCALL SUBOPT_0x3
0000ef f009      	BREQ _0xD8
                 _0xD7:
0000f0 c002      	RJMP _0xD6
                 _0xD8:
                 ; 0000 009D                   PORTD.6 = 0;
0000f1 d162      	RCALL SUBOPT_0x6
                 ; 0000 009E                   PORTD.7 = 1;
                 ; 0000 009F                   PORTD.2 = 0;
                 ; 0000 00A0                   PORTD.3 = 0;
                 ; 0000 00A1                   delay_ms(4);
                 ; 0000 00A2                   PORTD.6 = 0;
                 ; 0000 00A3                   PORTD.7 = 0;
                 ; 0000 00A4                   delay_ms(1);
0000f2 c05f      	RJMP _0x2000005
                 ; 0000 00A5                   return;
                 ; 0000 00A6               }
                 ; 0000 00A7               return;
                 _0xD6:
0000f3 9508      	RET
                 ; 0000 00A8 }
                 ; .FEND
                 ;
                 ;
                 ;void wall(void){
                 ; 0000 00AB void wall(void){
                 _wall:
                 ; .FSTART _wall
                 ; 0000 00AC if( PINA.3 == 1 && PINA.4 == 0 && PINA.5 == 0) {
0000f4 9bcb      	SBIS 0x19,3
0000f5 c004      	RJMP _0xE6
0000f6 d17c      	RCALL SUBOPT_0x9
0000f7 f411      	BRNE _0xE6
0000f8 d17f      	RCALL SUBOPT_0xA
0000f9 f009      	BREQ _0xE7
                 _0xE6:
0000fa c003      	RJMP _0xE5
                 _0xE7:
                 ; 0000 00AD                   PORTD.2 = 1;
0000fb d162      	RCALL SUBOPT_0x7
                 ; 0000 00AE                   PORTD.3 = 0;
                 ; 0000 00AF                   PORTD.7 = 1;
                 ; 0000 00B0                   PORTD.6 = 0;
                 ; 0000 00B1                   delay_ms(1);
                 ; 0000 00B2                   PORTD.2 = 0;
                 ; 0000 00B3                   PORTD.3 = 0;
                 ; 0000 00B4                   PORTD.7 = 0;
                 ; 0000 00B5                   PORTD.6 = 0;
                 ; 0000 00B6                   delay_ms(4);
0000fc e0a4      	LDI  R26,LOW(4)
0000fd c055      	RJMP _0x2000004
                 ; 0000 00B7                   return;
                 ; 0000 00B8                   }
                 ; 0000 00B9                   if( PINA.3 == 1 && PINA.4 == 0 && PINA.5 == 1) {
                 _0xE5:
0000fe 9bcb      	SBIS 0x19,3
0000ff c004      	RJMP _0xF9
000100 d172      	RCALL SUBOPT_0x9
000101 f411      	BRNE _0xF9
000102 99cd      	SBIC 0x19,5
000103 c001      	RJMP _0xFA
                 _0xF9:
000104 c003      	RJMP _0xF8
                 _0xFA:
                 ; 0000 00BA                   PORTD.2 = 1;
000105 d158      	RCALL SUBOPT_0x7
                 ; 0000 00BB                   PORTD.3 = 0;
                 ; 0000 00BC                   PORTD.7 = 1;
                 ; 0000 00BD                   PORTD.6 = 0;
                 ; 0000 00BE                   delay_ms(1);
                 ; 0000 00BF                   PORTD.2 = 0;
                 ; 0000 00C0                   PORTD.3 = 0;
                 ; 0000 00C1                   PORTD.7 = 0;
                 ; 0000 00C2                   PORTD.6 = 0;
                 ; 0000 00C3                   delay_ms(4);
000106 e0a4      	LDI  R26,LOW(4)
000107 c04b      	RJMP _0x2000004
                 ; 0000 00C4                   return;
                 ; 0000 00C5                   }
                 ; 0000 00C6 
                 ; 0000 00C7                   if( PINA.3 == 1 && PINA.4 == 1 && PINA.5 == 1) {
                 _0xF8:
000108 9bcb      	SBIS 0x19,3
000109 c004      	RJMP _0x10C
00010a 9bcc      	SBIS 0x19,4
00010b c002      	RJMP _0x10C
00010c 99cd      	SBIC 0x19,5
00010d c001      	RJMP _0x10D
                 _0x10C:
00010e c00e      	RJMP _0x10B
                 _0x10D:
                 ; 0000 00C8                   PORTD.2 = 0;
00010f 9892      	CBI  0x12,2
                 ; 0000 00C9                   PORTD.3 = 1;
000110 9a93      	SBI  0x12,3
                 ; 0000 00CA                   PORTD.7 = 1;
000111 9a97      	SBI  0x12,7
                 ; 0000 00CB                   PORTD.6 = 0;
000112 9896      	CBI  0x12,6
                 ; 0000 00CC                   delay_ms(70);
000113 e4a6      	LDI  R26,LOW(70)
000114 e0b0      	LDI  R27,0
000115 d174      	RCALL _delay_ms
                 ; 0000 00CD                   PORTD.2 = 0;
000116 9892      	CBI  0x12,2
                 ; 0000 00CE                   PORTD.3 = 0;
000117 9893      	CBI  0x12,3
                 ; 0000 00CF                   PORTD.7 = 0;
000118 9897      	CBI  0x12,7
                 ; 0000 00D0                   PORTD.6 = 0;
000119 9896      	CBI  0x12,6
                 ; 0000 00D1                   delay_ms(5000);
00011a e8a8      	LDI  R26,LOW(5000)
00011b e1b3      	LDI  R27,HIGH(5000)
00011c c037      	RJMP _0x2000003
                 ; 0000 00D2                   return;
                 ; 0000 00D3                   }
                 ; 0000 00D4 
                 ; 0000 00D5                   if( PINA.3 == 0 && PINA.4 == 0 && PINA.5 == 0) {
                 _0x10B:
00011d d167      	RCALL SUBOPT_0xC
00011e f421      	BRNE _0x11F
00011f d153      	RCALL SUBOPT_0x9
000120 f411      	BRNE _0x11F
000121 d156      	RCALL SUBOPT_0xA
000122 f009      	BREQ _0x120
                 _0x11F:
000123 c004      	RJMP _0x11E
                 _0x120:
                 ; 0000 00D6                   PORTD.2 = 1;
000124 9a92      	SBI  0x12,2
                 ; 0000 00D7                   PORTD.3 = 0;
000125 9893      	CBI  0x12,3
                 ; 0000 00D8                   PORTD.7 = 0;
000126 9897      	CBI  0x12,7
                 ; 0000 00D9                   PORTD.6 = 0;
000127 c028      	RJMP _0x2000002
                 ; 0000 00DA                   delay_ms(4);
                 ; 0000 00DB                   PORTD.2 = 0;
                 ; 0000 00DC                   PORTD.3 = 0;
                 ; 0000 00DD                   PORTD.7 = 0;
                 ; 0000 00DE                   PORTD.6 = 0;
                 ; 0000 00DF                   delay_ms(1);
                 ; 0000 00E0                   return;
                 ; 0000 00E1                   }
                 ; 0000 00E2 
                 ; 0000 00E3                    if( PINA.3 == 0 && PINA.4 == 0 && PINA.5 == 1) {
                 _0x11E:
000128 d15c      	RCALL SUBOPT_0xC
000129 f421      	BRNE _0x132
00012a d148      	RCALL SUBOPT_0x9
00012b f411      	BRNE _0x132
00012c 99cd      	SBIC 0x19,5
00012d c001      	RJMP _0x133
                 _0x132:
00012e c004      	RJMP _0x131
                 _0x133:
                 ; 0000 00E4                   PORTD.2 = 1;
00012f 9a92      	SBI  0x12,2
                 ; 0000 00E5                   PORTD.3 = 0;
000130 9893      	CBI  0x12,3
                 ; 0000 00E6                   PORTD.7 = 0;
000131 9897      	CBI  0x12,7
                 ; 0000 00E7                   PORTD.6 = 0;
000132 c01d      	RJMP _0x2000002
                 ; 0000 00E8                   delay_ms(4);
                 ; 0000 00E9                   PORTD.2 = 0;
                 ; 0000 00EA                   PORTD.3 = 0;
                 ; 0000 00EB                   PORTD.7 = 0;
                 ; 0000 00EC                   PORTD.6 = 0;
                 ; 0000 00ED                   delay_ms(1);
                 ; 0000 00EE                   return;
                 ; 0000 00EF                   }
                 ; 0000 00F0 
                 ; 0000 00F1 
                 ; 0000 00F2                   if( PINA.3 == 0 && PINA.4 == 1 && PINA.5 == 1) {
                 _0x131:
000133 d151      	RCALL SUBOPT_0xC
000134 f421      	BRNE _0x145
000135 9bcc      	SBIS 0x19,4
000136 c002      	RJMP _0x145
000137 99cd      	SBIC 0x19,5
000138 c001      	RJMP _0x146
                 _0x145:
000139 c004      	RJMP _0x144
                 _0x146:
                 ; 0000 00F3                   PORTD.2 = 1;
00013a 9a92      	SBI  0x12,2
                 ; 0000 00F4                   PORTD.3 = 0;
00013b 9893      	CBI  0x12,3
                 ; 0000 00F5                   PORTD.7 = 0;
00013c 9897      	CBI  0x12,7
                 ; 0000 00F6                   PORTD.6 = 0;
00013d c012      	RJMP _0x2000002
                 ; 0000 00F7                   delay_ms(4);
                 ; 0000 00F8                   PORTD.2 = 0;
                 ; 0000 00F9                   PORTD.3 = 0;
                 ; 0000 00FA                   PORTD.7 = 0;
                 ; 0000 00FB                   PORTD.6 = 0;
                 ; 0000 00FC                   delay_ms(1);
                 ; 0000 00FD                   return;
                 ; 0000 00FE                   }
                 ; 0000 00FF                   if( PINA.3 == 0 && PINA.4 == 1 && PINA.5 == 0) {
                 _0x144:
00013e d146      	RCALL SUBOPT_0xC
00013f f421      	BRNE _0x158
000140 9bcc      	SBIS 0x19,4
000141 c002      	RJMP _0x158
000142 d135      	RCALL SUBOPT_0xA
000143 f009      	BREQ _0x159
                 _0x158:
000144 c001      	RJMP _0x157
                 _0x159:
                 ; 0000 0100                   PORTD.2 = 0;
000145 c007      	RJMP _0x2000001
                 ; 0000 0101                   PORTD.3 = 0;
                 ; 0000 0102                   PORTD.7 = 1;
                 ; 0000 0103                   PORTD.6 = 0;
                 ; 0000 0104                   delay_ms(4);
                 ; 0000 0105                   PORTD.2 = 0;
                 ; 0000 0106                   PORTD.3 = 0;
                 ; 0000 0107                   PORTD.7 = 0;
                 ; 0000 0108                   PORTD.6 = 0;
                 ; 0000 0109                   delay_ms(1);
                 ; 0000 010A                   return;
                 ; 0000 010B                   }
                 ; 0000 010C                   if( PINA.3 == 1 && PINA.4 == 1 && PINA.5 == 0) {
                 _0x157:
000146 9bcb      	SBIS 0x19,3
000147 c004      	RJMP _0x16B
000148 9bcc      	SBIS 0x19,4
000149 c002      	RJMP _0x16B
00014a d12d      	RCALL SUBOPT_0xA
00014b f009      	BREQ _0x16C
                 _0x16B:
00014c c009      	RJMP _0x16A
                 _0x16C:
                 ; 0000 010D                   PORTD.2 = 0;
                 _0x2000001:
00014d 9892      	CBI  0x12,2
                 ; 0000 010E                   PORTD.3 = 0;
00014e 9893      	CBI  0x12,3
                 ; 0000 010F                   PORTD.7 = 1;
00014f 9a97      	SBI  0x12,7
                 ; 0000 0110                   PORTD.6 = 0;
                 _0x2000002:
000150 9896      	CBI  0x12,6
                 ; 0000 0111                   delay_ms(4);
000151 d12b      	RCALL SUBOPT_0xB
                 ; 0000 0112                   PORTD.2 = 0;
                 ; 0000 0113                   PORTD.3 = 0;
                 ; 0000 0114                   PORTD.7 = 0;
                 ; 0000 0115                   PORTD.6 = 0;
                 ; 0000 0116                   delay_ms(1);
                 _0x2000005:
000152 e0a1      	LDI  R26,LOW(1)
                 _0x2000004:
000153 e0b0      	LDI  R27,0
                 _0x2000003:
000154 d135      	RCALL _delay_ms
                 ; 0000 0117                   return;
000155 9508      	RET
                 ; 0000 0118                   }
                 ; 0000 0119                   return;
                 _0x16A:
000156 9508      	RET
                 ; 0000 011A 
                 ; 0000 011B }
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 011E {
                 _main:
                 ; .FSTART _main
                 ; 0000 011F // Declare your local variables here
                 ; 0000 0120 
                 ; 0000 0121 // Input/Output Ports initialization
                 ; 0000 0122 // Port A initialization
                 ; 0000 0123 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0124 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000157 e0e0      	LDI  R30,LOW(0)
000158 bbea      	OUT  0x1A,R30
                 ; 0000 0125 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0126 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000159 bbeb      	OUT  0x1B,R30
                 ; 0000 0127 
                 ; 0000 0128 // Port B initialization
                 ; 0000 0129 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 012A DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
00015a bbe7      	OUT  0x17,R30
                 ; 0000 012B // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 012C PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00015b bbe8      	OUT  0x18,R30
                 ; 0000 012D 
                 ; 0000 012E // Port C initialization
                 ; 0000 012F // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0130 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
00015c e0e7      	LDI  R30,LOW(7)
00015d bbe4      	OUT  0x14,R30
                 ; 0000 0131 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0132 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00015e e0e0      	LDI  R30,LOW(0)
00015f bbe5      	OUT  0x15,R30
                 ; 0000 0133 
                 ; 0000 0134 // Port D initialization
                 ; 0000 0135 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0136 DDRD=(1<<DDD7) | (1<<DDD6) | (1<<DDD5) | (1<<DDD4) | (1<<DDD3) | (1<<DDD2) | (1<<DDD1) | (1<<DDD0);
000160 efef      	LDI  R30,LOW(255)
000161 bbe1      	OUT  0x11,R30
                 ; 0000 0137 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0138 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000162 e0e0      	LDI  R30,LOW(0)
000163 bbe2      	OUT  0x12,R30
                 ; 0000 0139 
                 ; 0000 013A // Timer/Counter 0 initialization
                 ; 0000 013B // Clock source: System Clock
                 ; 0000 013C // Clock value: Timer 0 Stopped
                 ; 0000 013D // Mode: Normal top=0xFF
                 ; 0000 013E // OC0 output: Disconnected
                 ; 0000 013F TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
000164 bfe3      	OUT  0x33,R30
                 ; 0000 0140 TCNT0=0x00;
000165 bfe2      	OUT  0x32,R30
                 ; 0000 0141 OCR0=0x00;
000166 bfec      	OUT  0x3C,R30
                 ; 0000 0142 
                 ; 0000 0143 // Timer/Counter 1 initialization
                 ; 0000 0144 // Clock source: System Clock
                 ; 0000 0145 // Clock value: Timer1 Stopped
                 ; 0000 0146 // Mode: Normal top=0xFFFF
                 ; 0000 0147 // OC1A output: Disconnected
                 ; 0000 0148 // OC1B output: Disconnected
                 ; 0000 0149 // Noise Canceler: Off
                 ; 0000 014A // Input Capture on Falling Edge
                 ; 0000 014B // Timer1 Overflow Interrupt: Off
                 ; 0000 014C // Input Capture Interrupt: Off
                 ; 0000 014D // Compare A Match Interrupt: Off
                 ; 0000 014E // Compare B Match Interrupt: Off
                 ; 0000 014F TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000167 bdef      	OUT  0x2F,R30
                 ; 0000 0150 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000168 bdee      	OUT  0x2E,R30
                 ; 0000 0151 TCNT1H=0x00;
000169 bded      	OUT  0x2D,R30
                 ; 0000 0152 TCNT1L=0x00;
00016a bdec      	OUT  0x2C,R30
                 ; 0000 0153 ICR1H=0x00;
00016b bde7      	OUT  0x27,R30
                 ; 0000 0154 ICR1L=0x00;
00016c bde6      	OUT  0x26,R30
                 ; 0000 0155 OCR1AH=0x00;
00016d bdeb      	OUT  0x2B,R30
                 ; 0000 0156 OCR1AL=0x00;
00016e bdea      	OUT  0x2A,R30
                 ; 0000 0157 OCR1BH=0x00;
00016f bde9      	OUT  0x29,R30
                 ; 0000 0158 OCR1BL=0x00;
000170 bde8      	OUT  0x28,R30
                 ; 0000 0159 
                 ; 0000 015A // Timer/Counter 2 initialization
                 ; 0000 015B // Clock source: System Clock
                 ; 0000 015C // Clock value: Timer2 Stopped
                 ; 0000 015D // Mode: Normal top=0xFF
                 ; 0000 015E // OC2 output: Disconnected
                 ; 0000 015F ASSR=0<<AS2;
000171 bde2      	OUT  0x22,R30
                 ; 0000 0160 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000172 bde5      	OUT  0x25,R30
                 ; 0000 0161 TCNT2=0x00;
000173 bde4      	OUT  0x24,R30
                 ; 0000 0162 OCR2=0x00;
000174 bde3      	OUT  0x23,R30
                 ; 0000 0163 
                 ; 0000 0164 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0165 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
000175 bfe9      	OUT  0x39,R30
                 ; 0000 0166 
                 ; 0000 0167 // External Interrupt(s) initialization
                 ; 0000 0168 // INT0: Off
                 ; 0000 0169 // INT1: Off
                 ; 0000 016A // INT2: Off
                 ; 0000 016B MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000176 bfe5      	OUT  0x35,R30
                 ; 0000 016C MCUCSR=(0<<ISC2);
000177 bfe4      	OUT  0x34,R30
                 ; 0000 016D 
                 ; 0000 016E // USART initialization
                 ; 0000 016F // USART disabled
                 ; 0000 0170 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000178 b9ea      	OUT  0xA,R30
                 ; 0000 0171 
                 ; 0000 0172 // Analog Comparator initialization
                 ; 0000 0173 // Analog Comparator: Off
                 ; 0000 0174 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000179 e8e0      	LDI  R30,LOW(128)
00017a b9e8      	OUT  0x8,R30
                 ; 0000 0175 SFIOR=(0<<ACME);
00017b e0e0      	LDI  R30,LOW(0)
00017c bfe0      	OUT  0x30,R30
                 ; 0000 0176 
                 ; 0000 0177 // ADC initialization
                 ; 0000 0178 // ADC disabled
                 ; 0000 0179 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
00017d b9e6      	OUT  0x6,R30
                 ; 0000 017A 
                 ; 0000 017B // SPI initialization
                 ; 0000 017C // SPI disabled
                 ; 0000 017D SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
00017e b9ed      	OUT  0xD,R30
                 ; 0000 017E 
                 ; 0000 017F // TWI initialization
                 ; 0000 0180 // TWI disabled
                 ; 0000 0181 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
00017f bfe6      	OUT  0x36,R30
                 ; 0000 0182 
                 ; 0000 0183 PORTD.4 = 1;
000180 9a94      	SBI  0x12,4
                 ; 0000 0184 PORTD.5 = 1;
000181 9a95      	SBI  0x12,5
                 ; 0000 0185 
                 ; 0000 0186 
                 ; 0000 0187 while (1)
                 _0x181:
                 ; 0000 0188 {
                 ; 0000 0189 //0th part
                 ; 0000 018A  if( PINA.3 == 0 && w==0){
000182 d102      	RCALL SUBOPT_0xC
000183 f421      	BRNE _0x185
000184 2400      	CLR  R0
000185 140a      	CP   R0,R10
000186 040b      	CPC  R0,R11
000187 f009      	BREQ _0x186
                 _0x185:
000188 c003      	RJMP _0x184
                 _0x186:
                 ; 0000 018B         z=0;
000189 2488      	CLR  R8
00018a 2499      	CLR  R9
                 ; 0000 018C         line2();}
00018b c081      	RJMP _0x1B9
                 ; 0000 018D  //1ST PART
                 ; 0000 018E  else{ if(w==0 && PINA.3 == 1){
                 _0x184:
00018c 2400      	CLR  R0
00018d 140a      	CP   R0,R10
00018e 040b      	CPC  R0,R11
00018f f411      	BRNE _0x189
000190 99cb      	SBIC 0x19,3
000191 c001      	RJMP _0x18A
                 _0x189:
000192 c039      	RJMP _0x188
                 _0x18A:
                 ; 0000 018F             if(x==0){
000193 2c04      	MOV  R0,R4
000194 2805      	OR   R0,R5
000195 f431      	BRNE _0x18B
                 ; 0000 0190                 x=1;
000196 e0e1      	LDI  R30,LOW(1)
000197 e0f0      	LDI  R31,HIGH(1)
000198 012f      	MOVW R4,R30
                 ; 0000 0191                 z=1;
000199 014f      	MOVW R8,R30
                 ; 0000 0192                 PORTC.2 = 1;
00019a 9aaa      	SBI  0x15,2
                 ; 0000 0193                 line1();
00019b dec7      	RCALL _line1
                 ; 0000 0194             }
                 ; 0000 0195             PORTC.2 = 1;
                 _0x18B:
00019c 9aaa      	SBI  0x15,2
                 ; 0000 0196 
                 ; 0000 0197             if( x>0 && z>0 && y == 0){
00019d 2400      	CLR  R0
00019e 1404      	CP   R0,R4
00019f 0405      	CPC  R0,R5
0001a0 f444      	BRGE _0x191
0001a1 2400      	CLR  R0
0001a2 1408      	CP   R0,R8
0001a3 0409      	CPC  R0,R9
0001a4 f424      	BRGE _0x191
0001a5 2400      	CLR  R0
0001a6 1406      	CP   R0,R6
0001a7 0407      	CPC  R0,R7
0001a8 f009      	BREQ _0x192
                 _0x191:
0001a9 c001      	RJMP _0x190
                 _0x192:
                 ; 0000 0198                 line1();
0001aa deb8      	RCALL _line1
                 ; 0000 0199             }
                 ; 0000 019A //2nd part
                 ; 0000 019B             if( x>0 && z==0 && y==0){
                 _0x190:
0001ab 2400      	CLR  R0
0001ac 1404      	CP   R0,R4
0001ad 0405      	CPC  R0,R5
0001ae f444      	BRGE _0x194
0001af 2400      	CLR  R0
0001b0 1408      	CP   R0,R8
0001b1 0409      	CPC  R0,R9
0001b2 f421      	BRNE _0x194
0001b3 2400      	CLR  R0
0001b4 1406      	CP   R0,R6
0001b5 0407      	CPC  R0,R7
0001b6 f009      	BREQ _0x195
                 _0x194:
0001b7 c006      	RJMP _0x193
                 _0x195:
                 ; 0000 019C                 z=1;
0001b8 e0e1      	LDI  R30,LOW(1)
0001b9 e0f0      	LDI  R31,HIGH(1)
0001ba 014f      	MOVW R8,R30
                 ; 0000 019D                 y=1;
0001bb 013f      	MOVW R6,R30
                 ; 0000 019E                 PORTC.1 = 1;
0001bc 9aa9      	SBI  0x15,1
                 ; 0000 019F                 line1();}
0001bd dea5      	RCALL _line1
                 ; 0000 01A0 
                 ; 0000 01A1             if( x>0 && z>0 && y > 0){
                 _0x193:
0001be 2400      	CLR  R0
0001bf 1404      	CP   R0,R4
0001c0 0405      	CPC  R0,R5
0001c1 f444      	BRGE _0x199
0001c2 2400      	CLR  R0
0001c3 1408      	CP   R0,R8
0001c4 0409      	CPC  R0,R9
0001c5 f424      	BRGE _0x199
0001c6 2400      	CLR  R0
0001c7 1406      	CP   R0,R6
0001c8 0407      	CPC  R0,R7
0001c9 f00c      	BRLT _0x19A
                 _0x199:
0001ca c001      	RJMP _0x198
                 _0x19A:
                 ; 0000 01A2                 line1();
0001cb de97      	RCALL _line1
                 ; 0000 01A3             }
                 ; 0000 01A4         }
                 _0x198:
                 ; 0000 01A5         if(w>0 && PINA.3 == 1){
                 _0x188:
0001cc 2400      	CLR  R0
0001cd 140a      	CP   R0,R10
0001ce 040b      	CPC  R0,R11
0001cf f414      	BRGE _0x19C
0001d0 99cb      	SBIC 0x19,3
0001d1 c001      	RJMP _0x19D
                 _0x19C:
0001d2 c02d      	RJMP _0x19B
                 _0x19D:
                 ; 0000 01A6             if(PINA.0 == 0 || PINA.1 ==0 || PINA.2 == 0){
0001d3 d060      	RCALL SUBOPT_0x2
0001d4 f021      	BREQ _0x19F
0001d5 d04c      	RCALL SUBOPT_0x0
0001d6 f011      	BREQ _0x19F
0001d7 d061      	RCALL SUBOPT_0x3
0001d8 f531      	BRNE _0x19E
                 _0x19F:
                 ; 0000 01A7                 if( x>0 && w>0 && b==0){
0001d9 2400      	CLR  R0
0001da 1404      	CP   R0,R4
0001db 0405      	CPC  R0,R5
0001dc f444      	BRGE _0x1A2
0001dd 2400      	CLR  R0
0001de 140a      	CP   R0,R10
0001df 040b      	CPC  R0,R11
0001e0 f424      	BRGE _0x1A2
0001e1 2400      	CLR  R0
0001e2 140c      	CP   R0,R12
0001e3 040d      	CPC  R0,R13
0001e4 f009      	BREQ _0x1A3
                 _0x1A2:
0001e5 c005      	RJMP _0x1A1
                 _0x1A3:
                 ; 0000 01A8                     b=1;
0001e6 e0e1      	LDI  R30,LOW(1)
0001e7 e0f0      	LDI  R31,HIGH(1)
0001e8 016f      	MOVW R12,R30
                 ; 0000 01A9                     z=1;
0001e9 014f      	MOVW R8,R30
                 ; 0000 01AA                     line1();
0001ea de78      	RCALL _line1
                 ; 0000 01AB                 }
                 ; 0000 01AC                 if( x>0 && w>0 && b>0 && z==0){
                 _0x1A1:
0001eb 2400      	CLR  R0
0001ec 1404      	CP   R0,R4
0001ed 0405      	CPC  R0,R5
0001ee f464      	BRGE _0x1A5
0001ef 2400      	CLR  R0
0001f0 140a      	CP   R0,R10
0001f1 040b      	CPC  R0,R11
0001f2 f444      	BRGE _0x1A5
0001f3 2400      	CLR  R0
0001f4 140c      	CP   R0,R12
0001f5 040d      	CPC  R0,R13
0001f6 f424      	BRGE _0x1A5
0001f7 2400      	CLR  R0
0001f8 1408      	CP   R0,R8
0001f9 0409      	CPC  R0,R9
0001fa f009      	BREQ _0x1A6
                 _0x1A5:
0001fb c001      	RJMP _0x1A4
                 _0x1A6:
                 ; 0000 01AD                     PORTC.0 = 1;
0001fc 9aa8      	SBI  0x15,0
                 ; 0000 01AE                     line1();
                 ; 0000 01AF                 }
                 ; 0000 01B0                 else line1();
                 _0x1A4:
                 _0x1BA:
0001fd de65      	RCALL _line1
                 ; 0000 01B1             }
                 ; 0000 01B2             else wall();
0001fe c001      	RJMP _0x1AA
                 _0x19E:
0001ff def4      	RCALL _wall
                 ; 0000 01B3         }
                 _0x1AA:
                 ; 0000 01B4         if(w>0 && PINA.3 == 0){
                 _0x19B:
000200 2400      	CLR  R0
000201 140a      	CP   R0,R10
000202 040b      	CPC  R0,R11
000203 f414      	BRGE _0x1AC
000204 d080      	RCALL SUBOPT_0xC
000205 f009      	BREQ _0x1AD
                 _0x1AC:
000206 c007      	RJMP _0x1AB
                 _0x1AD:
                 ; 0000 01B5             if(PINA.4 ==1 || PINA.5 == 1) wall();
000207 99cc      	SBIC 0x19,4
000208 c002      	RJMP _0x1AF
000209 9bcd      	SBIS 0x19,5
00020a c002      	RJMP _0x1AE
                 _0x1AF:
00020b dee8      	RCALL _wall
                 ; 0000 01B6             else line2();
00020c c001      	RJMP _0x1B1
                 _0x1AE:
                 _0x1B9:
00020d de80      	RCALL _line2
                 ; 0000 01B7         }
                 _0x1B1:
                 ; 0000 01B8 
                 ; 0000 01B9 
                 ; 0000 01BA }//else ends here
                 _0x1AB:
                 ; 0000 01BB 
                 ; 0000 01BC 
                 ; 0000 01BD 
                 ; 0000 01BE //3rd Part......wall
                 ; 0000 01BF if(PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1 && (PINA.3 == 1 || PINA.4 == 1 || PINA.5 == 1)){
00020e 9bc8      	SBIS 0x19,0
00020f c00b      	RJMP _0x1B3
000210 9bc9      	SBIS 0x19,1
000211 c009      	RJMP _0x1B3
000212 9bca      	SBIS 0x19,2
000213 c007      	RJMP _0x1B3
000214 99cb      	SBIC 0x19,3
000215 c004      	RJMP _0x1B4
000216 99cc      	SBIC 0x19,4
000217 c002      	RJMP _0x1B4
000218 9bcd      	SBIS 0x19,5
000219 c001      	RJMP _0x1B3
                 _0x1B4:
00021a c001      	RJMP _0x1B6
                 _0x1B3:
00021b c004      	RJMP _0x1B2
                 _0x1B6:
                 ; 0000 01C0             w++;
00021c 01f5      	MOVW R30,R10
00021d 9631      	ADIW R30,1
00021e 015f      	MOVW R10,R30
                 ; 0000 01C1             wall();
00021f ded4      	RCALL _wall
                 ; 0000 01C2 }
                 ; 0000 01C3 
                 ; 0000 01C4 
                 ; 0000 01C5 }}
                 _0x1B2:
000220 cf61      	RJMP _0x181
                 _0x1B7:
000221 cfff      	RJMP _0x1B7
                 ; .FEND
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x0:
000222 e0a0      	LDI  R26,0
000223 99c9      	SBIC 0x19,1
000224 e0a1      	LDI  R26,1
000225 30a0      	CPI  R26,LOW(0x0)
000226 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x1:
000227 9a92      	SBI  0x12,2
000228 9893      	CBI  0x12,3
000229 9a97      	SBI  0x12,7
00022a 9896      	CBI  0x12,6
00022b e0a2      	LDI  R26,LOW(2)
00022c e0b0      	LDI  R27,0
00022d d05c      	RCALL _delay_ms
00022e 9892      	CBI  0x12,2
00022f 9893      	CBI  0x12,3
000230 9897      	CBI  0x12,7
000231 9896      	CBI  0x12,6
000232 e0a2      	LDI  R26,LOW(2)
000233 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x2:
000234 e0a0      	LDI  R26,0
000235 99c8      	SBIC 0x19,0
000236 e0a1      	LDI  R26,1
000237 30a0      	CPI  R26,LOW(0x0)
000238 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x3:
000239 e0a0      	LDI  R26,0
00023a 99ca      	SBIC 0x19,2
00023b e0a1      	LDI  R26,1
00023c 30a0      	CPI  R26,LOW(0x0)
00023d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x4:
00023e 9892      	CBI  0x12,2
00023f 9a93      	SBI  0x12,3
000240 9897      	CBI  0x12,7
000241 9a96      	SBI  0x12,6
000242 e0a2      	LDI  R26,LOW(2)
000243 e0b0      	LDI  R27,0
000244 d045      	RCALL _delay_ms
000245 9892      	CBI  0x12,2
000246 9893      	CBI  0x12,3
000247 9897      	CBI  0x12,7
000248 9896      	CBI  0x12,6
000249 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x5:
00024a 9896      	CBI  0x12,6
00024b 9897      	CBI  0x12,7
00024c 9a92      	SBI  0x12,2
00024d 9893      	CBI  0x12,3
00024e e0a4      	LDI  R26,LOW(4)
00024f e0b0      	LDI  R27,0
000250 d039      	RCALL _delay_ms
000251 9892      	CBI  0x12,2
000252 9893      	CBI  0x12,3
000253 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x6:
000254 9896      	CBI  0x12,6
000255 9a97      	SBI  0x12,7
000256 9892      	CBI  0x12,2
000257 9893      	CBI  0x12,3
000258 e0a4      	LDI  R26,LOW(4)
000259 e0b0      	LDI  R27,0
00025a d02f      	RCALL _delay_ms
00025b 9896      	CBI  0x12,6
00025c 9897      	CBI  0x12,7
00025d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:28 WORDS
                 SUBOPT_0x7:
00025e 9a92      	SBI  0x12,2
00025f 9893      	CBI  0x12,3
000260 9a97      	SBI  0x12,7
000261 9896      	CBI  0x12,6
000262 e0a1      	LDI  R26,LOW(1)
000263 e0b0      	LDI  R27,0
000264 d025      	RCALL _delay_ms
000265 9892      	CBI  0x12,2
000266 9893      	CBI  0x12,3
000267 9897      	CBI  0x12,7
000268 9896      	CBI  0x12,6
000269 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x8:
00026a 9a92      	SBI  0x12,2
00026b 9893      	CBI  0x12,3
00026c 9897      	CBI  0x12,7
00026d 9896      	CBI  0x12,6
00026e e0a6      	LDI  R26,LOW(6)
00026f e0b0      	LDI  R27,0
000270 d019      	RCALL _delay_ms
000271 9892      	CBI  0x12,2
000272 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x9:
000273 e0a0      	LDI  R26,0
000274 99cc      	SBIC 0x19,4
000275 e0a1      	LDI  R26,1
000276 30a0      	CPI  R26,LOW(0x0)
000277 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0xA:
000278 e0a0      	LDI  R26,0
000279 99cd      	SBIC 0x19,5
00027a e0a1      	LDI  R26,1
00027b 30a0      	CPI  R26,LOW(0x0)
00027c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0xB:
00027d e0a4      	LDI  R26,LOW(4)
00027e e0b0      	LDI  R27,0
00027f d00a      	RCALL _delay_ms
000280 9892      	CBI  0x12,2
000281 9893      	CBI  0x12,3
000282 9897      	CBI  0x12,7
000283 9896      	CBI  0x12,6
000284 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0xC:
000285 e0a0      	LDI  R26,0
000286 99cb      	SBIC 0x19,3
000287 e0a1      	LDI  R26,1
000288 30a0      	CPI  R26,LOW(0x0)
000289 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
00028a 9610      	adiw r26,0
00028b f039      	breq __delay_ms1
                 __delay_ms0:
                +
00028c ed80     +LDI R24 , LOW ( 0x7D0 )
00028d e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
00028e 9701     +SBIW R24 , 1
00028f f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000290 95a8      	wdr
000291 9711      	sbiw r26,1
000292 f7c9      	brne __delay_ms0
                 __delay_ms1:
000293 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16A register use summary:
r0 :  84 r1 :   1 r2 :   0 r3 :   0 r4 :   8 r5 :   7 r6 :   5 r7 :   4 
r8 :   8 r9 :   5 r10:  11 r11:   9 r12:   4 r13:   3 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   9 r25:   3 r26:  43 r27:  16 r28:   1 r29:   1 r30:  68 r31:   8 
x  :   3 y  :   0 z  :   7 
Registers used: 23 out of 35 (65.7%)

ATmega16A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   2 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  19 
brge  :  14 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   4 brmi  :   0 brne  :  30 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   0 
cbi   :  54 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  30 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :  26 cpc   :  26 cpi   :   6 cpse  :   0 dec   :   1 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   0 inc   :   0 jmp   :  22 ld    :   0 ldd   :   0 ldi   :  74 
lds   :   0 lpm   :   7 lsl   :   0 lsr   :   0 mov   :   1 movw  :  11 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   1 
ori   :   0 out   :  42 pop   :   0 push  :   0 rcall :  72 ret   :  20 
reti  :   0 rjmp  :  92 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :  23 sbic  :  21 sbis  :  21 sbiw  :   5 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   3 std   :   0 sts   :   0 sub   :   0 subi  :   0 swap  :   0 
tst   :   0 wdr   :   1 
Instructions used: 28 out of 116 (24.1%)

ATmega16A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000528   1302     18   1320   16384   8.1%
[.dseg] 0x000060 0x000160      0      0      0    1024   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 5 warnings
