// Seed: 3740541741
module module_0 (
    module_0,
    id_1,
    id_2
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output tri id_2,
    input wire id_3,
    input supply1 id_4,
    input supply1 id_5
    , id_12,
    input supply0 id_6,
    output supply0 id_7,
    output tri id_8,
    input tri0 id_9,
    input tri1 id_10
);
  wire id_13, id_14, id_15;
  module_0(
      id_14, id_12, id_12
  );
endmodule
