
52_Binary_semaphore_Freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b90  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  08006d20  08006d20  00007d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f3c  08006f3c  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006f3c  08006f3c  00007f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f44  08006f44  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f44  08006f44  00007f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f48  08006f48  00007f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006f4c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001164  2000006c  08006fb8  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200011d0  08006fb8  000081d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011348  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c71  00000000  00000000  000193e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f60  00000000  00000000  0001c058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bba  00000000  00000000  0001cfb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028682  00000000  00000000  0001db72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000118ae  00000000  00000000  000461f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f261c  00000000  00000000  00057aa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014a0be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000495c  00000000  00000000  0014a104  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  0014ea60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006d08 	.word	0x08006d08

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08006d08 	.word	0x08006d08

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000088 	.word	0x20000088
 80005cc:	200000dc 	.word	0x200000dc

080005d0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005dc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005e0:	f003 0301 	and.w	r3, r3, #1
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d013      	beq.n	8000610 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005e8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005ec:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005f0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d00b      	beq.n	8000610 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005f8:	e000      	b.n	80005fc <ITM_SendChar+0x2c>
    {
      __NOP();
 80005fa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005fc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d0f9      	beq.n	80005fa <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000606:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800060a:	687a      	ldr	r2, [r7, #4]
 800060c:	b2d2      	uxtb	r2, r2
 800060e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000610:	687b      	ldr	r3, [r7, #4]
}
 8000612:	4618      	mov	r0, r3
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr

0800061e <debug_printf>:

/* USER CODE BEGIN PFP */
static void Teacher_Task(void *paramps);
static void student_Task(void *paramps);
void debug_printf(const char *fmt, ...)
{
 800061e:	b40f      	push	{r0, r1, r2, r3}
 8000620:	b580      	push	{r7, lr}
 8000622:	b0c2      	sub	sp, #264	@ 0x108
 8000624:	af00      	add	r7, sp, #0
	char buffer[256];
	va_list args;
	va_start(args, fmt);
 8000626:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 800062a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800062e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000632:	601a      	str	r2, [r3, #0]
	vsnprintf(buffer, sizeof(buffer), fmt, args);
 8000634:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000638:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800063c:	1d38      	adds	r0, r7, #4
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000644:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000648:	f005 facc 	bl	8005be4 <vsniprintf>
	va_end(args);
	uint16_t i = 0;
 800064c:	2300      	movs	r3, #0
 800064e:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
	while(buffer[i] != '\0')
 8000652:	e00e      	b.n	8000672 <debug_printf+0x54>
	{
		ITM_SendChar(buffer[i]);
 8000654:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8000658:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800065c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000660:	5cd3      	ldrb	r3, [r2, r3]
 8000662:	4618      	mov	r0, r3
 8000664:	f7ff ffb4 	bl	80005d0 <ITM_SendChar>
		i++;
 8000668:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 800066c:	3301      	adds	r3, #1
 800066e:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
	while(buffer[i] != '\0')
 8000672:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8000676:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800067a:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800067e:	5cd3      	ldrb	r3, [r2, r3]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d1e7      	bne.n	8000654 <debug_printf+0x36>
	}
}
 8000684:	bf00      	nop
 8000686:	bf00      	nop
 8000688:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800068c:	46bd      	mov	sp, r7
 800068e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000692:	b004      	add	sp, #16
 8000694:	4770      	bx	lr
	...

08000698 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000698:	b5b0      	push	{r4, r5, r7, lr}
 800069a:	b08a      	sub	sp, #40	@ 0x28
 800069c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800069e:	f000 fb8b 	bl	8000db8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a2:	f000 f869 	bl	8000778 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006a6:	f000 f8e9 	bl	800087c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006aa:	f000 f8b7 	bl	800081c <MX_USART2_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80006ae:	4b29      	ldr	r3, [pc, #164]	@ (8000754 <main+0xbc>)
 80006b0:	1d3c      	adds	r4, r7, #4
 80006b2:	461d      	mov	r5, r3
 80006b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80006c0:	1d3b      	adds	r3, r7, #4
 80006c2:	2100      	movs	r1, #0
 80006c4:	4618      	mov	r0, r3
 80006c6:	f002 fefb 	bl	80034c0 <osThreadCreate>
 80006ca:	4603      	mov	r3, r0
 80006cc:	4a22      	ldr	r2, [pc, #136]	@ (8000758 <main+0xc0>)
 80006ce:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  vSemaphoreCreateBinary(xWork);
 80006d0:	2203      	movs	r2, #3
 80006d2:	2100      	movs	r1, #0
 80006d4:	2001      	movs	r0, #1
 80006d6:	f003 f871 	bl	80037bc <xQueueGenericCreate>
 80006da:	4603      	mov	r3, r0
 80006dc:	4a1f      	ldr	r2, [pc, #124]	@ (800075c <main+0xc4>)
 80006de:	6013      	str	r3, [r2, #0]
 80006e0:	4b1e      	ldr	r3, [pc, #120]	@ (800075c <main+0xc4>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d006      	beq.n	80006f6 <main+0x5e>
 80006e8:	4b1c      	ldr	r3, [pc, #112]	@ (800075c <main+0xc4>)
 80006ea:	6818      	ldr	r0, [r3, #0]
 80006ec:	2300      	movs	r3, #0
 80006ee:	2200      	movs	r2, #0
 80006f0:	2100      	movs	r1, #0
 80006f2:	f003 f8bd 	bl	8003870 <xQueueGenericSend>

  xWorkQueue = xQueueCreate(1,sizeof(unsigned int));
 80006f6:	2200      	movs	r2, #0
 80006f8:	2104      	movs	r1, #4
 80006fa:	2001      	movs	r0, #1
 80006fc:	f003 f85e 	bl	80037bc <xQueueGenericCreate>
 8000700:	4603      	mov	r3, r0
 8000702:	4a17      	ldr	r2, [pc, #92]	@ (8000760 <main+0xc8>)
 8000704:	6013      	str	r3, [r2, #0]
  if((xWork != NULL)&&(xWorkQueue !=NULL))
 8000706:	4b15      	ldr	r3, [pc, #84]	@ (800075c <main+0xc4>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d01a      	beq.n	8000744 <main+0xac>
 800070e:	4b14      	ldr	r3, [pc, #80]	@ (8000760 <main+0xc8>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	2b00      	cmp	r3, #0
 8000714:	d016      	beq.n	8000744 <main+0xac>
  {
	  xTaskCreate(Teacher_Task,"teacher_task",200,NULL,3,NULL);
 8000716:	2300      	movs	r3, #0
 8000718:	9301      	str	r3, [sp, #4]
 800071a:	2303      	movs	r3, #3
 800071c:	9300      	str	r3, [sp, #0]
 800071e:	2300      	movs	r3, #0
 8000720:	22c8      	movs	r2, #200	@ 0xc8
 8000722:	4910      	ldr	r1, [pc, #64]	@ (8000764 <main+0xcc>)
 8000724:	4810      	ldr	r0, [pc, #64]	@ (8000768 <main+0xd0>)
 8000726:	f003 fd1f 	bl	8004168 <xTaskCreate>
	  xTaskCreate(student_Task,"student_task",200,NULL,2,NULL);
 800072a:	2300      	movs	r3, #0
 800072c:	9301      	str	r3, [sp, #4]
 800072e:	2302      	movs	r3, #2
 8000730:	9300      	str	r3, [sp, #0]
 8000732:	2300      	movs	r3, #0
 8000734:	22c8      	movs	r2, #200	@ 0xc8
 8000736:	490d      	ldr	r1, [pc, #52]	@ (800076c <main+0xd4>)
 8000738:	480d      	ldr	r0, [pc, #52]	@ (8000770 <main+0xd8>)
 800073a:	f003 fd15 	bl	8004168 <xTaskCreate>

	  vTaskStartScheduler();
 800073e:	f003 fe81 	bl	8004444 <vTaskStartScheduler>
 8000742:	e002      	b.n	800074a <main+0xb2>
  }
  else
  {
	  debug_printf("the Queue/Semaphore created to failed");
 8000744:	480b      	ldr	r0, [pc, #44]	@ (8000774 <main+0xdc>)
 8000746:	f7ff ff6a 	bl	800061e <debug_printf>
  }

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800074a:	f002 feb2 	bl	80034b2 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800074e:	bf00      	nop
 8000750:	e7fd      	b.n	800074e <main+0xb6>
 8000752:	bf00      	nop
 8000754:	08006d74 	.word	0x08006d74
 8000758:	20000364 	.word	0x20000364
 800075c:	20000368 	.word	0x20000368
 8000760:	2000036c 	.word	0x2000036c
 8000764:	08006d20 	.word	0x08006d20
 8000768:	0800096d 	.word	0x0800096d
 800076c:	08006d30 	.word	0x08006d30
 8000770:	080009f5 	.word	0x080009f5
 8000774:	08006d40 	.word	0x08006d40

08000778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b096      	sub	sp, #88	@ 0x58
 800077c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800077e:	f107 0314 	add.w	r3, r7, #20
 8000782:	2244      	movs	r2, #68	@ 0x44
 8000784:	2100      	movs	r1, #0
 8000786:	4618      	mov	r0, r3
 8000788:	f005 fa3a 	bl	8005c00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800078c:	463b      	mov	r3, r7
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
 8000796:	60da      	str	r2, [r3, #12]
 8000798:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800079a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800079e:	f000 fe3d 	bl	800141c <HAL_PWREx_ControlVoltageScaling>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <SystemClock_Config+0x34>
  {
    Error_Handler();
 80007a8:	f000 f952 	bl	8000a50 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007ac:	2302      	movs	r3, #2
 80007ae:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007b4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007b6:	2310      	movs	r3, #16
 80007b8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ba:	2302      	movs	r3, #2
 80007bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007be:	2302      	movs	r3, #2
 80007c0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007c2:	2301      	movs	r3, #1
 80007c4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80007c6:	230a      	movs	r3, #10
 80007c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007ca:	2307      	movs	r3, #7
 80007cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007ce:	2302      	movs	r3, #2
 80007d0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007d2:	2302      	movs	r3, #2
 80007d4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d6:	f107 0314 	add.w	r3, r7, #20
 80007da:	4618      	mov	r0, r3
 80007dc:	f000 fe74 	bl	80014c8 <HAL_RCC_OscConfig>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <SystemClock_Config+0x72>
  {
    Error_Handler();
 80007e6:	f000 f933 	bl	8000a50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ea:	230f      	movs	r3, #15
 80007ec:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ee:	2303      	movs	r3, #3
 80007f0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f2:	2300      	movs	r3, #0
 80007f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007f6:	2300      	movs	r3, #0
 80007f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007fa:	2300      	movs	r3, #0
 80007fc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007fe:	463b      	mov	r3, r7
 8000800:	2104      	movs	r1, #4
 8000802:	4618      	mov	r0, r3
 8000804:	f001 fa3c 	bl	8001c80 <HAL_RCC_ClockConfig>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800080e:	f000 f91f 	bl	8000a50 <Error_Handler>
  }
}
 8000812:	bf00      	nop
 8000814:	3758      	adds	r7, #88	@ 0x58
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
	...

0800081c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000820:	4b14      	ldr	r3, [pc, #80]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000822:	4a15      	ldr	r2, [pc, #84]	@ (8000878 <MX_USART2_UART_Init+0x5c>)
 8000824:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000826:	4b13      	ldr	r3, [pc, #76]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000828:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800082c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800082e:	4b11      	ldr	r3, [pc, #68]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000830:	2200      	movs	r2, #0
 8000832:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000834:	4b0f      	ldr	r3, [pc, #60]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000836:	2200      	movs	r2, #0
 8000838:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800083a:	4b0e      	ldr	r3, [pc, #56]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 800083c:	2200      	movs	r2, #0
 800083e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000840:	4b0c      	ldr	r3, [pc, #48]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000842:	220c      	movs	r2, #12
 8000844:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000846:	4b0b      	ldr	r3, [pc, #44]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000848:	2200      	movs	r2, #0
 800084a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800084c:	4b09      	ldr	r3, [pc, #36]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 800084e:	2200      	movs	r2, #0
 8000850:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000852:	4b08      	ldr	r3, [pc, #32]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000854:	2200      	movs	r2, #0
 8000856:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000858:	4b06      	ldr	r3, [pc, #24]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 800085a:	2200      	movs	r2, #0
 800085c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800085e:	4805      	ldr	r0, [pc, #20]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000860:	f002 f8ee 	bl	8002a40 <HAL_UART_Init>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800086a:	f000 f8f1 	bl	8000a50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	200002dc 	.word	0x200002dc
 8000878:	40004400 	.word	0x40004400

0800087c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b08a      	sub	sp, #40	@ 0x28
 8000880:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000882:	f107 0314 	add.w	r3, r7, #20
 8000886:	2200      	movs	r2, #0
 8000888:	601a      	str	r2, [r3, #0]
 800088a:	605a      	str	r2, [r3, #4]
 800088c:	609a      	str	r2, [r3, #8]
 800088e:	60da      	str	r2, [r3, #12]
 8000890:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000892:	4b2b      	ldr	r3, [pc, #172]	@ (8000940 <MX_GPIO_Init+0xc4>)
 8000894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000896:	4a2a      	ldr	r2, [pc, #168]	@ (8000940 <MX_GPIO_Init+0xc4>)
 8000898:	f043 0304 	orr.w	r3, r3, #4
 800089c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800089e:	4b28      	ldr	r3, [pc, #160]	@ (8000940 <MX_GPIO_Init+0xc4>)
 80008a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a2:	f003 0304 	and.w	r3, r3, #4
 80008a6:	613b      	str	r3, [r7, #16]
 80008a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008aa:	4b25      	ldr	r3, [pc, #148]	@ (8000940 <MX_GPIO_Init+0xc4>)
 80008ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ae:	4a24      	ldr	r2, [pc, #144]	@ (8000940 <MX_GPIO_Init+0xc4>)
 80008b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008b6:	4b22      	ldr	r3, [pc, #136]	@ (8000940 <MX_GPIO_Init+0xc4>)
 80008b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008be:	60fb      	str	r3, [r7, #12]
 80008c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c2:	4b1f      	ldr	r3, [pc, #124]	@ (8000940 <MX_GPIO_Init+0xc4>)
 80008c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c6:	4a1e      	ldr	r2, [pc, #120]	@ (8000940 <MX_GPIO_Init+0xc4>)
 80008c8:	f043 0301 	orr.w	r3, r3, #1
 80008cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008ce:	4b1c      	ldr	r3, [pc, #112]	@ (8000940 <MX_GPIO_Init+0xc4>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d2:	f003 0301 	and.w	r3, r3, #1
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008da:	4b19      	ldr	r3, [pc, #100]	@ (8000940 <MX_GPIO_Init+0xc4>)
 80008dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008de:	4a18      	ldr	r2, [pc, #96]	@ (8000940 <MX_GPIO_Init+0xc4>)
 80008e0:	f043 0302 	orr.w	r3, r3, #2
 80008e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008e6:	4b16      	ldr	r3, [pc, #88]	@ (8000940 <MX_GPIO_Init+0xc4>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ea:	f003 0302 	and.w	r3, r3, #2
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008f2:	2200      	movs	r2, #0
 80008f4:	2120      	movs	r1, #32
 80008f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008fa:	f000 fd69 	bl	80013d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000902:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000904:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000908:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800090e:	f107 0314 	add.w	r3, r7, #20
 8000912:	4619      	mov	r1, r3
 8000914:	480b      	ldr	r0, [pc, #44]	@ (8000944 <MX_GPIO_Init+0xc8>)
 8000916:	f000 fbb1 	bl	800107c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800091a:	2320      	movs	r3, #32
 800091c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091e:	2301      	movs	r3, #1
 8000920:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000922:	2300      	movs	r3, #0
 8000924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000926:	2300      	movs	r3, #0
 8000928:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800092a:	f107 0314 	add.w	r3, r7, #20
 800092e:	4619      	mov	r1, r3
 8000930:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000934:	f000 fba2 	bl	800107c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000938:	bf00      	nop
 800093a:	3728      	adds	r7, #40	@ 0x28
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	40021000 	.word	0x40021000
 8000944:	48000800 	.word	0x48000800

08000948 <DoWork>:

/* USER CODE BEGIN 4 */
void DoWork(unsigned int ticket)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
	debug_printf("student task : Working on Ticket Id: %d\r\n",ticket);
 8000950:	6879      	ldr	r1, [r7, #4]
 8000952:	4805      	ldr	r0, [pc, #20]	@ (8000968 <DoWork+0x20>)
 8000954:	f7ff fe63 	bl	800061e <debug_printf>
	vTaskDelay(ticket);
 8000958:	6878      	ldr	r0, [r7, #4]
 800095a:	f003 fd3d 	bl	80043d8 <vTaskDelay>
}
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	08006d90 	.word	0x08006d90

0800096c <Teacher_Task>:
void Teacher_Task(void *paramps)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
	unsigned int xWorkTicketId;
	portBASE_TYPE xStatus;
	srand(time(NULL));
 8000974:	2000      	movs	r0, #0
 8000976:	f005 f94b 	bl	8005c10 <time>
 800097a:	4602      	mov	r2, r0
 800097c:	460b      	mov	r3, r1
 800097e:	4613      	mov	r3, r2
 8000980:	4618      	mov	r0, r3
 8000982:	f004 ff8f 	bl	80058a4 <srand>
	xSemaphoreGive(xWork);
 8000986:	4b17      	ldr	r3, [pc, #92]	@ (80009e4 <Teacher_Task+0x78>)
 8000988:	6818      	ldr	r0, [r3, #0]
 800098a:	2300      	movs	r3, #0
 800098c:	2200      	movs	r2, #0
 800098e:	2100      	movs	r1, #0
 8000990:	f002 ff6e 	bl	8003870 <xQueueGenericSend>
	while(1)
	{
		xWorkTicketId = (rand()&0x1f);
 8000994:	f004 ffb4 	bl	8005900 <rand>
 8000998:	4603      	mov	r3, r0
 800099a:	f003 031f 	and.w	r3, r3, #31
 800099e:	60bb      	str	r3, [r7, #8]
		xStatus = xQueueSend(xWorkQueue,&xWorkTicketId,portMAX_DELAY);
 80009a0:	4b11      	ldr	r3, [pc, #68]	@ (80009e8 <Teacher_Task+0x7c>)
 80009a2:	6818      	ldr	r0, [r3, #0]
 80009a4:	f107 0108 	add.w	r1, r7, #8
 80009a8:	2300      	movs	r3, #0
 80009aa:	f04f 32ff 	mov.w	r2, #4294967295
 80009ae:	f002 ff5f 	bl	8003870 <xQueueGenericSend>
 80009b2:	60f8      	str	r0, [r7, #12]

		if(xStatus != pdPASS)
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	d003      	beq.n	80009c2 <Teacher_Task+0x56>
		{
			debug_printf(" not send to the queue\r\n");
 80009ba:	480c      	ldr	r0, [pc, #48]	@ (80009ec <Teacher_Task+0x80>)
 80009bc:	f7ff fe2f 	bl	800061e <debug_printf>
 80009c0:	e7e8      	b.n	8000994 <Teacher_Task+0x28>
		}
		else
		{
			xSemaphoreGive(xWork);
 80009c2:	4b08      	ldr	r3, [pc, #32]	@ (80009e4 <Teacher_Task+0x78>)
 80009c4:	6818      	ldr	r0, [r3, #0]
 80009c6:	2300      	movs	r3, #0
 80009c8:	2200      	movs	r2, #0
 80009ca:	2100      	movs	r1, #0
 80009cc:	f002 ff50 	bl	8003870 <xQueueGenericSend>
			taskYIELD();
 80009d0:	4b07      	ldr	r3, [pc, #28]	@ (80009f0 <Teacher_Task+0x84>)
 80009d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80009d6:	601a      	str	r2, [r3, #0]
 80009d8:	f3bf 8f4f 	dsb	sy
 80009dc:	f3bf 8f6f 	isb	sy
		xWorkTicketId = (rand()&0x1f);
 80009e0:	e7d8      	b.n	8000994 <Teacher_Task+0x28>
 80009e2:	bf00      	nop
 80009e4:	20000368 	.word	0x20000368
 80009e8:	2000036c 	.word	0x2000036c
 80009ec:	08006dbc 	.word	0x08006dbc
 80009f0:	e000ed04 	.word	0xe000ed04

080009f4 <student_Task>:
		}
	}
}
void student_Task(void *paramps)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	unsigned int xWorkTicketId;
	portBASE_TYPE xStatus;
	while(1)
	{
		xSemaphoreTake(xWork,0);
 80009fc:	4b0d      	ldr	r3, [pc, #52]	@ (8000a34 <student_Task+0x40>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	2100      	movs	r1, #0
 8000a02:	4618      	mov	r0, r3
 8000a04:	f003 f918 	bl	8003c38 <xQueueSemaphoreTake>

		xStatus=xQueueReceive(xWorkQueue,&xWorkTicketId , 0);
 8000a08:	4b0b      	ldr	r3, [pc, #44]	@ (8000a38 <student_Task+0x44>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	f107 0108 	add.w	r1, r7, #8
 8000a10:	2200      	movs	r2, #0
 8000a12:	4618      	mov	r0, r3
 8000a14:	f003 f82e 	bl	8003a74 <xQueueReceive>
 8000a18:	60f8      	str	r0, [r7, #12]

		if(xStatus == pdPASS)
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d104      	bne.n	8000a2a <student_Task+0x36>
		{
			DoWork(xWorkTicketId);
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	4618      	mov	r0, r3
 8000a24:	f7ff ff90 	bl	8000948 <DoWork>
 8000a28:	e7e8      	b.n	80009fc <student_Task+0x8>
		}
		else
		{
			debug_printf(" student task : Queue is empty , nothing to do.\r\n");
 8000a2a:	4804      	ldr	r0, [pc, #16]	@ (8000a3c <student_Task+0x48>)
 8000a2c:	f7ff fdf7 	bl	800061e <debug_printf>
		xSemaphoreTake(xWork,0);
 8000a30:	e7e4      	b.n	80009fc <student_Task+0x8>
 8000a32:	bf00      	nop
 8000a34:	20000368 	.word	0x20000368
 8000a38:	2000036c 	.word	0x2000036c
 8000a3c:	08006dd8 	.word	0x08006dd8

08000a40 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000a48:	2001      	movs	r0, #1
 8000a4a:	f002 fd85 	bl	8003558 <osDelay>
 8000a4e:	e7fb      	b.n	8000a48 <StartDefaultTask+0x8>

08000a50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a54:	b672      	cpsid	i
}
 8000a56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a58:	bf00      	nop
 8000a5a:	e7fd      	b.n	8000a58 <Error_Handler+0x8>

08000a5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a62:	4b11      	ldr	r3, [pc, #68]	@ (8000aa8 <HAL_MspInit+0x4c>)
 8000a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a66:	4a10      	ldr	r2, [pc, #64]	@ (8000aa8 <HAL_MspInit+0x4c>)
 8000a68:	f043 0301 	orr.w	r3, r3, #1
 8000a6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa8 <HAL_MspInit+0x4c>)
 8000a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a72:	f003 0301 	and.w	r3, r3, #1
 8000a76:	607b      	str	r3, [r7, #4]
 8000a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa8 <HAL_MspInit+0x4c>)
 8000a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000aa8 <HAL_MspInit+0x4c>)
 8000a80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a84:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a86:	4b08      	ldr	r3, [pc, #32]	@ (8000aa8 <HAL_MspInit+0x4c>)
 8000a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a8e:	603b      	str	r3, [r7, #0]
 8000a90:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a92:	2200      	movs	r2, #0
 8000a94:	210f      	movs	r1, #15
 8000a96:	f06f 0001 	mvn.w	r0, #1
 8000a9a:	f000 fac6 	bl	800102a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a9e:	bf00      	nop
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40021000 	.word	0x40021000

08000aac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b0ac      	sub	sp, #176	@ 0xb0
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ab8:	2200      	movs	r2, #0
 8000aba:	601a      	str	r2, [r3, #0]
 8000abc:	605a      	str	r2, [r3, #4]
 8000abe:	609a      	str	r2, [r3, #8]
 8000ac0:	60da      	str	r2, [r3, #12]
 8000ac2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ac4:	f107 0314 	add.w	r3, r7, #20
 8000ac8:	2288      	movs	r2, #136	@ 0x88
 8000aca:	2100      	movs	r1, #0
 8000acc:	4618      	mov	r0, r3
 8000ace:	f005 f897 	bl	8005c00 <memset>
  if(huart->Instance==USART2)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a21      	ldr	r2, [pc, #132]	@ (8000b5c <HAL_UART_MspInit+0xb0>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d13b      	bne.n	8000b54 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000adc:	2302      	movs	r3, #2
 8000ade:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ae4:	f107 0314 	add.w	r3, r7, #20
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f001 faed 	bl	80020c8 <HAL_RCCEx_PeriphCLKConfig>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000af4:	f7ff ffac 	bl	8000a50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000af8:	4b19      	ldr	r3, [pc, #100]	@ (8000b60 <HAL_UART_MspInit+0xb4>)
 8000afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000afc:	4a18      	ldr	r2, [pc, #96]	@ (8000b60 <HAL_UART_MspInit+0xb4>)
 8000afe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b02:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b04:	4b16      	ldr	r3, [pc, #88]	@ (8000b60 <HAL_UART_MspInit+0xb4>)
 8000b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b0c:	613b      	str	r3, [r7, #16]
 8000b0e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b10:	4b13      	ldr	r3, [pc, #76]	@ (8000b60 <HAL_UART_MspInit+0xb4>)
 8000b12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b14:	4a12      	ldr	r2, [pc, #72]	@ (8000b60 <HAL_UART_MspInit+0xb4>)
 8000b16:	f043 0301 	orr.w	r3, r3, #1
 8000b1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b1c:	4b10      	ldr	r3, [pc, #64]	@ (8000b60 <HAL_UART_MspInit+0xb4>)
 8000b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b20:	f003 0301 	and.w	r3, r3, #1
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b28:	230c      	movs	r3, #12
 8000b2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b34:	2300      	movs	r3, #0
 8000b36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b40:	2307      	movs	r3, #7
 8000b42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b46:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b50:	f000 fa94 	bl	800107c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b54:	bf00      	nop
 8000b56:	37b0      	adds	r7, #176	@ 0xb0
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40004400 	.word	0x40004400
 8000b60:	40021000 	.word	0x40021000

08000b64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b68:	bf00      	nop
 8000b6a:	e7fd      	b.n	8000b68 <NMI_Handler+0x4>

08000b6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b70:	bf00      	nop
 8000b72:	e7fd      	b.n	8000b70 <HardFault_Handler+0x4>

08000b74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b78:	bf00      	nop
 8000b7a:	e7fd      	b.n	8000b78 <MemManage_Handler+0x4>

08000b7c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <BusFault_Handler+0x4>

08000b84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <UsageFault_Handler+0x4>

08000b8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b90:	bf00      	nop
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr

08000b9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b9a:	b580      	push	{r7, lr}
 8000b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b9e:	f000 f967 	bl	8000e70 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000ba2:	f004 f859 	bl	8004c58 <xTaskGetSchedulerState>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b01      	cmp	r3, #1
 8000baa:	d001      	beq.n	8000bb0 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000bac:	f004 fc3c 	bl	8005428 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bb0:	bf00      	nop
 8000bb2:	bd80      	pop	{r7, pc}

08000bb4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  return 1;
 8000bb8:	2301      	movs	r3, #1
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr

08000bc4 <_kill>:

int _kill(int pid, int sig)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
 8000bcc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000bce:	f005 f893 	bl	8005cf8 <__errno>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2216      	movs	r2, #22
 8000bd6:	601a      	str	r2, [r3, #0]
  return -1;
 8000bd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <_exit>:

void _exit (int status)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000bec:	f04f 31ff 	mov.w	r1, #4294967295
 8000bf0:	6878      	ldr	r0, [r7, #4]
 8000bf2:	f7ff ffe7 	bl	8000bc4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000bf6:	bf00      	nop
 8000bf8:	e7fd      	b.n	8000bf6 <_exit+0x12>

08000bfa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	b086      	sub	sp, #24
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	60f8      	str	r0, [r7, #12]
 8000c02:	60b9      	str	r1, [r7, #8]
 8000c04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c06:	2300      	movs	r3, #0
 8000c08:	617b      	str	r3, [r7, #20]
 8000c0a:	e00a      	b.n	8000c22 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c0c:	f3af 8000 	nop.w
 8000c10:	4601      	mov	r1, r0
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	1c5a      	adds	r2, r3, #1
 8000c16:	60ba      	str	r2, [r7, #8]
 8000c18:	b2ca      	uxtb	r2, r1
 8000c1a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	3301      	adds	r3, #1
 8000c20:	617b      	str	r3, [r7, #20]
 8000c22:	697a      	ldr	r2, [r7, #20]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	429a      	cmp	r2, r3
 8000c28:	dbf0      	blt.n	8000c0c <_read+0x12>
  }

  return len;
 8000c2a:	687b      	ldr	r3, [r7, #4]
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3718      	adds	r7, #24
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b086      	sub	sp, #24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	60f8      	str	r0, [r7, #12]
 8000c3c:	60b9      	str	r1, [r7, #8]
 8000c3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c40:	2300      	movs	r3, #0
 8000c42:	617b      	str	r3, [r7, #20]
 8000c44:	e009      	b.n	8000c5a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	1c5a      	adds	r2, r3, #1
 8000c4a:	60ba      	str	r2, [r7, #8]
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	3301      	adds	r3, #1
 8000c58:	617b      	str	r3, [r7, #20]
 8000c5a:	697a      	ldr	r2, [r7, #20]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	429a      	cmp	r2, r3
 8000c60:	dbf1      	blt.n	8000c46 <_write+0x12>
  }
  return len;
 8000c62:	687b      	ldr	r3, [r7, #4]
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3718      	adds	r7, #24
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <_close>:

int _close(int file)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	370c      	adds	r7, #12
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr

08000c84 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c94:	605a      	str	r2, [r3, #4]
  return 0;
 8000c96:	2300      	movs	r3, #0
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr

08000ca4 <_isatty>:

int _isatty(int file)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cac:	2301      	movs	r3, #1
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	370c      	adds	r7, #12
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr

08000cba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	b085      	sub	sp, #20
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	60f8      	str	r0, [r7, #12]
 8000cc2:	60b9      	str	r1, [r7, #8]
 8000cc4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cc6:	2300      	movs	r3, #0
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3714      	adds	r7, #20
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cdc:	4a14      	ldr	r2, [pc, #80]	@ (8000d30 <_sbrk+0x5c>)
 8000cde:	4b15      	ldr	r3, [pc, #84]	@ (8000d34 <_sbrk+0x60>)
 8000ce0:	1ad3      	subs	r3, r2, r3
 8000ce2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ce8:	4b13      	ldr	r3, [pc, #76]	@ (8000d38 <_sbrk+0x64>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d102      	bne.n	8000cf6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cf0:	4b11      	ldr	r3, [pc, #68]	@ (8000d38 <_sbrk+0x64>)
 8000cf2:	4a12      	ldr	r2, [pc, #72]	@ (8000d3c <_sbrk+0x68>)
 8000cf4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cf6:	4b10      	ldr	r3, [pc, #64]	@ (8000d38 <_sbrk+0x64>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	693a      	ldr	r2, [r7, #16]
 8000d00:	429a      	cmp	r2, r3
 8000d02:	d207      	bcs.n	8000d14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d04:	f004 fff8 	bl	8005cf8 <__errno>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	220c      	movs	r2, #12
 8000d0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d12:	e009      	b.n	8000d28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d14:	4b08      	ldr	r3, [pc, #32]	@ (8000d38 <_sbrk+0x64>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d1a:	4b07      	ldr	r3, [pc, #28]	@ (8000d38 <_sbrk+0x64>)
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	4413      	add	r3, r2
 8000d22:	4a05      	ldr	r2, [pc, #20]	@ (8000d38 <_sbrk+0x64>)
 8000d24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d26:	68fb      	ldr	r3, [r7, #12]
}
 8000d28:	4618      	mov	r0, r3
 8000d2a:	3718      	adds	r7, #24
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	20018000 	.word	0x20018000
 8000d34:	00000400 	.word	0x00000400
 8000d38:	20000370 	.word	0x20000370
 8000d3c:	200011d0 	.word	0x200011d0

08000d40 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d44:	4b06      	ldr	r3, [pc, #24]	@ (8000d60 <SystemInit+0x20>)
 8000d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d4a:	4a05      	ldr	r2, [pc, #20]	@ (8000d60 <SystemInit+0x20>)
 8000d4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	e000ed00 	.word	0xe000ed00

08000d64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000d64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d9c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d68:	f7ff ffea 	bl	8000d40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d6c:	480c      	ldr	r0, [pc, #48]	@ (8000da0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d6e:	490d      	ldr	r1, [pc, #52]	@ (8000da4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d70:	4a0d      	ldr	r2, [pc, #52]	@ (8000da8 <LoopForever+0xe>)
  movs r3, #0
 8000d72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d74:	e002      	b.n	8000d7c <LoopCopyDataInit>

08000d76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d7a:	3304      	adds	r3, #4

08000d7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d80:	d3f9      	bcc.n	8000d76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d82:	4a0a      	ldr	r2, [pc, #40]	@ (8000dac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d84:	4c0a      	ldr	r4, [pc, #40]	@ (8000db0 <LoopForever+0x16>)
  movs r3, #0
 8000d86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d88:	e001      	b.n	8000d8e <LoopFillZerobss>

08000d8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d8c:	3204      	adds	r2, #4

08000d8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d90:	d3fb      	bcc.n	8000d8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d92:	f004 ffb7 	bl	8005d04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d96:	f7ff fc7f 	bl	8000698 <main>

08000d9a <LoopForever>:

LoopForever:
    b LoopForever
 8000d9a:	e7fe      	b.n	8000d9a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000d9c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000da0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000da4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000da8:	08006f4c 	.word	0x08006f4c
  ldr r2, =_sbss
 8000dac:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000db0:	200011d0 	.word	0x200011d0

08000db4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000db4:	e7fe      	b.n	8000db4 <ADC1_2_IRQHandler>
	...

08000db8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8000df4 <HAL_Init+0x3c>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a0b      	ldr	r2, [pc, #44]	@ (8000df4 <HAL_Init+0x3c>)
 8000dc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dcc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dce:	2003      	movs	r0, #3
 8000dd0:	f000 f920 	bl	8001014 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000dd4:	200f      	movs	r0, #15
 8000dd6:	f000 f80f 	bl	8000df8 <HAL_InitTick>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d002      	beq.n	8000de6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000de0:	2301      	movs	r3, #1
 8000de2:	71fb      	strb	r3, [r7, #7]
 8000de4:	e001      	b.n	8000dea <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000de6:	f7ff fe39 	bl	8000a5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000dea:	79fb      	ldrb	r3, [r7, #7]
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3708      	adds	r7, #8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40022000 	.word	0x40022000

08000df8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e00:	2300      	movs	r3, #0
 8000e02:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000e04:	4b17      	ldr	r3, [pc, #92]	@ (8000e64 <HAL_InitTick+0x6c>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d023      	beq.n	8000e54 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000e0c:	4b16      	ldr	r3, [pc, #88]	@ (8000e68 <HAL_InitTick+0x70>)
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	4b14      	ldr	r3, [pc, #80]	@ (8000e64 <HAL_InitTick+0x6c>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	4619      	mov	r1, r3
 8000e16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e22:	4618      	mov	r0, r3
 8000e24:	f000 f91d 	bl	8001062 <HAL_SYSTICK_Config>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d10f      	bne.n	8000e4e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2b0f      	cmp	r3, #15
 8000e32:	d809      	bhi.n	8000e48 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e34:	2200      	movs	r2, #0
 8000e36:	6879      	ldr	r1, [r7, #4]
 8000e38:	f04f 30ff 	mov.w	r0, #4294967295
 8000e3c:	f000 f8f5 	bl	800102a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e40:	4a0a      	ldr	r2, [pc, #40]	@ (8000e6c <HAL_InitTick+0x74>)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	6013      	str	r3, [r2, #0]
 8000e46:	e007      	b.n	8000e58 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	73fb      	strb	r3, [r7, #15]
 8000e4c:	e004      	b.n	8000e58 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	73fb      	strb	r3, [r7, #15]
 8000e52:	e001      	b.n	8000e58 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e54:	2301      	movs	r3, #1
 8000e56:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3710      	adds	r7, #16
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20000008 	.word	0x20000008
 8000e68:	20000000 	.word	0x20000000
 8000e6c:	20000004 	.word	0x20000004

08000e70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e74:	4b06      	ldr	r3, [pc, #24]	@ (8000e90 <HAL_IncTick+0x20>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	461a      	mov	r2, r3
 8000e7a:	4b06      	ldr	r3, [pc, #24]	@ (8000e94 <HAL_IncTick+0x24>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4413      	add	r3, r2
 8000e80:	4a04      	ldr	r2, [pc, #16]	@ (8000e94 <HAL_IncTick+0x24>)
 8000e82:	6013      	str	r3, [r2, #0]
}
 8000e84:	bf00      	nop
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	20000008 	.word	0x20000008
 8000e94:	20000374 	.word	0x20000374

08000e98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e9c:	4b03      	ldr	r3, [pc, #12]	@ (8000eac <HAL_GetTick+0x14>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	20000374 	.word	0x20000374

08000eb0 <__NVIC_SetPriorityGrouping>:
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ec6:	68ba      	ldr	r2, [r7, #8]
 8000ec8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ecc:	4013      	ands	r3, r2
 8000ece:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ed8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000edc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ee0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ee2:	4a04      	ldr	r2, [pc, #16]	@ (8000ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	60d3      	str	r3, [r2, #12]
}
 8000ee8:	bf00      	nop
 8000eea:	3714      	adds	r7, #20
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <__NVIC_GetPriorityGrouping>:
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000efc:	4b04      	ldr	r3, [pc, #16]	@ (8000f10 <__NVIC_GetPriorityGrouping+0x18>)
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	0a1b      	lsrs	r3, r3, #8
 8000f02:	f003 0307 	and.w	r3, r3, #7
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	e000ed00 	.word	0xe000ed00

08000f14 <__NVIC_SetPriority>:
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	6039      	str	r1, [r7, #0]
 8000f1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	db0a      	blt.n	8000f3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	b2da      	uxtb	r2, r3
 8000f2c:	490c      	ldr	r1, [pc, #48]	@ (8000f60 <__NVIC_SetPriority+0x4c>)
 8000f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f32:	0112      	lsls	r2, r2, #4
 8000f34:	b2d2      	uxtb	r2, r2
 8000f36:	440b      	add	r3, r1
 8000f38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000f3c:	e00a      	b.n	8000f54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	b2da      	uxtb	r2, r3
 8000f42:	4908      	ldr	r1, [pc, #32]	@ (8000f64 <__NVIC_SetPriority+0x50>)
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	f003 030f 	and.w	r3, r3, #15
 8000f4a:	3b04      	subs	r3, #4
 8000f4c:	0112      	lsls	r2, r2, #4
 8000f4e:	b2d2      	uxtb	r2, r2
 8000f50:	440b      	add	r3, r1
 8000f52:	761a      	strb	r2, [r3, #24]
}
 8000f54:	bf00      	nop
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr
 8000f60:	e000e100 	.word	0xe000e100
 8000f64:	e000ed00 	.word	0xe000ed00

08000f68 <NVIC_EncodePriority>:
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b089      	sub	sp, #36	@ 0x24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	f003 0307 	and.w	r3, r3, #7
 8000f7a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	f1c3 0307 	rsb	r3, r3, #7
 8000f82:	2b04      	cmp	r3, #4
 8000f84:	bf28      	it	cs
 8000f86:	2304      	movcs	r3, #4
 8000f88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	3304      	adds	r3, #4
 8000f8e:	2b06      	cmp	r3, #6
 8000f90:	d902      	bls.n	8000f98 <NVIC_EncodePriority+0x30>
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	3b03      	subs	r3, #3
 8000f96:	e000      	b.n	8000f9a <NVIC_EncodePriority+0x32>
 8000f98:	2300      	movs	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000fa0:	69bb      	ldr	r3, [r7, #24]
 8000fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa6:	43da      	mvns	r2, r3
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	401a      	ands	r2, r3
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000fba:	43d9      	mvns	r1, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc0:	4313      	orrs	r3, r2
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3724      	adds	r7, #36	@ 0x24
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
	...

08000fd0 <SysTick_Config>:
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000fe0:	d301      	bcc.n	8000fe6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e00f      	b.n	8001006 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fe6:	4a0a      	ldr	r2, [pc, #40]	@ (8001010 <SysTick_Config+0x40>)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	3b01      	subs	r3, #1
 8000fec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fee:	210f      	movs	r1, #15
 8000ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ff4:	f7ff ff8e 	bl	8000f14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ff8:	4b05      	ldr	r3, [pc, #20]	@ (8001010 <SysTick_Config+0x40>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ffe:	4b04      	ldr	r3, [pc, #16]	@ (8001010 <SysTick_Config+0x40>)
 8001000:	2207      	movs	r2, #7
 8001002:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001004:	2300      	movs	r3, #0
}
 8001006:	4618      	mov	r0, r3
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	e000e010 	.word	0xe000e010

08001014 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f7ff ff47 	bl	8000eb0 <__NVIC_SetPriorityGrouping>
}
 8001022:	bf00      	nop
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}

0800102a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800102a:	b580      	push	{r7, lr}
 800102c:	b086      	sub	sp, #24
 800102e:	af00      	add	r7, sp, #0
 8001030:	4603      	mov	r3, r0
 8001032:	60b9      	str	r1, [r7, #8]
 8001034:	607a      	str	r2, [r7, #4]
 8001036:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001038:	2300      	movs	r3, #0
 800103a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800103c:	f7ff ff5c 	bl	8000ef8 <__NVIC_GetPriorityGrouping>
 8001040:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	68b9      	ldr	r1, [r7, #8]
 8001046:	6978      	ldr	r0, [r7, #20]
 8001048:	f7ff ff8e 	bl	8000f68 <NVIC_EncodePriority>
 800104c:	4602      	mov	r2, r0
 800104e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001052:	4611      	mov	r1, r2
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff ff5d 	bl	8000f14 <__NVIC_SetPriority>
}
 800105a:	bf00      	nop
 800105c:	3718      	adds	r7, #24
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b082      	sub	sp, #8
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff ffb0 	bl	8000fd0 <SysTick_Config>
 8001070:	4603      	mov	r3, r0
}
 8001072:	4618      	mov	r0, r3
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800107c:	b480      	push	{r7}
 800107e:	b087      	sub	sp, #28
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001086:	2300      	movs	r3, #0
 8001088:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800108a:	e17f      	b.n	800138c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	2101      	movs	r1, #1
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	fa01 f303 	lsl.w	r3, r1, r3
 8001098:	4013      	ands	r3, r2
 800109a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	f000 8171 	beq.w	8001386 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f003 0303 	and.w	r3, r3, #3
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d005      	beq.n	80010bc <HAL_GPIO_Init+0x40>
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f003 0303 	and.w	r3, r3, #3
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d130      	bne.n	800111e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	005b      	lsls	r3, r3, #1
 80010c6:	2203      	movs	r2, #3
 80010c8:	fa02 f303 	lsl.w	r3, r2, r3
 80010cc:	43db      	mvns	r3, r3
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	4013      	ands	r3, r2
 80010d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	68da      	ldr	r2, [r3, #12]
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010f2:	2201      	movs	r2, #1
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	43db      	mvns	r3, r3
 80010fc:	693a      	ldr	r2, [r7, #16]
 80010fe:	4013      	ands	r3, r2
 8001100:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	091b      	lsrs	r3, r3, #4
 8001108:	f003 0201 	and.w	r2, r3, #1
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	fa02 f303 	lsl.w	r3, r2, r3
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	4313      	orrs	r3, r2
 8001116:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f003 0303 	and.w	r3, r3, #3
 8001126:	2b03      	cmp	r3, #3
 8001128:	d118      	bne.n	800115c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800112e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001130:	2201      	movs	r2, #1
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	fa02 f303 	lsl.w	r3, r2, r3
 8001138:	43db      	mvns	r3, r3
 800113a:	693a      	ldr	r2, [r7, #16]
 800113c:	4013      	ands	r3, r2
 800113e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	08db      	lsrs	r3, r3, #3
 8001146:	f003 0201 	and.w	r2, r3, #1
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	fa02 f303 	lsl.w	r3, r2, r3
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	4313      	orrs	r3, r2
 8001154:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	693a      	ldr	r2, [r7, #16]
 800115a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f003 0303 	and.w	r3, r3, #3
 8001164:	2b03      	cmp	r3, #3
 8001166:	d017      	beq.n	8001198 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	2203      	movs	r2, #3
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	43db      	mvns	r3, r3
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	4013      	ands	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	689a      	ldr	r2, [r3, #8]
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	693a      	ldr	r2, [r7, #16]
 800118e:	4313      	orrs	r3, r2
 8001190:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	693a      	ldr	r2, [r7, #16]
 8001196:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f003 0303 	and.w	r3, r3, #3
 80011a0:	2b02      	cmp	r3, #2
 80011a2:	d123      	bne.n	80011ec <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	08da      	lsrs	r2, r3, #3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	3208      	adds	r2, #8
 80011ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	f003 0307 	and.w	r3, r3, #7
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	220f      	movs	r2, #15
 80011bc:	fa02 f303 	lsl.w	r3, r2, r3
 80011c0:	43db      	mvns	r3, r3
 80011c2:	693a      	ldr	r2, [r7, #16]
 80011c4:	4013      	ands	r3, r2
 80011c6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	691a      	ldr	r2, [r3, #16]
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	f003 0307 	and.w	r3, r3, #7
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	fa02 f303 	lsl.w	r3, r2, r3
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	4313      	orrs	r3, r2
 80011dc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	08da      	lsrs	r2, r3, #3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	3208      	adds	r2, #8
 80011e6:	6939      	ldr	r1, [r7, #16]
 80011e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	2203      	movs	r2, #3
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	43db      	mvns	r3, r3
 80011fe:	693a      	ldr	r2, [r7, #16]
 8001200:	4013      	ands	r3, r2
 8001202:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f003 0203 	and.w	r2, r3, #3
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	005b      	lsls	r3, r3, #1
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	4313      	orrs	r3, r2
 8001218:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	693a      	ldr	r2, [r7, #16]
 800121e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001228:	2b00      	cmp	r3, #0
 800122a:	f000 80ac 	beq.w	8001386 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800122e:	4b5f      	ldr	r3, [pc, #380]	@ (80013ac <HAL_GPIO_Init+0x330>)
 8001230:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001232:	4a5e      	ldr	r2, [pc, #376]	@ (80013ac <HAL_GPIO_Init+0x330>)
 8001234:	f043 0301 	orr.w	r3, r3, #1
 8001238:	6613      	str	r3, [r2, #96]	@ 0x60
 800123a:	4b5c      	ldr	r3, [pc, #368]	@ (80013ac <HAL_GPIO_Init+0x330>)
 800123c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	60bb      	str	r3, [r7, #8]
 8001244:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001246:	4a5a      	ldr	r2, [pc, #360]	@ (80013b0 <HAL_GPIO_Init+0x334>)
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	089b      	lsrs	r3, r3, #2
 800124c:	3302      	adds	r3, #2
 800124e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001252:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	f003 0303 	and.w	r3, r3, #3
 800125a:	009b      	lsls	r3, r3, #2
 800125c:	220f      	movs	r2, #15
 800125e:	fa02 f303 	lsl.w	r3, r2, r3
 8001262:	43db      	mvns	r3, r3
 8001264:	693a      	ldr	r2, [r7, #16]
 8001266:	4013      	ands	r3, r2
 8001268:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001270:	d025      	beq.n	80012be <HAL_GPIO_Init+0x242>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a4f      	ldr	r2, [pc, #316]	@ (80013b4 <HAL_GPIO_Init+0x338>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d01f      	beq.n	80012ba <HAL_GPIO_Init+0x23e>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4a4e      	ldr	r2, [pc, #312]	@ (80013b8 <HAL_GPIO_Init+0x33c>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d019      	beq.n	80012b6 <HAL_GPIO_Init+0x23a>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4a4d      	ldr	r2, [pc, #308]	@ (80013bc <HAL_GPIO_Init+0x340>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d013      	beq.n	80012b2 <HAL_GPIO_Init+0x236>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a4c      	ldr	r2, [pc, #304]	@ (80013c0 <HAL_GPIO_Init+0x344>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d00d      	beq.n	80012ae <HAL_GPIO_Init+0x232>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4a4b      	ldr	r2, [pc, #300]	@ (80013c4 <HAL_GPIO_Init+0x348>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d007      	beq.n	80012aa <HAL_GPIO_Init+0x22e>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4a4a      	ldr	r2, [pc, #296]	@ (80013c8 <HAL_GPIO_Init+0x34c>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d101      	bne.n	80012a6 <HAL_GPIO_Init+0x22a>
 80012a2:	2306      	movs	r3, #6
 80012a4:	e00c      	b.n	80012c0 <HAL_GPIO_Init+0x244>
 80012a6:	2307      	movs	r3, #7
 80012a8:	e00a      	b.n	80012c0 <HAL_GPIO_Init+0x244>
 80012aa:	2305      	movs	r3, #5
 80012ac:	e008      	b.n	80012c0 <HAL_GPIO_Init+0x244>
 80012ae:	2304      	movs	r3, #4
 80012b0:	e006      	b.n	80012c0 <HAL_GPIO_Init+0x244>
 80012b2:	2303      	movs	r3, #3
 80012b4:	e004      	b.n	80012c0 <HAL_GPIO_Init+0x244>
 80012b6:	2302      	movs	r3, #2
 80012b8:	e002      	b.n	80012c0 <HAL_GPIO_Init+0x244>
 80012ba:	2301      	movs	r3, #1
 80012bc:	e000      	b.n	80012c0 <HAL_GPIO_Init+0x244>
 80012be:	2300      	movs	r3, #0
 80012c0:	697a      	ldr	r2, [r7, #20]
 80012c2:	f002 0203 	and.w	r2, r2, #3
 80012c6:	0092      	lsls	r2, r2, #2
 80012c8:	4093      	lsls	r3, r2
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012d0:	4937      	ldr	r1, [pc, #220]	@ (80013b0 <HAL_GPIO_Init+0x334>)
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	089b      	lsrs	r3, r3, #2
 80012d6:	3302      	adds	r3, #2
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012de:	4b3b      	ldr	r3, [pc, #236]	@ (80013cc <HAL_GPIO_Init+0x350>)
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	43db      	mvns	r3, r3
 80012e8:	693a      	ldr	r2, [r7, #16]
 80012ea:	4013      	ands	r3, r2
 80012ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d003      	beq.n	8001302 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4313      	orrs	r3, r2
 8001300:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001302:	4a32      	ldr	r2, [pc, #200]	@ (80013cc <HAL_GPIO_Init+0x350>)
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001308:	4b30      	ldr	r3, [pc, #192]	@ (80013cc <HAL_GPIO_Init+0x350>)
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	43db      	mvns	r3, r3
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	4013      	ands	r3, r2
 8001316:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d003      	beq.n	800132c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001324:	693a      	ldr	r2, [r7, #16]
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	4313      	orrs	r3, r2
 800132a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800132c:	4a27      	ldr	r2, [pc, #156]	@ (80013cc <HAL_GPIO_Init+0x350>)
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001332:	4b26      	ldr	r3, [pc, #152]	@ (80013cc <HAL_GPIO_Init+0x350>)
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	43db      	mvns	r3, r3
 800133c:	693a      	ldr	r2, [r7, #16]
 800133e:	4013      	ands	r3, r2
 8001340:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800134a:	2b00      	cmp	r3, #0
 800134c:	d003      	beq.n	8001356 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800134e:	693a      	ldr	r2, [r7, #16]
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	4313      	orrs	r3, r2
 8001354:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001356:	4a1d      	ldr	r2, [pc, #116]	@ (80013cc <HAL_GPIO_Init+0x350>)
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800135c:	4b1b      	ldr	r3, [pc, #108]	@ (80013cc <HAL_GPIO_Init+0x350>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	43db      	mvns	r3, r3
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	4013      	ands	r3, r2
 800136a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001374:	2b00      	cmp	r3, #0
 8001376:	d003      	beq.n	8001380 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	4313      	orrs	r3, r2
 800137e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001380:	4a12      	ldr	r2, [pc, #72]	@ (80013cc <HAL_GPIO_Init+0x350>)
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	3301      	adds	r3, #1
 800138a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	fa22 f303 	lsr.w	r3, r2, r3
 8001396:	2b00      	cmp	r3, #0
 8001398:	f47f ae78 	bne.w	800108c <HAL_GPIO_Init+0x10>
  }
}
 800139c:	bf00      	nop
 800139e:	bf00      	nop
 80013a0:	371c      	adds	r7, #28
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	40021000 	.word	0x40021000
 80013b0:	40010000 	.word	0x40010000
 80013b4:	48000400 	.word	0x48000400
 80013b8:	48000800 	.word	0x48000800
 80013bc:	48000c00 	.word	0x48000c00
 80013c0:	48001000 	.word	0x48001000
 80013c4:	48001400 	.word	0x48001400
 80013c8:	48001800 	.word	0x48001800
 80013cc:	40010400 	.word	0x40010400

080013d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	460b      	mov	r3, r1
 80013da:	807b      	strh	r3, [r7, #2]
 80013dc:	4613      	mov	r3, r2
 80013de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013e0:	787b      	ldrb	r3, [r7, #1]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d003      	beq.n	80013ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013e6:	887a      	ldrh	r2, [r7, #2]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013ec:	e002      	b.n	80013f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013ee:	887a      	ldrh	r2, [r7, #2]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80013f4:	bf00      	nop
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001404:	4b04      	ldr	r3, [pc, #16]	@ (8001418 <HAL_PWREx_GetVoltageRange+0x18>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800140c:	4618      	mov	r0, r3
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	40007000 	.word	0x40007000

0800141c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800142a:	d130      	bne.n	800148e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800142c:	4b23      	ldr	r3, [pc, #140]	@ (80014bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001434:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001438:	d038      	beq.n	80014ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800143a:	4b20      	ldr	r3, [pc, #128]	@ (80014bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001442:	4a1e      	ldr	r2, [pc, #120]	@ (80014bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001444:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001448:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800144a:	4b1d      	ldr	r3, [pc, #116]	@ (80014c0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2232      	movs	r2, #50	@ 0x32
 8001450:	fb02 f303 	mul.w	r3, r2, r3
 8001454:	4a1b      	ldr	r2, [pc, #108]	@ (80014c4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001456:	fba2 2303 	umull	r2, r3, r2, r3
 800145a:	0c9b      	lsrs	r3, r3, #18
 800145c:	3301      	adds	r3, #1
 800145e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001460:	e002      	b.n	8001468 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	3b01      	subs	r3, #1
 8001466:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001468:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800146a:	695b      	ldr	r3, [r3, #20]
 800146c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001470:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001474:	d102      	bne.n	800147c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d1f2      	bne.n	8001462 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800147c:	4b0f      	ldr	r3, [pc, #60]	@ (80014bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800147e:	695b      	ldr	r3, [r3, #20]
 8001480:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001484:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001488:	d110      	bne.n	80014ac <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800148a:	2303      	movs	r3, #3
 800148c:	e00f      	b.n	80014ae <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800148e:	4b0b      	ldr	r3, [pc, #44]	@ (80014bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001496:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800149a:	d007      	beq.n	80014ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800149c:	4b07      	ldr	r3, [pc, #28]	@ (80014bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80014a4:	4a05      	ldr	r2, [pc, #20]	@ (80014bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014aa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3714      	adds	r7, #20
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	40007000 	.word	0x40007000
 80014c0:	20000000 	.word	0x20000000
 80014c4:	431bde83 	.word	0x431bde83

080014c8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b088      	sub	sp, #32
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d101      	bne.n	80014da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	e3ca      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014da:	4b97      	ldr	r3, [pc, #604]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	f003 030c 	and.w	r3, r3, #12
 80014e2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014e4:	4b94      	ldr	r3, [pc, #592]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	f003 0303 	and.w	r3, r3, #3
 80014ec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f003 0310 	and.w	r3, r3, #16
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	f000 80e4 	beq.w	80016c4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80014fc:	69bb      	ldr	r3, [r7, #24]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d007      	beq.n	8001512 <HAL_RCC_OscConfig+0x4a>
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	2b0c      	cmp	r3, #12
 8001506:	f040 808b 	bne.w	8001620 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	2b01      	cmp	r3, #1
 800150e:	f040 8087 	bne.w	8001620 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001512:	4b89      	ldr	r3, [pc, #548]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	2b00      	cmp	r3, #0
 800151c:	d005      	beq.n	800152a <HAL_RCC_OscConfig+0x62>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	699b      	ldr	r3, [r3, #24]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d101      	bne.n	800152a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e3a2      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6a1a      	ldr	r2, [r3, #32]
 800152e:	4b82      	ldr	r3, [pc, #520]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0308 	and.w	r3, r3, #8
 8001536:	2b00      	cmp	r3, #0
 8001538:	d004      	beq.n	8001544 <HAL_RCC_OscConfig+0x7c>
 800153a:	4b7f      	ldr	r3, [pc, #508]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001542:	e005      	b.n	8001550 <HAL_RCC_OscConfig+0x88>
 8001544:	4b7c      	ldr	r3, [pc, #496]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001546:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800154a:	091b      	lsrs	r3, r3, #4
 800154c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001550:	4293      	cmp	r3, r2
 8001552:	d223      	bcs.n	800159c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6a1b      	ldr	r3, [r3, #32]
 8001558:	4618      	mov	r0, r3
 800155a:	f000 fd55 	bl	8002008 <RCC_SetFlashLatencyFromMSIRange>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e383      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001568:	4b73      	ldr	r3, [pc, #460]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a72      	ldr	r2, [pc, #456]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 800156e:	f043 0308 	orr.w	r3, r3, #8
 8001572:	6013      	str	r3, [r2, #0]
 8001574:	4b70      	ldr	r3, [pc, #448]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6a1b      	ldr	r3, [r3, #32]
 8001580:	496d      	ldr	r1, [pc, #436]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001582:	4313      	orrs	r3, r2
 8001584:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001586:	4b6c      	ldr	r3, [pc, #432]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	69db      	ldr	r3, [r3, #28]
 8001592:	021b      	lsls	r3, r3, #8
 8001594:	4968      	ldr	r1, [pc, #416]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001596:	4313      	orrs	r3, r2
 8001598:	604b      	str	r3, [r1, #4]
 800159a:	e025      	b.n	80015e8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800159c:	4b66      	ldr	r3, [pc, #408]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a65      	ldr	r2, [pc, #404]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 80015a2:	f043 0308 	orr.w	r3, r3, #8
 80015a6:	6013      	str	r3, [r2, #0]
 80015a8:	4b63      	ldr	r3, [pc, #396]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6a1b      	ldr	r3, [r3, #32]
 80015b4:	4960      	ldr	r1, [pc, #384]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 80015b6:	4313      	orrs	r3, r2
 80015b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015ba:	4b5f      	ldr	r3, [pc, #380]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	69db      	ldr	r3, [r3, #28]
 80015c6:	021b      	lsls	r3, r3, #8
 80015c8:	495b      	ldr	r1, [pc, #364]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 80015ca:	4313      	orrs	r3, r2
 80015cc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d109      	bne.n	80015e8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6a1b      	ldr	r3, [r3, #32]
 80015d8:	4618      	mov	r0, r3
 80015da:	f000 fd15 	bl	8002008 <RCC_SetFlashLatencyFromMSIRange>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e343      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015e8:	f000 fc4a 	bl	8001e80 <HAL_RCC_GetSysClockFreq>
 80015ec:	4602      	mov	r2, r0
 80015ee:	4b52      	ldr	r3, [pc, #328]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	091b      	lsrs	r3, r3, #4
 80015f4:	f003 030f 	and.w	r3, r3, #15
 80015f8:	4950      	ldr	r1, [pc, #320]	@ (800173c <HAL_RCC_OscConfig+0x274>)
 80015fa:	5ccb      	ldrb	r3, [r1, r3]
 80015fc:	f003 031f 	and.w	r3, r3, #31
 8001600:	fa22 f303 	lsr.w	r3, r2, r3
 8001604:	4a4e      	ldr	r2, [pc, #312]	@ (8001740 <HAL_RCC_OscConfig+0x278>)
 8001606:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001608:	4b4e      	ldr	r3, [pc, #312]	@ (8001744 <HAL_RCC_OscConfig+0x27c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fbf3 	bl	8000df8 <HAL_InitTick>
 8001612:	4603      	mov	r3, r0
 8001614:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001616:	7bfb      	ldrb	r3, [r7, #15]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d052      	beq.n	80016c2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800161c:	7bfb      	ldrb	r3, [r7, #15]
 800161e:	e327      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	699b      	ldr	r3, [r3, #24]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d032      	beq.n	800168e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001628:	4b43      	ldr	r3, [pc, #268]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a42      	ldr	r2, [pc, #264]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 800162e:	f043 0301 	orr.w	r3, r3, #1
 8001632:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001634:	f7ff fc30 	bl	8000e98 <HAL_GetTick>
 8001638:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800163a:	e008      	b.n	800164e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800163c:	f7ff fc2c 	bl	8000e98 <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	2b02      	cmp	r3, #2
 8001648:	d901      	bls.n	800164e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e310      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800164e:	4b3a      	ldr	r3, [pc, #232]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	2b00      	cmp	r3, #0
 8001658:	d0f0      	beq.n	800163c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800165a:	4b37      	ldr	r3, [pc, #220]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a36      	ldr	r2, [pc, #216]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001660:	f043 0308 	orr.w	r3, r3, #8
 8001664:	6013      	str	r3, [r2, #0]
 8001666:	4b34      	ldr	r3, [pc, #208]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6a1b      	ldr	r3, [r3, #32]
 8001672:	4931      	ldr	r1, [pc, #196]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001674:	4313      	orrs	r3, r2
 8001676:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001678:	4b2f      	ldr	r3, [pc, #188]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	69db      	ldr	r3, [r3, #28]
 8001684:	021b      	lsls	r3, r3, #8
 8001686:	492c      	ldr	r1, [pc, #176]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001688:	4313      	orrs	r3, r2
 800168a:	604b      	str	r3, [r1, #4]
 800168c:	e01a      	b.n	80016c4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800168e:	4b2a      	ldr	r3, [pc, #168]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a29      	ldr	r2, [pc, #164]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001694:	f023 0301 	bic.w	r3, r3, #1
 8001698:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800169a:	f7ff fbfd 	bl	8000e98 <HAL_GetTick>
 800169e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80016a0:	e008      	b.n	80016b4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016a2:	f7ff fbf9 	bl	8000e98 <HAL_GetTick>
 80016a6:	4602      	mov	r2, r0
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d901      	bls.n	80016b4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80016b0:	2303      	movs	r3, #3
 80016b2:	e2dd      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80016b4:	4b20      	ldr	r3, [pc, #128]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f003 0302 	and.w	r3, r3, #2
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d1f0      	bne.n	80016a2 <HAL_RCC_OscConfig+0x1da>
 80016c0:	e000      	b.n	80016c4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80016c2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0301 	and.w	r3, r3, #1
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d074      	beq.n	80017ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80016d0:	69bb      	ldr	r3, [r7, #24]
 80016d2:	2b08      	cmp	r3, #8
 80016d4:	d005      	beq.n	80016e2 <HAL_RCC_OscConfig+0x21a>
 80016d6:	69bb      	ldr	r3, [r7, #24]
 80016d8:	2b0c      	cmp	r3, #12
 80016da:	d10e      	bne.n	80016fa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	2b03      	cmp	r3, #3
 80016e0:	d10b      	bne.n	80016fa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016e2:	4b15      	ldr	r3, [pc, #84]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d064      	beq.n	80017b8 <HAL_RCC_OscConfig+0x2f0>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d160      	bne.n	80017b8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e2ba      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001702:	d106      	bne.n	8001712 <HAL_RCC_OscConfig+0x24a>
 8001704:	4b0c      	ldr	r3, [pc, #48]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a0b      	ldr	r2, [pc, #44]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 800170a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800170e:	6013      	str	r3, [r2, #0]
 8001710:	e026      	b.n	8001760 <HAL_RCC_OscConfig+0x298>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800171a:	d115      	bne.n	8001748 <HAL_RCC_OscConfig+0x280>
 800171c:	4b06      	ldr	r3, [pc, #24]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a05      	ldr	r2, [pc, #20]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 8001722:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001726:	6013      	str	r3, [r2, #0]
 8001728:	4b03      	ldr	r3, [pc, #12]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a02      	ldr	r2, [pc, #8]	@ (8001738 <HAL_RCC_OscConfig+0x270>)
 800172e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001732:	6013      	str	r3, [r2, #0]
 8001734:	e014      	b.n	8001760 <HAL_RCC_OscConfig+0x298>
 8001736:	bf00      	nop
 8001738:	40021000 	.word	0x40021000
 800173c:	08006e14 	.word	0x08006e14
 8001740:	20000000 	.word	0x20000000
 8001744:	20000004 	.word	0x20000004
 8001748:	4ba0      	ldr	r3, [pc, #640]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a9f      	ldr	r2, [pc, #636]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 800174e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001752:	6013      	str	r3, [r2, #0]
 8001754:	4b9d      	ldr	r3, [pc, #628]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a9c      	ldr	r2, [pc, #624]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 800175a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800175e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d013      	beq.n	8001790 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001768:	f7ff fb96 	bl	8000e98 <HAL_GetTick>
 800176c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800176e:	e008      	b.n	8001782 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001770:	f7ff fb92 	bl	8000e98 <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	2b64      	cmp	r3, #100	@ 0x64
 800177c:	d901      	bls.n	8001782 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e276      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001782:	4b92      	ldr	r3, [pc, #584]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d0f0      	beq.n	8001770 <HAL_RCC_OscConfig+0x2a8>
 800178e:	e014      	b.n	80017ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001790:	f7ff fb82 	bl	8000e98 <HAL_GetTick>
 8001794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001796:	e008      	b.n	80017aa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001798:	f7ff fb7e 	bl	8000e98 <HAL_GetTick>
 800179c:	4602      	mov	r2, r0
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	2b64      	cmp	r3, #100	@ 0x64
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e262      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017aa:	4b88      	ldr	r3, [pc, #544]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d1f0      	bne.n	8001798 <HAL_RCC_OscConfig+0x2d0>
 80017b6:	e000      	b.n	80017ba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0302 	and.w	r3, r3, #2
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d060      	beq.n	8001888 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80017c6:	69bb      	ldr	r3, [r7, #24]
 80017c8:	2b04      	cmp	r3, #4
 80017ca:	d005      	beq.n	80017d8 <HAL_RCC_OscConfig+0x310>
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	2b0c      	cmp	r3, #12
 80017d0:	d119      	bne.n	8001806 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d116      	bne.n	8001806 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017d8:	4b7c      	ldr	r3, [pc, #496]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d005      	beq.n	80017f0 <HAL_RCC_OscConfig+0x328>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d101      	bne.n	80017f0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e23f      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f0:	4b76      	ldr	r3, [pc, #472]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	691b      	ldr	r3, [r3, #16]
 80017fc:	061b      	lsls	r3, r3, #24
 80017fe:	4973      	ldr	r1, [pc, #460]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 8001800:	4313      	orrs	r3, r2
 8001802:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001804:	e040      	b.n	8001888 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d023      	beq.n	8001856 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800180e:	4b6f      	ldr	r3, [pc, #444]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a6e      	ldr	r2, [pc, #440]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 8001814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001818:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800181a:	f7ff fb3d 	bl	8000e98 <HAL_GetTick>
 800181e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001820:	e008      	b.n	8001834 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001822:	f7ff fb39 	bl	8000e98 <HAL_GetTick>
 8001826:	4602      	mov	r2, r0
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	2b02      	cmp	r3, #2
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e21d      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001834:	4b65      	ldr	r3, [pc, #404]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800183c:	2b00      	cmp	r3, #0
 800183e:	d0f0      	beq.n	8001822 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001840:	4b62      	ldr	r3, [pc, #392]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	691b      	ldr	r3, [r3, #16]
 800184c:	061b      	lsls	r3, r3, #24
 800184e:	495f      	ldr	r1, [pc, #380]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 8001850:	4313      	orrs	r3, r2
 8001852:	604b      	str	r3, [r1, #4]
 8001854:	e018      	b.n	8001888 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001856:	4b5d      	ldr	r3, [pc, #372]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a5c      	ldr	r2, [pc, #368]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 800185c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001860:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001862:	f7ff fb19 	bl	8000e98 <HAL_GetTick>
 8001866:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001868:	e008      	b.n	800187c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800186a:	f7ff fb15 	bl	8000e98 <HAL_GetTick>
 800186e:	4602      	mov	r2, r0
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d901      	bls.n	800187c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001878:	2303      	movs	r3, #3
 800187a:	e1f9      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800187c:	4b53      	ldr	r3, [pc, #332]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001884:	2b00      	cmp	r3, #0
 8001886:	d1f0      	bne.n	800186a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0308 	and.w	r3, r3, #8
 8001890:	2b00      	cmp	r3, #0
 8001892:	d03c      	beq.n	800190e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	695b      	ldr	r3, [r3, #20]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d01c      	beq.n	80018d6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800189c:	4b4b      	ldr	r3, [pc, #300]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 800189e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018a2:	4a4a      	ldr	r2, [pc, #296]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 80018a4:	f043 0301 	orr.w	r3, r3, #1
 80018a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018ac:	f7ff faf4 	bl	8000e98 <HAL_GetTick>
 80018b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018b2:	e008      	b.n	80018c6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018b4:	f7ff faf0 	bl	8000e98 <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e1d4      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018c6:	4b41      	ldr	r3, [pc, #260]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 80018c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018cc:	f003 0302 	and.w	r3, r3, #2
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d0ef      	beq.n	80018b4 <HAL_RCC_OscConfig+0x3ec>
 80018d4:	e01b      	b.n	800190e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018d6:	4b3d      	ldr	r3, [pc, #244]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 80018d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018dc:	4a3b      	ldr	r2, [pc, #236]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 80018de:	f023 0301 	bic.w	r3, r3, #1
 80018e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018e6:	f7ff fad7 	bl	8000e98 <HAL_GetTick>
 80018ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018ec:	e008      	b.n	8001900 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018ee:	f7ff fad3 	bl	8000e98 <HAL_GetTick>
 80018f2:	4602      	mov	r2, r0
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	1ad3      	subs	r3, r2, r3
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	d901      	bls.n	8001900 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80018fc:	2303      	movs	r3, #3
 80018fe:	e1b7      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001900:	4b32      	ldr	r3, [pc, #200]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 8001902:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001906:	f003 0302 	and.w	r3, r3, #2
 800190a:	2b00      	cmp	r3, #0
 800190c:	d1ef      	bne.n	80018ee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0304 	and.w	r3, r3, #4
 8001916:	2b00      	cmp	r3, #0
 8001918:	f000 80a6 	beq.w	8001a68 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800191c:	2300      	movs	r3, #0
 800191e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001920:	4b2a      	ldr	r3, [pc, #168]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 8001922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001924:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d10d      	bne.n	8001948 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800192c:	4b27      	ldr	r3, [pc, #156]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 800192e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001930:	4a26      	ldr	r2, [pc, #152]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 8001932:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001936:	6593      	str	r3, [r2, #88]	@ 0x58
 8001938:	4b24      	ldr	r3, [pc, #144]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 800193a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800193c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001940:	60bb      	str	r3, [r7, #8]
 8001942:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001944:	2301      	movs	r3, #1
 8001946:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001948:	4b21      	ldr	r3, [pc, #132]	@ (80019d0 <HAL_RCC_OscConfig+0x508>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001950:	2b00      	cmp	r3, #0
 8001952:	d118      	bne.n	8001986 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001954:	4b1e      	ldr	r3, [pc, #120]	@ (80019d0 <HAL_RCC_OscConfig+0x508>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a1d      	ldr	r2, [pc, #116]	@ (80019d0 <HAL_RCC_OscConfig+0x508>)
 800195a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800195e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001960:	f7ff fa9a 	bl	8000e98 <HAL_GetTick>
 8001964:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001966:	e008      	b.n	800197a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001968:	f7ff fa96 	bl	8000e98 <HAL_GetTick>
 800196c:	4602      	mov	r2, r0
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	2b02      	cmp	r3, #2
 8001974:	d901      	bls.n	800197a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e17a      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800197a:	4b15      	ldr	r3, [pc, #84]	@ (80019d0 <HAL_RCC_OscConfig+0x508>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001982:	2b00      	cmp	r3, #0
 8001984:	d0f0      	beq.n	8001968 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	2b01      	cmp	r3, #1
 800198c:	d108      	bne.n	80019a0 <HAL_RCC_OscConfig+0x4d8>
 800198e:	4b0f      	ldr	r3, [pc, #60]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 8001990:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001994:	4a0d      	ldr	r2, [pc, #52]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 8001996:	f043 0301 	orr.w	r3, r3, #1
 800199a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800199e:	e029      	b.n	80019f4 <HAL_RCC_OscConfig+0x52c>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	2b05      	cmp	r3, #5
 80019a6:	d115      	bne.n	80019d4 <HAL_RCC_OscConfig+0x50c>
 80019a8:	4b08      	ldr	r3, [pc, #32]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 80019aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019ae:	4a07      	ldr	r2, [pc, #28]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 80019b0:	f043 0304 	orr.w	r3, r3, #4
 80019b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80019b8:	4b04      	ldr	r3, [pc, #16]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 80019ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019be:	4a03      	ldr	r2, [pc, #12]	@ (80019cc <HAL_RCC_OscConfig+0x504>)
 80019c0:	f043 0301 	orr.w	r3, r3, #1
 80019c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80019c8:	e014      	b.n	80019f4 <HAL_RCC_OscConfig+0x52c>
 80019ca:	bf00      	nop
 80019cc:	40021000 	.word	0x40021000
 80019d0:	40007000 	.word	0x40007000
 80019d4:	4b9c      	ldr	r3, [pc, #624]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 80019d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019da:	4a9b      	ldr	r2, [pc, #620]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 80019dc:	f023 0301 	bic.w	r3, r3, #1
 80019e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80019e4:	4b98      	ldr	r3, [pc, #608]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 80019e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019ea:	4a97      	ldr	r2, [pc, #604]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 80019ec:	f023 0304 	bic.w	r3, r3, #4
 80019f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d016      	beq.n	8001a2a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019fc:	f7ff fa4c 	bl	8000e98 <HAL_GetTick>
 8001a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a02:	e00a      	b.n	8001a1a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a04:	f7ff fa48 	bl	8000e98 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e12a      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a1a:	4b8b      	ldr	r3, [pc, #556]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a20:	f003 0302 	and.w	r3, r3, #2
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d0ed      	beq.n	8001a04 <HAL_RCC_OscConfig+0x53c>
 8001a28:	e015      	b.n	8001a56 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a2a:	f7ff fa35 	bl	8000e98 <HAL_GetTick>
 8001a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a30:	e00a      	b.n	8001a48 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a32:	f7ff fa31 	bl	8000e98 <HAL_GetTick>
 8001a36:	4602      	mov	r2, r0
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d901      	bls.n	8001a48 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e113      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a48:	4b7f      	ldr	r3, [pc, #508]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d1ed      	bne.n	8001a32 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a56:	7ffb      	ldrb	r3, [r7, #31]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d105      	bne.n	8001a68 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a5c:	4b7a      	ldr	r3, [pc, #488]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a60:	4a79      	ldr	r2, [pc, #484]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001a62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a66:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	f000 80fe 	beq.w	8001c6e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	f040 80d0 	bne.w	8001c1c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001a7c:	4b72      	ldr	r3, [pc, #456]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	f003 0203 	and.w	r2, r3, #3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d130      	bne.n	8001af2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9a:	3b01      	subs	r3, #1
 8001a9c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d127      	bne.n	8001af2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001aac:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d11f      	bne.n	8001af2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001abc:	2a07      	cmp	r2, #7
 8001abe:	bf14      	ite	ne
 8001ac0:	2201      	movne	r2, #1
 8001ac2:	2200      	moveq	r2, #0
 8001ac4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d113      	bne.n	8001af2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ad4:	085b      	lsrs	r3, r3, #1
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d109      	bne.n	8001af2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae8:	085b      	lsrs	r3, r3, #1
 8001aea:	3b01      	subs	r3, #1
 8001aec:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d06e      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001af2:	69bb      	ldr	r3, [r7, #24]
 8001af4:	2b0c      	cmp	r3, #12
 8001af6:	d069      	beq.n	8001bcc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001af8:	4b53      	ldr	r3, [pc, #332]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d105      	bne.n	8001b10 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001b04:	4b50      	ldr	r3, [pc, #320]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e0ad      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001b14:	4b4c      	ldr	r3, [pc, #304]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a4b      	ldr	r2, [pc, #300]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001b1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b1e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b20:	f7ff f9ba 	bl	8000e98 <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b26:	e008      	b.n	8001b3a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b28:	f7ff f9b6 	bl	8000e98 <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e09a      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b3a:	4b43      	ldr	r3, [pc, #268]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1f0      	bne.n	8001b28 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b46:	4b40      	ldr	r3, [pc, #256]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001b48:	68da      	ldr	r2, [r3, #12]
 8001b4a:	4b40      	ldr	r3, [pc, #256]	@ (8001c4c <HAL_RCC_OscConfig+0x784>)
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001b56:	3a01      	subs	r2, #1
 8001b58:	0112      	lsls	r2, r2, #4
 8001b5a:	4311      	orrs	r1, r2
 8001b5c:	687a      	ldr	r2, [r7, #4]
 8001b5e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001b60:	0212      	lsls	r2, r2, #8
 8001b62:	4311      	orrs	r1, r2
 8001b64:	687a      	ldr	r2, [r7, #4]
 8001b66:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001b68:	0852      	lsrs	r2, r2, #1
 8001b6a:	3a01      	subs	r2, #1
 8001b6c:	0552      	lsls	r2, r2, #21
 8001b6e:	4311      	orrs	r1, r2
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001b74:	0852      	lsrs	r2, r2, #1
 8001b76:	3a01      	subs	r2, #1
 8001b78:	0652      	lsls	r2, r2, #25
 8001b7a:	4311      	orrs	r1, r2
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001b80:	0912      	lsrs	r2, r2, #4
 8001b82:	0452      	lsls	r2, r2, #17
 8001b84:	430a      	orrs	r2, r1
 8001b86:	4930      	ldr	r1, [pc, #192]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001b8c:	4b2e      	ldr	r3, [pc, #184]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a2d      	ldr	r2, [pc, #180]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001b92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b96:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001b98:	4b2b      	ldr	r3, [pc, #172]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	4a2a      	ldr	r2, [pc, #168]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001b9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ba2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001ba4:	f7ff f978 	bl	8000e98 <HAL_GetTick>
 8001ba8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001baa:	e008      	b.n	8001bbe <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bac:	f7ff f974 	bl	8000e98 <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d901      	bls.n	8001bbe <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e058      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bbe:	4b22      	ldr	r3, [pc, #136]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d0f0      	beq.n	8001bac <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001bca:	e050      	b.n	8001c6e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e04f      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bd0:	4b1d      	ldr	r3, [pc, #116]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d148      	bne.n	8001c6e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001bdc:	4b1a      	ldr	r3, [pc, #104]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a19      	ldr	r2, [pc, #100]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001be2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001be6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001be8:	4b17      	ldr	r3, [pc, #92]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	4a16      	ldr	r2, [pc, #88]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001bee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001bf2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001bf4:	f7ff f950 	bl	8000e98 <HAL_GetTick>
 8001bf8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bfa:	e008      	b.n	8001c0e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bfc:	f7ff f94c 	bl	8000e98 <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d901      	bls.n	8001c0e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e030      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d0f0      	beq.n	8001bfc <HAL_RCC_OscConfig+0x734>
 8001c1a:	e028      	b.n	8001c6e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	2b0c      	cmp	r3, #12
 8001c20:	d023      	beq.n	8001c6a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c22:	4b09      	ldr	r3, [pc, #36]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a08      	ldr	r2, [pc, #32]	@ (8001c48 <HAL_RCC_OscConfig+0x780>)
 8001c28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c2e:	f7ff f933 	bl	8000e98 <HAL_GetTick>
 8001c32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c34:	e00c      	b.n	8001c50 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c36:	f7ff f92f 	bl	8000e98 <HAL_GetTick>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d905      	bls.n	8001c50 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e013      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c50:	4b09      	ldr	r3, [pc, #36]	@ (8001c78 <HAL_RCC_OscConfig+0x7b0>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d1ec      	bne.n	8001c36 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001c5c:	4b06      	ldr	r3, [pc, #24]	@ (8001c78 <HAL_RCC_OscConfig+0x7b0>)
 8001c5e:	68da      	ldr	r2, [r3, #12]
 8001c60:	4905      	ldr	r1, [pc, #20]	@ (8001c78 <HAL_RCC_OscConfig+0x7b0>)
 8001c62:	4b06      	ldr	r3, [pc, #24]	@ (8001c7c <HAL_RCC_OscConfig+0x7b4>)
 8001c64:	4013      	ands	r3, r2
 8001c66:	60cb      	str	r3, [r1, #12]
 8001c68:	e001      	b.n	8001c6e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e000      	b.n	8001c70 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001c6e:	2300      	movs	r3, #0
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3720      	adds	r7, #32
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40021000 	.word	0x40021000
 8001c7c:	feeefffc 	.word	0xfeeefffc

08001c80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d101      	bne.n	8001c94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e0e7      	b.n	8001e64 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c94:	4b75      	ldr	r3, [pc, #468]	@ (8001e6c <HAL_RCC_ClockConfig+0x1ec>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0307 	and.w	r3, r3, #7
 8001c9c:	683a      	ldr	r2, [r7, #0]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d910      	bls.n	8001cc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ca2:	4b72      	ldr	r3, [pc, #456]	@ (8001e6c <HAL_RCC_ClockConfig+0x1ec>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f023 0207 	bic.w	r2, r3, #7
 8001caa:	4970      	ldr	r1, [pc, #448]	@ (8001e6c <HAL_RCC_ClockConfig+0x1ec>)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cb2:	4b6e      	ldr	r3, [pc, #440]	@ (8001e6c <HAL_RCC_ClockConfig+0x1ec>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0307 	and.w	r3, r3, #7
 8001cba:	683a      	ldr	r2, [r7, #0]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d001      	beq.n	8001cc4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e0cf      	b.n	8001e64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d010      	beq.n	8001cf2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689a      	ldr	r2, [r3, #8]
 8001cd4:	4b66      	ldr	r3, [pc, #408]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d908      	bls.n	8001cf2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ce0:	4b63      	ldr	r3, [pc, #396]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	4960      	ldr	r1, [pc, #384]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d04c      	beq.n	8001d98 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	2b03      	cmp	r3, #3
 8001d04:	d107      	bne.n	8001d16 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d06:	4b5a      	ldr	r3, [pc, #360]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d121      	bne.n	8001d56 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e0a6      	b.n	8001e64 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	2b02      	cmp	r3, #2
 8001d1c:	d107      	bne.n	8001d2e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d1e:	4b54      	ldr	r3, [pc, #336]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d115      	bne.n	8001d56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e09a      	b.n	8001e64 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d107      	bne.n	8001d46 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d36:	4b4e      	ldr	r3, [pc, #312]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d109      	bne.n	8001d56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e08e      	b.n	8001e64 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d46:	4b4a      	ldr	r3, [pc, #296]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d101      	bne.n	8001d56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e086      	b.n	8001e64 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001d56:	4b46      	ldr	r3, [pc, #280]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	f023 0203 	bic.w	r2, r3, #3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	4943      	ldr	r1, [pc, #268]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001d64:	4313      	orrs	r3, r2
 8001d66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d68:	f7ff f896 	bl	8000e98 <HAL_GetTick>
 8001d6c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d6e:	e00a      	b.n	8001d86 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d70:	f7ff f892 	bl	8000e98 <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e06e      	b.n	8001e64 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d86:	4b3a      	ldr	r3, [pc, #232]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f003 020c 	and.w	r2, r3, #12
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d1eb      	bne.n	8001d70 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d010      	beq.n	8001dc6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	689a      	ldr	r2, [r3, #8]
 8001da8:	4b31      	ldr	r3, [pc, #196]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d208      	bcs.n	8001dc6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001db4:	4b2e      	ldr	r3, [pc, #184]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	492b      	ldr	r1, [pc, #172]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dc6:	4b29      	ldr	r3, [pc, #164]	@ (8001e6c <HAL_RCC_ClockConfig+0x1ec>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0307 	and.w	r3, r3, #7
 8001dce:	683a      	ldr	r2, [r7, #0]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d210      	bcs.n	8001df6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dd4:	4b25      	ldr	r3, [pc, #148]	@ (8001e6c <HAL_RCC_ClockConfig+0x1ec>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f023 0207 	bic.w	r2, r3, #7
 8001ddc:	4923      	ldr	r1, [pc, #140]	@ (8001e6c <HAL_RCC_ClockConfig+0x1ec>)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001de4:	4b21      	ldr	r3, [pc, #132]	@ (8001e6c <HAL_RCC_ClockConfig+0x1ec>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 0307 	and.w	r3, r3, #7
 8001dec:	683a      	ldr	r2, [r7, #0]
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d001      	beq.n	8001df6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e036      	b.n	8001e64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0304 	and.w	r3, r3, #4
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d008      	beq.n	8001e14 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e02:	4b1b      	ldr	r3, [pc, #108]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	4918      	ldr	r1, [pc, #96]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001e10:	4313      	orrs	r3, r2
 8001e12:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 0308 	and.w	r3, r3, #8
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d009      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e20:	4b13      	ldr	r3, [pc, #76]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	691b      	ldr	r3, [r3, #16]
 8001e2c:	00db      	lsls	r3, r3, #3
 8001e2e:	4910      	ldr	r1, [pc, #64]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001e30:	4313      	orrs	r3, r2
 8001e32:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e34:	f000 f824 	bl	8001e80 <HAL_RCC_GetSysClockFreq>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001e70 <HAL_RCC_ClockConfig+0x1f0>)
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	091b      	lsrs	r3, r3, #4
 8001e40:	f003 030f 	and.w	r3, r3, #15
 8001e44:	490b      	ldr	r1, [pc, #44]	@ (8001e74 <HAL_RCC_ClockConfig+0x1f4>)
 8001e46:	5ccb      	ldrb	r3, [r1, r3]
 8001e48:	f003 031f 	and.w	r3, r3, #31
 8001e4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e50:	4a09      	ldr	r2, [pc, #36]	@ (8001e78 <HAL_RCC_ClockConfig+0x1f8>)
 8001e52:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001e54:	4b09      	ldr	r3, [pc, #36]	@ (8001e7c <HAL_RCC_ClockConfig+0x1fc>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7fe ffcd 	bl	8000df8 <HAL_InitTick>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	72fb      	strb	r3, [r7, #11]

  return status;
 8001e62:	7afb      	ldrb	r3, [r7, #11]
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3710      	adds	r7, #16
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40022000 	.word	0x40022000
 8001e70:	40021000 	.word	0x40021000
 8001e74:	08006e14 	.word	0x08006e14
 8001e78:	20000000 	.word	0x20000000
 8001e7c:	20000004 	.word	0x20000004

08001e80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b089      	sub	sp, #36	@ 0x24
 8001e84:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001e86:	2300      	movs	r3, #0
 8001e88:	61fb      	str	r3, [r7, #28]
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e8e:	4b3e      	ldr	r3, [pc, #248]	@ (8001f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	f003 030c 	and.w	r3, r3, #12
 8001e96:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e98:	4b3b      	ldr	r3, [pc, #236]	@ (8001f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	f003 0303 	and.w	r3, r3, #3
 8001ea0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d005      	beq.n	8001eb4 <HAL_RCC_GetSysClockFreq+0x34>
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	2b0c      	cmp	r3, #12
 8001eac:	d121      	bne.n	8001ef2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d11e      	bne.n	8001ef2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001eb4:	4b34      	ldr	r3, [pc, #208]	@ (8001f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0308 	and.w	r3, r3, #8
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d107      	bne.n	8001ed0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001ec0:	4b31      	ldr	r3, [pc, #196]	@ (8001f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ec2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ec6:	0a1b      	lsrs	r3, r3, #8
 8001ec8:	f003 030f 	and.w	r3, r3, #15
 8001ecc:	61fb      	str	r3, [r7, #28]
 8001ece:	e005      	b.n	8001edc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ed0:	4b2d      	ldr	r3, [pc, #180]	@ (8001f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	091b      	lsrs	r3, r3, #4
 8001ed6:	f003 030f 	and.w	r3, r3, #15
 8001eda:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001edc:	4a2b      	ldr	r2, [pc, #172]	@ (8001f8c <HAL_RCC_GetSysClockFreq+0x10c>)
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ee4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d10d      	bne.n	8001f08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ef0:	e00a      	b.n	8001f08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	2b04      	cmp	r3, #4
 8001ef6:	d102      	bne.n	8001efe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001ef8:	4b25      	ldr	r3, [pc, #148]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0x110>)
 8001efa:	61bb      	str	r3, [r7, #24]
 8001efc:	e004      	b.n	8001f08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	2b08      	cmp	r3, #8
 8001f02:	d101      	bne.n	8001f08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f04:	4b23      	ldr	r3, [pc, #140]	@ (8001f94 <HAL_RCC_GetSysClockFreq+0x114>)
 8001f06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	2b0c      	cmp	r3, #12
 8001f0c:	d134      	bne.n	8001f78 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f10:	68db      	ldr	r3, [r3, #12]
 8001f12:	f003 0303 	and.w	r3, r3, #3
 8001f16:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d003      	beq.n	8001f26 <HAL_RCC_GetSysClockFreq+0xa6>
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	2b03      	cmp	r3, #3
 8001f22:	d003      	beq.n	8001f2c <HAL_RCC_GetSysClockFreq+0xac>
 8001f24:	e005      	b.n	8001f32 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001f26:	4b1a      	ldr	r3, [pc, #104]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f28:	617b      	str	r3, [r7, #20]
      break;
 8001f2a:	e005      	b.n	8001f38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001f2c:	4b19      	ldr	r3, [pc, #100]	@ (8001f94 <HAL_RCC_GetSysClockFreq+0x114>)
 8001f2e:	617b      	str	r3, [r7, #20]
      break;
 8001f30:	e002      	b.n	8001f38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	617b      	str	r3, [r7, #20]
      break;
 8001f36:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f38:	4b13      	ldr	r3, [pc, #76]	@ (8001f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	091b      	lsrs	r3, r3, #4
 8001f3e:	f003 0307 	and.w	r3, r3, #7
 8001f42:	3301      	adds	r3, #1
 8001f44:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001f46:	4b10      	ldr	r3, [pc, #64]	@ (8001f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	0a1b      	lsrs	r3, r3, #8
 8001f4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	fb03 f202 	mul.w	r2, r3, r2
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f5c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f60:	68db      	ldr	r3, [r3, #12]
 8001f62:	0e5b      	lsrs	r3, r3, #25
 8001f64:	f003 0303 	and.w	r3, r3, #3
 8001f68:	3301      	adds	r3, #1
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001f6e:	697a      	ldr	r2, [r7, #20]
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f76:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001f78:	69bb      	ldr	r3, [r7, #24]
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3724      	adds	r7, #36	@ 0x24
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	40021000 	.word	0x40021000
 8001f8c:	08006e2c 	.word	0x08006e2c
 8001f90:	00f42400 	.word	0x00f42400
 8001f94:	007a1200 	.word	0x007a1200

08001f98 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f9c:	4b03      	ldr	r3, [pc, #12]	@ (8001fac <HAL_RCC_GetHCLKFreq+0x14>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	20000000 	.word	0x20000000

08001fb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001fb4:	f7ff fff0 	bl	8001f98 <HAL_RCC_GetHCLKFreq>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	4b06      	ldr	r3, [pc, #24]	@ (8001fd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	0a1b      	lsrs	r3, r3, #8
 8001fc0:	f003 0307 	and.w	r3, r3, #7
 8001fc4:	4904      	ldr	r1, [pc, #16]	@ (8001fd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001fc6:	5ccb      	ldrb	r3, [r1, r3]
 8001fc8:	f003 031f 	and.w	r3, r3, #31
 8001fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	08006e24 	.word	0x08006e24

08001fdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001fe0:	f7ff ffda 	bl	8001f98 <HAL_RCC_GetHCLKFreq>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	4b06      	ldr	r3, [pc, #24]	@ (8002000 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	0adb      	lsrs	r3, r3, #11
 8001fec:	f003 0307 	and.w	r3, r3, #7
 8001ff0:	4904      	ldr	r1, [pc, #16]	@ (8002004 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001ff2:	5ccb      	ldrb	r3, [r1, r3]
 8001ff4:	f003 031f 	and.w	r3, r3, #31
 8001ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40021000 	.word	0x40021000
 8002004:	08006e24 	.word	0x08006e24

08002008 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b086      	sub	sp, #24
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002010:	2300      	movs	r3, #0
 8002012:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002014:	4b2a      	ldr	r3, [pc, #168]	@ (80020c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002018:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d003      	beq.n	8002028 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002020:	f7ff f9ee 	bl	8001400 <HAL_PWREx_GetVoltageRange>
 8002024:	6178      	str	r0, [r7, #20]
 8002026:	e014      	b.n	8002052 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002028:	4b25      	ldr	r3, [pc, #148]	@ (80020c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800202a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800202c:	4a24      	ldr	r2, [pc, #144]	@ (80020c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800202e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002032:	6593      	str	r3, [r2, #88]	@ 0x58
 8002034:	4b22      	ldr	r3, [pc, #136]	@ (80020c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002036:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002038:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800203c:	60fb      	str	r3, [r7, #12]
 800203e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002040:	f7ff f9de 	bl	8001400 <HAL_PWREx_GetVoltageRange>
 8002044:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002046:	4b1e      	ldr	r3, [pc, #120]	@ (80020c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204a:	4a1d      	ldr	r2, [pc, #116]	@ (80020c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800204c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002050:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002058:	d10b      	bne.n	8002072 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2b80      	cmp	r3, #128	@ 0x80
 800205e:	d919      	bls.n	8002094 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2ba0      	cmp	r3, #160	@ 0xa0
 8002064:	d902      	bls.n	800206c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002066:	2302      	movs	r3, #2
 8002068:	613b      	str	r3, [r7, #16]
 800206a:	e013      	b.n	8002094 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800206c:	2301      	movs	r3, #1
 800206e:	613b      	str	r3, [r7, #16]
 8002070:	e010      	b.n	8002094 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2b80      	cmp	r3, #128	@ 0x80
 8002076:	d902      	bls.n	800207e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002078:	2303      	movs	r3, #3
 800207a:	613b      	str	r3, [r7, #16]
 800207c:	e00a      	b.n	8002094 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2b80      	cmp	r3, #128	@ 0x80
 8002082:	d102      	bne.n	800208a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002084:	2302      	movs	r3, #2
 8002086:	613b      	str	r3, [r7, #16]
 8002088:	e004      	b.n	8002094 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2b70      	cmp	r3, #112	@ 0x70
 800208e:	d101      	bne.n	8002094 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002090:	2301      	movs	r3, #1
 8002092:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002094:	4b0b      	ldr	r3, [pc, #44]	@ (80020c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f023 0207 	bic.w	r2, r3, #7
 800209c:	4909      	ldr	r1, [pc, #36]	@ (80020c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80020a4:	4b07      	ldr	r3, [pc, #28]	@ (80020c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0307 	and.w	r3, r3, #7
 80020ac:	693a      	ldr	r2, [r7, #16]
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d001      	beq.n	80020b6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e000      	b.n	80020b8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80020b6:	2300      	movs	r3, #0
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3718      	adds	r7, #24
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40021000 	.word	0x40021000
 80020c4:	40022000 	.word	0x40022000

080020c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80020d0:	2300      	movs	r3, #0
 80020d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80020d4:	2300      	movs	r3, #0
 80020d6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d041      	beq.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80020e8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80020ec:	d02a      	beq.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80020ee:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80020f2:	d824      	bhi.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80020f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80020f8:	d008      	beq.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x44>
 80020fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80020fe:	d81e      	bhi.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002100:	2b00      	cmp	r3, #0
 8002102:	d00a      	beq.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002104:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002108:	d010      	beq.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800210a:	e018      	b.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800210c:	4b86      	ldr	r3, [pc, #536]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	4a85      	ldr	r2, [pc, #532]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002112:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002116:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002118:	e015      	b.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	3304      	adds	r3, #4
 800211e:	2100      	movs	r1, #0
 8002120:	4618      	mov	r0, r3
 8002122:	f000 fabb 	bl	800269c <RCCEx_PLLSAI1_Config>
 8002126:	4603      	mov	r3, r0
 8002128:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800212a:	e00c      	b.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3320      	adds	r3, #32
 8002130:	2100      	movs	r1, #0
 8002132:	4618      	mov	r0, r3
 8002134:	f000 fba6 	bl	8002884 <RCCEx_PLLSAI2_Config>
 8002138:	4603      	mov	r3, r0
 800213a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800213c:	e003      	b.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	74fb      	strb	r3, [r7, #19]
      break;
 8002142:	e000      	b.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002144:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002146:	7cfb      	ldrb	r3, [r7, #19]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d10b      	bne.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800214c:	4b76      	ldr	r3, [pc, #472]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800214e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002152:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800215a:	4973      	ldr	r1, [pc, #460]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800215c:	4313      	orrs	r3, r2
 800215e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002162:	e001      	b.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002164:	7cfb      	ldrb	r3, [r7, #19]
 8002166:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d041      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002178:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800217c:	d02a      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800217e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002182:	d824      	bhi.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002184:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002188:	d008      	beq.n	800219c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800218a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800218e:	d81e      	bhi.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002190:	2b00      	cmp	r3, #0
 8002192:	d00a      	beq.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002194:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002198:	d010      	beq.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800219a:	e018      	b.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800219c:	4b62      	ldr	r3, [pc, #392]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	4a61      	ldr	r2, [pc, #388]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021a6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021a8:	e015      	b.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	3304      	adds	r3, #4
 80021ae:	2100      	movs	r1, #0
 80021b0:	4618      	mov	r0, r3
 80021b2:	f000 fa73 	bl	800269c <RCCEx_PLLSAI1_Config>
 80021b6:	4603      	mov	r3, r0
 80021b8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021ba:	e00c      	b.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	3320      	adds	r3, #32
 80021c0:	2100      	movs	r1, #0
 80021c2:	4618      	mov	r0, r3
 80021c4:	f000 fb5e 	bl	8002884 <RCCEx_PLLSAI2_Config>
 80021c8:	4603      	mov	r3, r0
 80021ca:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021cc:	e003      	b.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	74fb      	strb	r3, [r7, #19]
      break;
 80021d2:	e000      	b.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80021d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80021d6:	7cfb      	ldrb	r3, [r7, #19]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d10b      	bne.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80021dc:	4b52      	ldr	r3, [pc, #328]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021e2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80021ea:	494f      	ldr	r1, [pc, #316]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021ec:	4313      	orrs	r3, r2
 80021ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80021f2:	e001      	b.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021f4:	7cfb      	ldrb	r3, [r7, #19]
 80021f6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002200:	2b00      	cmp	r3, #0
 8002202:	f000 80a0 	beq.w	8002346 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002206:	2300      	movs	r3, #0
 8002208:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800220a:	4b47      	ldr	r3, [pc, #284]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800220c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800220e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002216:	2301      	movs	r3, #1
 8002218:	e000      	b.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800221a:	2300      	movs	r3, #0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00d      	beq.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002220:	4b41      	ldr	r3, [pc, #260]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002222:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002224:	4a40      	ldr	r2, [pc, #256]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002226:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800222a:	6593      	str	r3, [r2, #88]	@ 0x58
 800222c:	4b3e      	ldr	r3, [pc, #248]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800222e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002234:	60bb      	str	r3, [r7, #8]
 8002236:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002238:	2301      	movs	r3, #1
 800223a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800223c:	4b3b      	ldr	r3, [pc, #236]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a3a      	ldr	r2, [pc, #232]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002242:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002246:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002248:	f7fe fe26 	bl	8000e98 <HAL_GetTick>
 800224c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800224e:	e009      	b.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002250:	f7fe fe22 	bl	8000e98 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d902      	bls.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	74fb      	strb	r3, [r7, #19]
        break;
 8002262:	e005      	b.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002264:	4b31      	ldr	r3, [pc, #196]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800226c:	2b00      	cmp	r3, #0
 800226e:	d0ef      	beq.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002270:	7cfb      	ldrb	r3, [r7, #19]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d15c      	bne.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002276:	4b2c      	ldr	r3, [pc, #176]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002278:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800227c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002280:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d01f      	beq.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800228e:	697a      	ldr	r2, [r7, #20]
 8002290:	429a      	cmp	r2, r3
 8002292:	d019      	beq.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002294:	4b24      	ldr	r3, [pc, #144]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800229a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800229e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80022a0:	4b21      	ldr	r3, [pc, #132]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022a6:	4a20      	ldr	r2, [pc, #128]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80022c0:	4a19      	ldr	r2, [pc, #100]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	f003 0301 	and.w	r3, r3, #1
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d016      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022d2:	f7fe fde1 	bl	8000e98 <HAL_GetTick>
 80022d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022d8:	e00b      	b.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022da:	f7fe fddd 	bl	8000e98 <HAL_GetTick>
 80022de:	4602      	mov	r2, r0
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d902      	bls.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80022ec:	2303      	movs	r3, #3
 80022ee:	74fb      	strb	r3, [r7, #19]
            break;
 80022f0:	e006      	b.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022f8:	f003 0302 	and.w	r3, r3, #2
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d0ec      	beq.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002300:	7cfb      	ldrb	r3, [r7, #19]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d10c      	bne.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002306:	4b08      	ldr	r3, [pc, #32]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800230c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002316:	4904      	ldr	r1, [pc, #16]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002318:	4313      	orrs	r3, r2
 800231a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800231e:	e009      	b.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002320:	7cfb      	ldrb	r3, [r7, #19]
 8002322:	74bb      	strb	r3, [r7, #18]
 8002324:	e006      	b.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002326:	bf00      	nop
 8002328:	40021000 	.word	0x40021000
 800232c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002330:	7cfb      	ldrb	r3, [r7, #19]
 8002332:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002334:	7c7b      	ldrb	r3, [r7, #17]
 8002336:	2b01      	cmp	r3, #1
 8002338:	d105      	bne.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800233a:	4b9e      	ldr	r3, [pc, #632]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800233c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800233e:	4a9d      	ldr	r2, [pc, #628]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002340:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002344:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00a      	beq.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002352:	4b98      	ldr	r3, [pc, #608]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002358:	f023 0203 	bic.w	r2, r3, #3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002360:	4994      	ldr	r1, [pc, #592]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002362:	4313      	orrs	r3, r2
 8002364:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0302 	and.w	r3, r3, #2
 8002370:	2b00      	cmp	r3, #0
 8002372:	d00a      	beq.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002374:	4b8f      	ldr	r3, [pc, #572]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800237a:	f023 020c 	bic.w	r2, r3, #12
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002382:	498c      	ldr	r1, [pc, #560]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002384:	4313      	orrs	r3, r2
 8002386:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0304 	and.w	r3, r3, #4
 8002392:	2b00      	cmp	r3, #0
 8002394:	d00a      	beq.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002396:	4b87      	ldr	r3, [pc, #540]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002398:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800239c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a4:	4983      	ldr	r1, [pc, #524]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0308 	and.w	r3, r3, #8
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d00a      	beq.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80023b8:	4b7e      	ldr	r3, [pc, #504]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023be:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c6:	497b      	ldr	r1, [pc, #492]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023c8:	4313      	orrs	r3, r2
 80023ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0310 	and.w	r3, r3, #16
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d00a      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80023da:	4b76      	ldr	r3, [pc, #472]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023e8:	4972      	ldr	r1, [pc, #456]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0320 	and.w	r3, r3, #32
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d00a      	beq.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80023fc:	4b6d      	ldr	r3, [pc, #436]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002402:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800240a:	496a      	ldr	r1, [pc, #424]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800240c:	4313      	orrs	r3, r2
 800240e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00a      	beq.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800241e:	4b65      	ldr	r3, [pc, #404]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002420:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002424:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800242c:	4961      	ldr	r1, [pc, #388]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800242e:	4313      	orrs	r3, r2
 8002430:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800243c:	2b00      	cmp	r3, #0
 800243e:	d00a      	beq.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002440:	4b5c      	ldr	r3, [pc, #368]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002442:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002446:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800244e:	4959      	ldr	r1, [pc, #356]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002450:	4313      	orrs	r3, r2
 8002452:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00a      	beq.n	8002478 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002462:	4b54      	ldr	r3, [pc, #336]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002464:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002468:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002470:	4950      	ldr	r1, [pc, #320]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002472:	4313      	orrs	r3, r2
 8002474:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002480:	2b00      	cmp	r3, #0
 8002482:	d00a      	beq.n	800249a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002484:	4b4b      	ldr	r3, [pc, #300]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002486:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800248a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002492:	4948      	ldr	r1, [pc, #288]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002494:	4313      	orrs	r3, r2
 8002496:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d00a      	beq.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80024a6:	4b43      	ldr	r3, [pc, #268]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024ac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024b4:	493f      	ldr	r1, [pc, #252]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024b6:	4313      	orrs	r3, r2
 80024b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d028      	beq.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024c8:	4b3a      	ldr	r3, [pc, #232]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024d6:	4937      	ldr	r1, [pc, #220]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80024e6:	d106      	bne.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024e8:	4b32      	ldr	r3, [pc, #200]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	4a31      	ldr	r2, [pc, #196]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024f2:	60d3      	str	r3, [r2, #12]
 80024f4:	e011      	b.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80024fe:	d10c      	bne.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	3304      	adds	r3, #4
 8002504:	2101      	movs	r1, #1
 8002506:	4618      	mov	r0, r3
 8002508:	f000 f8c8 	bl	800269c <RCCEx_PLLSAI1_Config>
 800250c:	4603      	mov	r3, r0
 800250e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002510:	7cfb      	ldrb	r3, [r7, #19]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002516:	7cfb      	ldrb	r3, [r7, #19]
 8002518:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d028      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002526:	4b23      	ldr	r3, [pc, #140]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800252c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002534:	491f      	ldr	r1, [pc, #124]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002536:	4313      	orrs	r3, r2
 8002538:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002540:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002544:	d106      	bne.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002546:	4b1b      	ldr	r3, [pc, #108]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	4a1a      	ldr	r2, [pc, #104]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800254c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002550:	60d3      	str	r3, [r2, #12]
 8002552:	e011      	b.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002558:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800255c:	d10c      	bne.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	3304      	adds	r3, #4
 8002562:	2101      	movs	r1, #1
 8002564:	4618      	mov	r0, r3
 8002566:	f000 f899 	bl	800269c <RCCEx_PLLSAI1_Config>
 800256a:	4603      	mov	r3, r0
 800256c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800256e:	7cfb      	ldrb	r3, [r7, #19]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002574:	7cfb      	ldrb	r3, [r7, #19]
 8002576:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d02b      	beq.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002584:	4b0b      	ldr	r3, [pc, #44]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800258a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002592:	4908      	ldr	r1, [pc, #32]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002594:	4313      	orrs	r3, r2
 8002596:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800259e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80025a2:	d109      	bne.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025a4:	4b03      	ldr	r3, [pc, #12]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	4a02      	ldr	r2, [pc, #8]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80025ae:	60d3      	str	r3, [r2, #12]
 80025b0:	e014      	b.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80025b2:	bf00      	nop
 80025b4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80025c0:	d10c      	bne.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	3304      	adds	r3, #4
 80025c6:	2101      	movs	r1, #1
 80025c8:	4618      	mov	r0, r3
 80025ca:	f000 f867 	bl	800269c <RCCEx_PLLSAI1_Config>
 80025ce:	4603      	mov	r3, r0
 80025d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025d2:	7cfb      	ldrb	r3, [r7, #19]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80025d8:	7cfb      	ldrb	r3, [r7, #19]
 80025da:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d02f      	beq.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80025e8:	4b2b      	ldr	r3, [pc, #172]	@ (8002698 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80025ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ee:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80025f6:	4928      	ldr	r1, [pc, #160]	@ (8002698 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80025f8:	4313      	orrs	r3, r2
 80025fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002602:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002606:	d10d      	bne.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	3304      	adds	r3, #4
 800260c:	2102      	movs	r1, #2
 800260e:	4618      	mov	r0, r3
 8002610:	f000 f844 	bl	800269c <RCCEx_PLLSAI1_Config>
 8002614:	4603      	mov	r3, r0
 8002616:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002618:	7cfb      	ldrb	r3, [r7, #19]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d014      	beq.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800261e:	7cfb      	ldrb	r3, [r7, #19]
 8002620:	74bb      	strb	r3, [r7, #18]
 8002622:	e011      	b.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002628:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800262c:	d10c      	bne.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3320      	adds	r3, #32
 8002632:	2102      	movs	r1, #2
 8002634:	4618      	mov	r0, r3
 8002636:	f000 f925 	bl	8002884 <RCCEx_PLLSAI2_Config>
 800263a:	4603      	mov	r3, r0
 800263c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800263e:	7cfb      	ldrb	r3, [r7, #19]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002644:	7cfb      	ldrb	r3, [r7, #19]
 8002646:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d00a      	beq.n	800266a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002654:	4b10      	ldr	r3, [pc, #64]	@ (8002698 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800265a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002662:	490d      	ldr	r1, [pc, #52]	@ (8002698 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002664:	4313      	orrs	r3, r2
 8002666:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00b      	beq.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002676:	4b08      	ldr	r3, [pc, #32]	@ (8002698 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800267c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002686:	4904      	ldr	r1, [pc, #16]	@ (8002698 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002688:	4313      	orrs	r3, r2
 800268a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800268e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002690:	4618      	mov	r0, r3
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	40021000 	.word	0x40021000

0800269c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80026a6:	2300      	movs	r3, #0
 80026a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80026aa:	4b75      	ldr	r3, [pc, #468]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	f003 0303 	and.w	r3, r3, #3
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d018      	beq.n	80026e8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80026b6:	4b72      	ldr	r3, [pc, #456]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	f003 0203 	and.w	r2, r3, #3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d10d      	bne.n	80026e2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
       ||
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d009      	beq.n	80026e2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80026ce:	4b6c      	ldr	r3, [pc, #432]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	091b      	lsrs	r3, r3, #4
 80026d4:	f003 0307 	and.w	r3, r3, #7
 80026d8:	1c5a      	adds	r2, r3, #1
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
       ||
 80026de:	429a      	cmp	r2, r3
 80026e0:	d047      	beq.n	8002772 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	73fb      	strb	r3, [r7, #15]
 80026e6:	e044      	b.n	8002772 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2b03      	cmp	r3, #3
 80026ee:	d018      	beq.n	8002722 <RCCEx_PLLSAI1_Config+0x86>
 80026f0:	2b03      	cmp	r3, #3
 80026f2:	d825      	bhi.n	8002740 <RCCEx_PLLSAI1_Config+0xa4>
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d002      	beq.n	80026fe <RCCEx_PLLSAI1_Config+0x62>
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d009      	beq.n	8002710 <RCCEx_PLLSAI1_Config+0x74>
 80026fc:	e020      	b.n	8002740 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80026fe:	4b60      	ldr	r3, [pc, #384]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d11d      	bne.n	8002746 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800270e:	e01a      	b.n	8002746 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002710:	4b5b      	ldr	r3, [pc, #364]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002718:	2b00      	cmp	r3, #0
 800271a:	d116      	bne.n	800274a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002720:	e013      	b.n	800274a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002722:	4b57      	ldr	r3, [pc, #348]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10f      	bne.n	800274e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800272e:	4b54      	ldr	r3, [pc, #336]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d109      	bne.n	800274e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800273e:	e006      	b.n	800274e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	73fb      	strb	r3, [r7, #15]
      break;
 8002744:	e004      	b.n	8002750 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002746:	bf00      	nop
 8002748:	e002      	b.n	8002750 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800274a:	bf00      	nop
 800274c:	e000      	b.n	8002750 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800274e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002750:	7bfb      	ldrb	r3, [r7, #15]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d10d      	bne.n	8002772 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002756:	4b4a      	ldr	r3, [pc, #296]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6819      	ldr	r1, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	3b01      	subs	r3, #1
 8002768:	011b      	lsls	r3, r3, #4
 800276a:	430b      	orrs	r3, r1
 800276c:	4944      	ldr	r1, [pc, #272]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 800276e:	4313      	orrs	r3, r2
 8002770:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002772:	7bfb      	ldrb	r3, [r7, #15]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d17d      	bne.n	8002874 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002778:	4b41      	ldr	r3, [pc, #260]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a40      	ldr	r2, [pc, #256]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 800277e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002782:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002784:	f7fe fb88 	bl	8000e98 <HAL_GetTick>
 8002788:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800278a:	e009      	b.n	80027a0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800278c:	f7fe fb84 	bl	8000e98 <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	2b02      	cmp	r3, #2
 8002798:	d902      	bls.n	80027a0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	73fb      	strb	r3, [r7, #15]
        break;
 800279e:	e005      	b.n	80027ac <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80027a0:	4b37      	ldr	r3, [pc, #220]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1ef      	bne.n	800278c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80027ac:	7bfb      	ldrb	r3, [r7, #15]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d160      	bne.n	8002874 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d111      	bne.n	80027dc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80027b8:	4b31      	ldr	r3, [pc, #196]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027ba:	691b      	ldr	r3, [r3, #16]
 80027bc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80027c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	6892      	ldr	r2, [r2, #8]
 80027c8:	0211      	lsls	r1, r2, #8
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	68d2      	ldr	r2, [r2, #12]
 80027ce:	0912      	lsrs	r2, r2, #4
 80027d0:	0452      	lsls	r2, r2, #17
 80027d2:	430a      	orrs	r2, r1
 80027d4:	492a      	ldr	r1, [pc, #168]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027d6:	4313      	orrs	r3, r2
 80027d8:	610b      	str	r3, [r1, #16]
 80027da:	e027      	b.n	800282c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d112      	bne.n	8002808 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80027e2:	4b27      	ldr	r3, [pc, #156]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80027ea:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	6892      	ldr	r2, [r2, #8]
 80027f2:	0211      	lsls	r1, r2, #8
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	6912      	ldr	r2, [r2, #16]
 80027f8:	0852      	lsrs	r2, r2, #1
 80027fa:	3a01      	subs	r2, #1
 80027fc:	0552      	lsls	r2, r2, #21
 80027fe:	430a      	orrs	r2, r1
 8002800:	491f      	ldr	r1, [pc, #124]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002802:	4313      	orrs	r3, r2
 8002804:	610b      	str	r3, [r1, #16]
 8002806:	e011      	b.n	800282c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002808:	4b1d      	ldr	r3, [pc, #116]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 800280a:	691b      	ldr	r3, [r3, #16]
 800280c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002810:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	6892      	ldr	r2, [r2, #8]
 8002818:	0211      	lsls	r1, r2, #8
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	6952      	ldr	r2, [r2, #20]
 800281e:	0852      	lsrs	r2, r2, #1
 8002820:	3a01      	subs	r2, #1
 8002822:	0652      	lsls	r2, r2, #25
 8002824:	430a      	orrs	r2, r1
 8002826:	4916      	ldr	r1, [pc, #88]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002828:	4313      	orrs	r3, r2
 800282a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800282c:	4b14      	ldr	r3, [pc, #80]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a13      	ldr	r2, [pc, #76]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002832:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002836:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002838:	f7fe fb2e 	bl	8000e98 <HAL_GetTick>
 800283c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800283e:	e009      	b.n	8002854 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002840:	f7fe fb2a 	bl	8000e98 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b02      	cmp	r3, #2
 800284c:	d902      	bls.n	8002854 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	73fb      	strb	r3, [r7, #15]
          break;
 8002852:	e005      	b.n	8002860 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002854:	4b0a      	ldr	r3, [pc, #40]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d0ef      	beq.n	8002840 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002860:	7bfb      	ldrb	r3, [r7, #15]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d106      	bne.n	8002874 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002866:	4b06      	ldr	r3, [pc, #24]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002868:	691a      	ldr	r2, [r3, #16]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	699b      	ldr	r3, [r3, #24]
 800286e:	4904      	ldr	r1, [pc, #16]	@ (8002880 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002870:	4313      	orrs	r3, r2
 8002872:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002874:	7bfb      	ldrb	r3, [r7, #15]
}
 8002876:	4618      	mov	r0, r3
 8002878:	3710      	adds	r7, #16
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	40021000 	.word	0x40021000

08002884 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800288e:	2300      	movs	r3, #0
 8002890:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002892:	4b6a      	ldr	r3, [pc, #424]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	f003 0303 	and.w	r3, r3, #3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d018      	beq.n	80028d0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800289e:	4b67      	ldr	r3, [pc, #412]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	f003 0203 	and.w	r2, r3, #3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d10d      	bne.n	80028ca <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
       ||
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d009      	beq.n	80028ca <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80028b6:	4b61      	ldr	r3, [pc, #388]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	091b      	lsrs	r3, r3, #4
 80028bc:	f003 0307 	and.w	r3, r3, #7
 80028c0:	1c5a      	adds	r2, r3, #1
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
       ||
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d047      	beq.n	800295a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	73fb      	strb	r3, [r7, #15]
 80028ce:	e044      	b.n	800295a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2b03      	cmp	r3, #3
 80028d6:	d018      	beq.n	800290a <RCCEx_PLLSAI2_Config+0x86>
 80028d8:	2b03      	cmp	r3, #3
 80028da:	d825      	bhi.n	8002928 <RCCEx_PLLSAI2_Config+0xa4>
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d002      	beq.n	80028e6 <RCCEx_PLLSAI2_Config+0x62>
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d009      	beq.n	80028f8 <RCCEx_PLLSAI2_Config+0x74>
 80028e4:	e020      	b.n	8002928 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80028e6:	4b55      	ldr	r3, [pc, #340]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d11d      	bne.n	800292e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028f6:	e01a      	b.n	800292e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80028f8:	4b50      	ldr	r3, [pc, #320]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002900:	2b00      	cmp	r3, #0
 8002902:	d116      	bne.n	8002932 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002908:	e013      	b.n	8002932 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800290a:	4b4c      	ldr	r3, [pc, #304]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d10f      	bne.n	8002936 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002916:	4b49      	ldr	r3, [pc, #292]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d109      	bne.n	8002936 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002926:	e006      	b.n	8002936 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	73fb      	strb	r3, [r7, #15]
      break;
 800292c:	e004      	b.n	8002938 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800292e:	bf00      	nop
 8002930:	e002      	b.n	8002938 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002932:	bf00      	nop
 8002934:	e000      	b.n	8002938 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002936:	bf00      	nop
    }

    if(status == HAL_OK)
 8002938:	7bfb      	ldrb	r3, [r7, #15]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d10d      	bne.n	800295a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800293e:	4b3f      	ldr	r3, [pc, #252]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6819      	ldr	r1, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	3b01      	subs	r3, #1
 8002950:	011b      	lsls	r3, r3, #4
 8002952:	430b      	orrs	r3, r1
 8002954:	4939      	ldr	r1, [pc, #228]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002956:	4313      	orrs	r3, r2
 8002958:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800295a:	7bfb      	ldrb	r3, [r7, #15]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d167      	bne.n	8002a30 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002960:	4b36      	ldr	r3, [pc, #216]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a35      	ldr	r2, [pc, #212]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002966:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800296a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800296c:	f7fe fa94 	bl	8000e98 <HAL_GetTick>
 8002970:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002972:	e009      	b.n	8002988 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002974:	f7fe fa90 	bl	8000e98 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	2b02      	cmp	r3, #2
 8002980:	d902      	bls.n	8002988 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	73fb      	strb	r3, [r7, #15]
        break;
 8002986:	e005      	b.n	8002994 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002988:	4b2c      	ldr	r3, [pc, #176]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d1ef      	bne.n	8002974 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002994:	7bfb      	ldrb	r3, [r7, #15]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d14a      	bne.n	8002a30 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d111      	bne.n	80029c4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80029a0:	4b26      	ldr	r3, [pc, #152]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 80029a2:	695b      	ldr	r3, [r3, #20]
 80029a4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80029a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	6892      	ldr	r2, [r2, #8]
 80029b0:	0211      	lsls	r1, r2, #8
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	68d2      	ldr	r2, [r2, #12]
 80029b6:	0912      	lsrs	r2, r2, #4
 80029b8:	0452      	lsls	r2, r2, #17
 80029ba:	430a      	orrs	r2, r1
 80029bc:	491f      	ldr	r1, [pc, #124]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	614b      	str	r3, [r1, #20]
 80029c2:	e011      	b.n	80029e8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80029c4:	4b1d      	ldr	r3, [pc, #116]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80029cc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	6892      	ldr	r2, [r2, #8]
 80029d4:	0211      	lsls	r1, r2, #8
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	6912      	ldr	r2, [r2, #16]
 80029da:	0852      	lsrs	r2, r2, #1
 80029dc:	3a01      	subs	r2, #1
 80029de:	0652      	lsls	r2, r2, #25
 80029e0:	430a      	orrs	r2, r1
 80029e2:	4916      	ldr	r1, [pc, #88]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 80029e4:	4313      	orrs	r3, r2
 80029e6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80029e8:	4b14      	ldr	r3, [pc, #80]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a13      	ldr	r2, [pc, #76]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 80029ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f4:	f7fe fa50 	bl	8000e98 <HAL_GetTick>
 80029f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80029fa:	e009      	b.n	8002a10 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80029fc:	f7fe fa4c 	bl	8000e98 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d902      	bls.n	8002a10 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	73fb      	strb	r3, [r7, #15]
          break;
 8002a0e:	e005      	b.n	8002a1c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a10:	4b0a      	ldr	r3, [pc, #40]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0ef      	beq.n	80029fc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002a1c:	7bfb      	ldrb	r3, [r7, #15]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d106      	bne.n	8002a30 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002a22:	4b06      	ldr	r3, [pc, #24]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a24:	695a      	ldr	r2, [r3, #20]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	695b      	ldr	r3, [r3, #20]
 8002a2a:	4904      	ldr	r1, [pc, #16]	@ (8002a3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3710      	adds	r7, #16
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40021000 	.word	0x40021000

08002a40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e040      	b.n	8002ad4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d106      	bne.n	8002a68 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7fe f822 	bl	8000aac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2224      	movs	r2, #36	@ 0x24
 8002a6c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 0201 	bic.w	r2, r2, #1
 8002a7c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d002      	beq.n	8002a8c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 fae0 	bl	800304c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f000 f825 	bl	8002adc <UART_SetConfig>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d101      	bne.n	8002a9c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e01b      	b.n	8002ad4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	685a      	ldr	r2, [r3, #4]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002aaa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	689a      	ldr	r2, [r3, #8]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002aba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f042 0201 	orr.w	r2, r2, #1
 8002aca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f000 fb5f 	bl	8003190 <UART_CheckIdleState>
 8002ad2:	4603      	mov	r3, r0
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3708      	adds	r7, #8
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002adc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ae0:	b08a      	sub	sp, #40	@ 0x28
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	689a      	ldr	r2, [r3, #8]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	431a      	orrs	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	695b      	ldr	r3, [r3, #20]
 8002afa:	431a      	orrs	r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	69db      	ldr	r3, [r3, #28]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	4ba4      	ldr	r3, [pc, #656]	@ (8002d9c <UART_SetConfig+0x2c0>)
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	6812      	ldr	r2, [r2, #0]
 8002b12:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002b14:	430b      	orrs	r3, r1
 8002b16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	68da      	ldr	r2, [r3, #12]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a99      	ldr	r2, [pc, #612]	@ (8002da0 <UART_SetConfig+0x2c4>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d004      	beq.n	8002b48 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6a1b      	ldr	r3, [r3, #32]
 8002b42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b44:	4313      	orrs	r3, r2
 8002b46:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b58:	430a      	orrs	r2, r1
 8002b5a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a90      	ldr	r2, [pc, #576]	@ (8002da4 <UART_SetConfig+0x2c8>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d126      	bne.n	8002bb4 <UART_SetConfig+0xd8>
 8002b66:	4b90      	ldr	r3, [pc, #576]	@ (8002da8 <UART_SetConfig+0x2cc>)
 8002b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b6c:	f003 0303 	and.w	r3, r3, #3
 8002b70:	2b03      	cmp	r3, #3
 8002b72:	d81b      	bhi.n	8002bac <UART_SetConfig+0xd0>
 8002b74:	a201      	add	r2, pc, #4	@ (adr r2, 8002b7c <UART_SetConfig+0xa0>)
 8002b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b7a:	bf00      	nop
 8002b7c:	08002b8d 	.word	0x08002b8d
 8002b80:	08002b9d 	.word	0x08002b9d
 8002b84:	08002b95 	.word	0x08002b95
 8002b88:	08002ba5 	.word	0x08002ba5
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b92:	e116      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002b94:	2302      	movs	r3, #2
 8002b96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b9a:	e112      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002b9c:	2304      	movs	r3, #4
 8002b9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ba2:	e10e      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002ba4:	2308      	movs	r3, #8
 8002ba6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002baa:	e10a      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002bac:	2310      	movs	r3, #16
 8002bae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bb2:	e106      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a7c      	ldr	r2, [pc, #496]	@ (8002dac <UART_SetConfig+0x2d0>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d138      	bne.n	8002c30 <UART_SetConfig+0x154>
 8002bbe:	4b7a      	ldr	r3, [pc, #488]	@ (8002da8 <UART_SetConfig+0x2cc>)
 8002bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bc4:	f003 030c 	and.w	r3, r3, #12
 8002bc8:	2b0c      	cmp	r3, #12
 8002bca:	d82d      	bhi.n	8002c28 <UART_SetConfig+0x14c>
 8002bcc:	a201      	add	r2, pc, #4	@ (adr r2, 8002bd4 <UART_SetConfig+0xf8>)
 8002bce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd2:	bf00      	nop
 8002bd4:	08002c09 	.word	0x08002c09
 8002bd8:	08002c29 	.word	0x08002c29
 8002bdc:	08002c29 	.word	0x08002c29
 8002be0:	08002c29 	.word	0x08002c29
 8002be4:	08002c19 	.word	0x08002c19
 8002be8:	08002c29 	.word	0x08002c29
 8002bec:	08002c29 	.word	0x08002c29
 8002bf0:	08002c29 	.word	0x08002c29
 8002bf4:	08002c11 	.word	0x08002c11
 8002bf8:	08002c29 	.word	0x08002c29
 8002bfc:	08002c29 	.word	0x08002c29
 8002c00:	08002c29 	.word	0x08002c29
 8002c04:	08002c21 	.word	0x08002c21
 8002c08:	2300      	movs	r3, #0
 8002c0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c0e:	e0d8      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002c10:	2302      	movs	r3, #2
 8002c12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c16:	e0d4      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002c18:	2304      	movs	r3, #4
 8002c1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c1e:	e0d0      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002c20:	2308      	movs	r3, #8
 8002c22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c26:	e0cc      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002c28:	2310      	movs	r3, #16
 8002c2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c2e:	e0c8      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a5e      	ldr	r2, [pc, #376]	@ (8002db0 <UART_SetConfig+0x2d4>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d125      	bne.n	8002c86 <UART_SetConfig+0x1aa>
 8002c3a:	4b5b      	ldr	r3, [pc, #364]	@ (8002da8 <UART_SetConfig+0x2cc>)
 8002c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c40:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002c44:	2b30      	cmp	r3, #48	@ 0x30
 8002c46:	d016      	beq.n	8002c76 <UART_SetConfig+0x19a>
 8002c48:	2b30      	cmp	r3, #48	@ 0x30
 8002c4a:	d818      	bhi.n	8002c7e <UART_SetConfig+0x1a2>
 8002c4c:	2b20      	cmp	r3, #32
 8002c4e:	d00a      	beq.n	8002c66 <UART_SetConfig+0x18a>
 8002c50:	2b20      	cmp	r3, #32
 8002c52:	d814      	bhi.n	8002c7e <UART_SetConfig+0x1a2>
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d002      	beq.n	8002c5e <UART_SetConfig+0x182>
 8002c58:	2b10      	cmp	r3, #16
 8002c5a:	d008      	beq.n	8002c6e <UART_SetConfig+0x192>
 8002c5c:	e00f      	b.n	8002c7e <UART_SetConfig+0x1a2>
 8002c5e:	2300      	movs	r3, #0
 8002c60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c64:	e0ad      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002c66:	2302      	movs	r3, #2
 8002c68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c6c:	e0a9      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002c6e:	2304      	movs	r3, #4
 8002c70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c74:	e0a5      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002c76:	2308      	movs	r3, #8
 8002c78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c7c:	e0a1      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002c7e:	2310      	movs	r3, #16
 8002c80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c84:	e09d      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a4a      	ldr	r2, [pc, #296]	@ (8002db4 <UART_SetConfig+0x2d8>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d125      	bne.n	8002cdc <UART_SetConfig+0x200>
 8002c90:	4b45      	ldr	r3, [pc, #276]	@ (8002da8 <UART_SetConfig+0x2cc>)
 8002c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c96:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002c9a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002c9c:	d016      	beq.n	8002ccc <UART_SetConfig+0x1f0>
 8002c9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002ca0:	d818      	bhi.n	8002cd4 <UART_SetConfig+0x1f8>
 8002ca2:	2b80      	cmp	r3, #128	@ 0x80
 8002ca4:	d00a      	beq.n	8002cbc <UART_SetConfig+0x1e0>
 8002ca6:	2b80      	cmp	r3, #128	@ 0x80
 8002ca8:	d814      	bhi.n	8002cd4 <UART_SetConfig+0x1f8>
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d002      	beq.n	8002cb4 <UART_SetConfig+0x1d8>
 8002cae:	2b40      	cmp	r3, #64	@ 0x40
 8002cb0:	d008      	beq.n	8002cc4 <UART_SetConfig+0x1e8>
 8002cb2:	e00f      	b.n	8002cd4 <UART_SetConfig+0x1f8>
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cba:	e082      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cc2:	e07e      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002cc4:	2304      	movs	r3, #4
 8002cc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cca:	e07a      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002ccc:	2308      	movs	r3, #8
 8002cce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cd2:	e076      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002cd4:	2310      	movs	r3, #16
 8002cd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cda:	e072      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a35      	ldr	r2, [pc, #212]	@ (8002db8 <UART_SetConfig+0x2dc>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d12a      	bne.n	8002d3c <UART_SetConfig+0x260>
 8002ce6:	4b30      	ldr	r3, [pc, #192]	@ (8002da8 <UART_SetConfig+0x2cc>)
 8002ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cf0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002cf4:	d01a      	beq.n	8002d2c <UART_SetConfig+0x250>
 8002cf6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002cfa:	d81b      	bhi.n	8002d34 <UART_SetConfig+0x258>
 8002cfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d00:	d00c      	beq.n	8002d1c <UART_SetConfig+0x240>
 8002d02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d06:	d815      	bhi.n	8002d34 <UART_SetConfig+0x258>
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d003      	beq.n	8002d14 <UART_SetConfig+0x238>
 8002d0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d10:	d008      	beq.n	8002d24 <UART_SetConfig+0x248>
 8002d12:	e00f      	b.n	8002d34 <UART_SetConfig+0x258>
 8002d14:	2300      	movs	r3, #0
 8002d16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d1a:	e052      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d22:	e04e      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002d24:	2304      	movs	r3, #4
 8002d26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d2a:	e04a      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002d2c:	2308      	movs	r3, #8
 8002d2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d32:	e046      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002d34:	2310      	movs	r3, #16
 8002d36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d3a:	e042      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a17      	ldr	r2, [pc, #92]	@ (8002da0 <UART_SetConfig+0x2c4>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d13a      	bne.n	8002dbc <UART_SetConfig+0x2e0>
 8002d46:	4b18      	ldr	r3, [pc, #96]	@ (8002da8 <UART_SetConfig+0x2cc>)
 8002d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d4c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002d50:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002d54:	d01a      	beq.n	8002d8c <UART_SetConfig+0x2b0>
 8002d56:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002d5a:	d81b      	bhi.n	8002d94 <UART_SetConfig+0x2b8>
 8002d5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d60:	d00c      	beq.n	8002d7c <UART_SetConfig+0x2a0>
 8002d62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d66:	d815      	bhi.n	8002d94 <UART_SetConfig+0x2b8>
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d003      	beq.n	8002d74 <UART_SetConfig+0x298>
 8002d6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d70:	d008      	beq.n	8002d84 <UART_SetConfig+0x2a8>
 8002d72:	e00f      	b.n	8002d94 <UART_SetConfig+0x2b8>
 8002d74:	2300      	movs	r3, #0
 8002d76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d7a:	e022      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d82:	e01e      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002d84:	2304      	movs	r3, #4
 8002d86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d8a:	e01a      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002d8c:	2308      	movs	r3, #8
 8002d8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d92:	e016      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002d94:	2310      	movs	r3, #16
 8002d96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d9a:	e012      	b.n	8002dc2 <UART_SetConfig+0x2e6>
 8002d9c:	efff69f3 	.word	0xefff69f3
 8002da0:	40008000 	.word	0x40008000
 8002da4:	40013800 	.word	0x40013800
 8002da8:	40021000 	.word	0x40021000
 8002dac:	40004400 	.word	0x40004400
 8002db0:	40004800 	.word	0x40004800
 8002db4:	40004c00 	.word	0x40004c00
 8002db8:	40005000 	.word	0x40005000
 8002dbc:	2310      	movs	r3, #16
 8002dbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a9f      	ldr	r2, [pc, #636]	@ (8003044 <UART_SetConfig+0x568>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d17a      	bne.n	8002ec2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002dcc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002dd0:	2b08      	cmp	r3, #8
 8002dd2:	d824      	bhi.n	8002e1e <UART_SetConfig+0x342>
 8002dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8002ddc <UART_SetConfig+0x300>)
 8002dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dda:	bf00      	nop
 8002ddc:	08002e01 	.word	0x08002e01
 8002de0:	08002e1f 	.word	0x08002e1f
 8002de4:	08002e09 	.word	0x08002e09
 8002de8:	08002e1f 	.word	0x08002e1f
 8002dec:	08002e0f 	.word	0x08002e0f
 8002df0:	08002e1f 	.word	0x08002e1f
 8002df4:	08002e1f 	.word	0x08002e1f
 8002df8:	08002e1f 	.word	0x08002e1f
 8002dfc:	08002e17 	.word	0x08002e17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e00:	f7ff f8d6 	bl	8001fb0 <HAL_RCC_GetPCLK1Freq>
 8002e04:	61f8      	str	r0, [r7, #28]
        break;
 8002e06:	e010      	b.n	8002e2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e08:	4b8f      	ldr	r3, [pc, #572]	@ (8003048 <UART_SetConfig+0x56c>)
 8002e0a:	61fb      	str	r3, [r7, #28]
        break;
 8002e0c:	e00d      	b.n	8002e2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e0e:	f7ff f837 	bl	8001e80 <HAL_RCC_GetSysClockFreq>
 8002e12:	61f8      	str	r0, [r7, #28]
        break;
 8002e14:	e009      	b.n	8002e2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e1a:	61fb      	str	r3, [r7, #28]
        break;
 8002e1c:	e005      	b.n	8002e2a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002e28:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	f000 80fb 	beq.w	8003028 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	685a      	ldr	r2, [r3, #4]
 8002e36:	4613      	mov	r3, r2
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	4413      	add	r3, r2
 8002e3c:	69fa      	ldr	r2, [r7, #28]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d305      	bcc.n	8002e4e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002e48:	69fa      	ldr	r2, [r7, #28]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d903      	bls.n	8002e56 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002e54:	e0e8      	b.n	8003028 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	461c      	mov	r4, r3
 8002e5c:	4615      	mov	r5, r2
 8002e5e:	f04f 0200 	mov.w	r2, #0
 8002e62:	f04f 0300 	mov.w	r3, #0
 8002e66:	022b      	lsls	r3, r5, #8
 8002e68:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002e6c:	0222      	lsls	r2, r4, #8
 8002e6e:	68f9      	ldr	r1, [r7, #12]
 8002e70:	6849      	ldr	r1, [r1, #4]
 8002e72:	0849      	lsrs	r1, r1, #1
 8002e74:	2000      	movs	r0, #0
 8002e76:	4688      	mov	r8, r1
 8002e78:	4681      	mov	r9, r0
 8002e7a:	eb12 0a08 	adds.w	sl, r2, r8
 8002e7e:	eb43 0b09 	adc.w	fp, r3, r9
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	603b      	str	r3, [r7, #0]
 8002e8a:	607a      	str	r2, [r7, #4]
 8002e8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e90:	4650      	mov	r0, sl
 8002e92:	4659      	mov	r1, fp
 8002e94:	f7fd f9ec 	bl	8000270 <__aeabi_uldivmod>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ea6:	d308      	bcc.n	8002eba <UART_SetConfig+0x3de>
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002eae:	d204      	bcs.n	8002eba <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	60da      	str	r2, [r3, #12]
 8002eb8:	e0b6      	b.n	8003028 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002ec0:	e0b2      	b.n	8003028 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	69db      	ldr	r3, [r3, #28]
 8002ec6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002eca:	d15e      	bne.n	8002f8a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8002ecc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002ed0:	2b08      	cmp	r3, #8
 8002ed2:	d828      	bhi.n	8002f26 <UART_SetConfig+0x44a>
 8002ed4:	a201      	add	r2, pc, #4	@ (adr r2, 8002edc <UART_SetConfig+0x400>)
 8002ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eda:	bf00      	nop
 8002edc:	08002f01 	.word	0x08002f01
 8002ee0:	08002f09 	.word	0x08002f09
 8002ee4:	08002f11 	.word	0x08002f11
 8002ee8:	08002f27 	.word	0x08002f27
 8002eec:	08002f17 	.word	0x08002f17
 8002ef0:	08002f27 	.word	0x08002f27
 8002ef4:	08002f27 	.word	0x08002f27
 8002ef8:	08002f27 	.word	0x08002f27
 8002efc:	08002f1f 	.word	0x08002f1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f00:	f7ff f856 	bl	8001fb0 <HAL_RCC_GetPCLK1Freq>
 8002f04:	61f8      	str	r0, [r7, #28]
        break;
 8002f06:	e014      	b.n	8002f32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f08:	f7ff f868 	bl	8001fdc <HAL_RCC_GetPCLK2Freq>
 8002f0c:	61f8      	str	r0, [r7, #28]
        break;
 8002f0e:	e010      	b.n	8002f32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002f10:	4b4d      	ldr	r3, [pc, #308]	@ (8003048 <UART_SetConfig+0x56c>)
 8002f12:	61fb      	str	r3, [r7, #28]
        break;
 8002f14:	e00d      	b.n	8002f32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f16:	f7fe ffb3 	bl	8001e80 <HAL_RCC_GetSysClockFreq>
 8002f1a:	61f8      	str	r0, [r7, #28]
        break;
 8002f1c:	e009      	b.n	8002f32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f22:	61fb      	str	r3, [r7, #28]
        break;
 8002f24:	e005      	b.n	8002f32 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002f30:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d077      	beq.n	8003028 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	005a      	lsls	r2, r3, #1
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	085b      	lsrs	r3, r3, #1
 8002f42:	441a      	add	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f4c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	2b0f      	cmp	r3, #15
 8002f52:	d916      	bls.n	8002f82 <UART_SetConfig+0x4a6>
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f5a:	d212      	bcs.n	8002f82 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	f023 030f 	bic.w	r3, r3, #15
 8002f64:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	085b      	lsrs	r3, r3, #1
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	f003 0307 	and.w	r3, r3, #7
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	8afb      	ldrh	r3, [r7, #22]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	8afa      	ldrh	r2, [r7, #22]
 8002f7e:	60da      	str	r2, [r3, #12]
 8002f80:	e052      	b.n	8003028 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002f88:	e04e      	b.n	8003028 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002f8a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002f8e:	2b08      	cmp	r3, #8
 8002f90:	d827      	bhi.n	8002fe2 <UART_SetConfig+0x506>
 8002f92:	a201      	add	r2, pc, #4	@ (adr r2, 8002f98 <UART_SetConfig+0x4bc>)
 8002f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f98:	08002fbd 	.word	0x08002fbd
 8002f9c:	08002fc5 	.word	0x08002fc5
 8002fa0:	08002fcd 	.word	0x08002fcd
 8002fa4:	08002fe3 	.word	0x08002fe3
 8002fa8:	08002fd3 	.word	0x08002fd3
 8002fac:	08002fe3 	.word	0x08002fe3
 8002fb0:	08002fe3 	.word	0x08002fe3
 8002fb4:	08002fe3 	.word	0x08002fe3
 8002fb8:	08002fdb 	.word	0x08002fdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002fbc:	f7fe fff8 	bl	8001fb0 <HAL_RCC_GetPCLK1Freq>
 8002fc0:	61f8      	str	r0, [r7, #28]
        break;
 8002fc2:	e014      	b.n	8002fee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002fc4:	f7ff f80a 	bl	8001fdc <HAL_RCC_GetPCLK2Freq>
 8002fc8:	61f8      	str	r0, [r7, #28]
        break;
 8002fca:	e010      	b.n	8002fee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002fcc:	4b1e      	ldr	r3, [pc, #120]	@ (8003048 <UART_SetConfig+0x56c>)
 8002fce:	61fb      	str	r3, [r7, #28]
        break;
 8002fd0:	e00d      	b.n	8002fee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fd2:	f7fe ff55 	bl	8001e80 <HAL_RCC_GetSysClockFreq>
 8002fd6:	61f8      	str	r0, [r7, #28]
        break;
 8002fd8:	e009      	b.n	8002fee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002fda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002fde:	61fb      	str	r3, [r7, #28]
        break;
 8002fe0:	e005      	b.n	8002fee <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002fec:	bf00      	nop
    }

    if (pclk != 0U)
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d019      	beq.n	8003028 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	085a      	lsrs	r2, r3, #1
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	441a      	add	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	fbb2 f3f3 	udiv	r3, r2, r3
 8003006:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003008:	69bb      	ldr	r3, [r7, #24]
 800300a:	2b0f      	cmp	r3, #15
 800300c:	d909      	bls.n	8003022 <UART_SetConfig+0x546>
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003014:	d205      	bcs.n	8003022 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003016:	69bb      	ldr	r3, [r7, #24]
 8003018:	b29a      	uxth	r2, r3
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	60da      	str	r2, [r3, #12]
 8003020:	e002      	b.n	8003028 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2200      	movs	r2, #0
 800302c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003034:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003038:	4618      	mov	r0, r3
 800303a:	3728      	adds	r7, #40	@ 0x28
 800303c:	46bd      	mov	sp, r7
 800303e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003042:	bf00      	nop
 8003044:	40008000 	.word	0x40008000
 8003048:	00f42400 	.word	0x00f42400

0800304c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003058:	f003 0308 	and.w	r3, r3, #8
 800305c:	2b00      	cmp	r3, #0
 800305e:	d00a      	beq.n	8003076 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00a      	beq.n	8003098 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	430a      	orrs	r2, r1
 8003096:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309c:	f003 0302 	and.w	r3, r3, #2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00a      	beq.n	80030ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	430a      	orrs	r2, r1
 80030b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030be:	f003 0304 	and.w	r3, r3, #4
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00a      	beq.n	80030dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	430a      	orrs	r2, r1
 80030da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e0:	f003 0310 	and.w	r3, r3, #16
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d00a      	beq.n	80030fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	430a      	orrs	r2, r1
 80030fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003102:	f003 0320 	and.w	r3, r3, #32
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00a      	beq.n	8003120 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	430a      	orrs	r2, r1
 800311e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003124:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003128:	2b00      	cmp	r3, #0
 800312a:	d01a      	beq.n	8003162 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	430a      	orrs	r2, r1
 8003140:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003146:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800314a:	d10a      	bne.n	8003162 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	430a      	orrs	r2, r1
 8003160:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00a      	beq.n	8003184 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	430a      	orrs	r2, r1
 8003182:	605a      	str	r2, [r3, #4]
  }
}
 8003184:	bf00      	nop
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b098      	sub	sp, #96	@ 0x60
 8003194:	af02      	add	r7, sp, #8
 8003196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2200      	movs	r2, #0
 800319c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80031a0:	f7fd fe7a 	bl	8000e98 <HAL_GetTick>
 80031a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0308 	and.w	r3, r3, #8
 80031b0:	2b08      	cmp	r3, #8
 80031b2:	d12e      	bne.n	8003212 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80031b8:	9300      	str	r3, [sp, #0]
 80031ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031bc:	2200      	movs	r2, #0
 80031be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f000 f88c 	bl	80032e0 <UART_WaitOnFlagUntilTimeout>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d021      	beq.n	8003212 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031d6:	e853 3f00 	ldrex	r3, [r3]
 80031da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80031dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	461a      	mov	r2, r3
 80031ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80031ee:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80031f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80031f4:	e841 2300 	strex	r3, r2, [r1]
 80031f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80031fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d1e6      	bne.n	80031ce <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2220      	movs	r2, #32
 8003204:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e062      	b.n	80032d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0304 	and.w	r3, r3, #4
 800321c:	2b04      	cmp	r3, #4
 800321e:	d149      	bne.n	80032b4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003220:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003224:	9300      	str	r3, [sp, #0]
 8003226:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003228:	2200      	movs	r2, #0
 800322a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 f856 	bl	80032e0 <UART_WaitOnFlagUntilTimeout>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d03c      	beq.n	80032b4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003242:	e853 3f00 	ldrex	r3, [r3]
 8003246:	623b      	str	r3, [r7, #32]
   return(result);
 8003248:	6a3b      	ldr	r3, [r7, #32]
 800324a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800324e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	461a      	mov	r2, r3
 8003256:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003258:	633b      	str	r3, [r7, #48]	@ 0x30
 800325a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800325c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800325e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003260:	e841 2300 	strex	r3, r2, [r1]
 8003264:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1e6      	bne.n	800323a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	3308      	adds	r3, #8
 8003272:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	e853 3f00 	ldrex	r3, [r3]
 800327a:	60fb      	str	r3, [r7, #12]
   return(result);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f023 0301 	bic.w	r3, r3, #1
 8003282:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	3308      	adds	r3, #8
 800328a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800328c:	61fa      	str	r2, [r7, #28]
 800328e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003290:	69b9      	ldr	r1, [r7, #24]
 8003292:	69fa      	ldr	r2, [r7, #28]
 8003294:	e841 2300 	strex	r3, r2, [r1]
 8003298:	617b      	str	r3, [r7, #20]
   return(result);
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d1e5      	bne.n	800326c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2220      	movs	r2, #32
 80032a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e011      	b.n	80032d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2220      	movs	r2, #32
 80032b8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2220      	movs	r2, #32
 80032be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3758      	adds	r7, #88	@ 0x58
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	60b9      	str	r1, [r7, #8]
 80032ea:	603b      	str	r3, [r7, #0]
 80032ec:	4613      	mov	r3, r2
 80032ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032f0:	e04f      	b.n	8003392 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032f8:	d04b      	beq.n	8003392 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032fa:	f7fd fdcd 	bl	8000e98 <HAL_GetTick>
 80032fe:	4602      	mov	r2, r0
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	429a      	cmp	r2, r3
 8003308:	d302      	bcc.n	8003310 <UART_WaitOnFlagUntilTimeout+0x30>
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d101      	bne.n	8003314 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e04e      	b.n	80033b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0304 	and.w	r3, r3, #4
 800331e:	2b00      	cmp	r3, #0
 8003320:	d037      	beq.n	8003392 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	2b80      	cmp	r3, #128	@ 0x80
 8003326:	d034      	beq.n	8003392 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	2b40      	cmp	r3, #64	@ 0x40
 800332c:	d031      	beq.n	8003392 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	69db      	ldr	r3, [r3, #28]
 8003334:	f003 0308 	and.w	r3, r3, #8
 8003338:	2b08      	cmp	r3, #8
 800333a:	d110      	bne.n	800335e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2208      	movs	r2, #8
 8003342:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003344:	68f8      	ldr	r0, [r7, #12]
 8003346:	f000 f838 	bl	80033ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2208      	movs	r2, #8
 800334e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e029      	b.n	80033b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	69db      	ldr	r3, [r3, #28]
 8003364:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003368:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800336c:	d111      	bne.n	8003392 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003376:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003378:	68f8      	ldr	r0, [r7, #12]
 800337a:	f000 f81e 	bl	80033ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2220      	movs	r2, #32
 8003382:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e00f      	b.n	80033b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	69da      	ldr	r2, [r3, #28]
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	4013      	ands	r3, r2
 800339c:	68ba      	ldr	r2, [r7, #8]
 800339e:	429a      	cmp	r2, r3
 80033a0:	bf0c      	ite	eq
 80033a2:	2301      	moveq	r3, #1
 80033a4:	2300      	movne	r3, #0
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	461a      	mov	r2, r3
 80033aa:	79fb      	ldrb	r3, [r7, #7]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d0a0      	beq.n	80032f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033b0:	2300      	movs	r3, #0
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3710      	adds	r7, #16
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80033ba:	b480      	push	{r7}
 80033bc:	b095      	sub	sp, #84	@ 0x54
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033ca:	e853 3f00 	ldrex	r3, [r3]
 80033ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80033d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	461a      	mov	r2, r3
 80033de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80033e2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80033e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033e8:	e841 2300 	strex	r3, r2, [r1]
 80033ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80033ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d1e6      	bne.n	80033c2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	3308      	adds	r3, #8
 80033fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033fc:	6a3b      	ldr	r3, [r7, #32]
 80033fe:	e853 3f00 	ldrex	r3, [r3]
 8003402:	61fb      	str	r3, [r7, #28]
   return(result);
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	f023 0301 	bic.w	r3, r3, #1
 800340a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	3308      	adds	r3, #8
 8003412:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003414:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003416:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003418:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800341a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800341c:	e841 2300 	strex	r3, r2, [r1]
 8003420:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003424:	2b00      	cmp	r3, #0
 8003426:	d1e5      	bne.n	80033f4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800342c:	2b01      	cmp	r3, #1
 800342e:	d118      	bne.n	8003462 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	e853 3f00 	ldrex	r3, [r3]
 800343c:	60bb      	str	r3, [r7, #8]
   return(result);
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	f023 0310 	bic.w	r3, r3, #16
 8003444:	647b      	str	r3, [r7, #68]	@ 0x44
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	461a      	mov	r2, r3
 800344c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800344e:	61bb      	str	r3, [r7, #24]
 8003450:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003452:	6979      	ldr	r1, [r7, #20]
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	e841 2300 	strex	r3, r2, [r1]
 800345a:	613b      	str	r3, [r7, #16]
   return(result);
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d1e6      	bne.n	8003430 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2220      	movs	r2, #32
 8003466:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003476:	bf00      	nop
 8003478:	3754      	adds	r7, #84	@ 0x54
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr

08003482 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003482:	b480      	push	{r7}
 8003484:	b085      	sub	sp, #20
 8003486:	af00      	add	r7, sp, #0
 8003488:	4603      	mov	r3, r0
 800348a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800348c:	2300      	movs	r3, #0
 800348e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003490:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003494:	2b84      	cmp	r3, #132	@ 0x84
 8003496:	d005      	beq.n	80034a4 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003498:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	4413      	add	r3, r2
 80034a0:	3303      	adds	r3, #3
 80034a2:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80034a4:	68fb      	ldr	r3, [r7, #12]
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3714      	adds	r7, #20
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr

080034b2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80034b2:	b580      	push	{r7, lr}
 80034b4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80034b6:	f000 ffc5 	bl	8004444 <vTaskStartScheduler>
  
  return osOK;
 80034ba:	2300      	movs	r3, #0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	bd80      	pop	{r7, pc}

080034c0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80034c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034c2:	b089      	sub	sp, #36	@ 0x24
 80034c4:	af04      	add	r7, sp, #16
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d020      	beq.n	8003514 <osThreadCreate+0x54>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d01c      	beq.n	8003514 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685c      	ldr	r4, [r3, #4]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	691e      	ldr	r6, [r3, #16]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7ff ffc8 	bl	8003482 <makeFreeRtosPriority>
 80034f2:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	695b      	ldr	r3, [r3, #20]
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80034fc:	9202      	str	r2, [sp, #8]
 80034fe:	9301      	str	r3, [sp, #4]
 8003500:	9100      	str	r1, [sp, #0]
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	4632      	mov	r2, r6
 8003506:	4629      	mov	r1, r5
 8003508:	4620      	mov	r0, r4
 800350a:	f000 fdcd 	bl	80040a8 <xTaskCreateStatic>
 800350e:	4603      	mov	r3, r0
 8003510:	60fb      	str	r3, [r7, #12]
 8003512:	e01c      	b.n	800354e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685c      	ldr	r4, [r3, #4]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003520:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003528:	4618      	mov	r0, r3
 800352a:	f7ff ffaa 	bl	8003482 <makeFreeRtosPriority>
 800352e:	4602      	mov	r2, r0
 8003530:	f107 030c 	add.w	r3, r7, #12
 8003534:	9301      	str	r3, [sp, #4]
 8003536:	9200      	str	r2, [sp, #0]
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	4632      	mov	r2, r6
 800353c:	4629      	mov	r1, r5
 800353e:	4620      	mov	r0, r4
 8003540:	f000 fe12 	bl	8004168 <xTaskCreate>
 8003544:	4603      	mov	r3, r0
 8003546:	2b01      	cmp	r3, #1
 8003548:	d001      	beq.n	800354e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800354a:	2300      	movs	r3, #0
 800354c:	e000      	b.n	8003550 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800354e:	68fb      	ldr	r3, [r7, #12]
}
 8003550:	4618      	mov	r0, r3
 8003552:	3714      	adds	r7, #20
 8003554:	46bd      	mov	sp, r7
 8003556:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003558 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <osDelay+0x16>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	e000      	b.n	8003570 <osDelay+0x18>
 800356e:	2301      	movs	r3, #1
 8003570:	4618      	mov	r0, r3
 8003572:	f000 ff31 	bl	80043d8 <vTaskDelay>
  
  return osOK;
 8003576:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003578:	4618      	mov	r0, r3
 800357a:	3710      	adds	r7, #16
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}

08003580 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f103 0208 	add.w	r2, r3, #8
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f04f 32ff 	mov.w	r2, #4294967295
 8003598:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f103 0208 	add.w	r2, r3, #8
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f103 0208 	add.w	r2, r3, #8
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80035ce:	bf00      	nop
 80035d0:	370c      	adds	r7, #12
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr

080035da <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80035da:	b480      	push	{r7}
 80035dc:	b085      	sub	sp, #20
 80035de:	af00      	add	r7, sp, #0
 80035e0:	6078      	str	r0, [r7, #4]
 80035e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	68fa      	ldr	r2, [r7, #12]
 80035ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	683a      	ldr	r2, [r7, #0]
 80035fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	683a      	ldr	r2, [r7, #0]
 8003604:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	1c5a      	adds	r2, r3, #1
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	601a      	str	r2, [r3, #0]
}
 8003616:	bf00      	nop
 8003618:	3714      	adds	r7, #20
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr

08003622 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003622:	b480      	push	{r7}
 8003624:	b085      	sub	sp, #20
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
 800362a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003638:	d103      	bne.n	8003642 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	60fb      	str	r3, [r7, #12]
 8003640:	e00c      	b.n	800365c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	3308      	adds	r3, #8
 8003646:	60fb      	str	r3, [r7, #12]
 8003648:	e002      	b.n	8003650 <vListInsert+0x2e>
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	60fb      	str	r3, [r7, #12]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	68ba      	ldr	r2, [r7, #8]
 8003658:	429a      	cmp	r2, r3
 800365a:	d2f6      	bcs.n	800364a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	685a      	ldr	r2, [r3, #4]
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	1c5a      	adds	r2, r3, #1
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	601a      	str	r2, [r3, #0]
}
 8003688:	bf00      	nop
 800368a:	3714      	adds	r7, #20
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003694:	b480      	push	{r7}
 8003696:	b085      	sub	sp, #20
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	691b      	ldr	r3, [r3, #16]
 80036a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	6892      	ldr	r2, [r2, #8]
 80036aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	6852      	ldr	r2, [r2, #4]
 80036b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d103      	bne.n	80036c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	689a      	ldr	r2, [r3, #8]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2200      	movs	r2, #0
 80036cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	1e5a      	subs	r2, r3, #1
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3714      	adds	r7, #20
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d10b      	bne.n	8003714 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80036fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003700:	f383 8811 	msr	BASEPRI, r3
 8003704:	f3bf 8f6f 	isb	sy
 8003708:	f3bf 8f4f 	dsb	sy
 800370c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800370e:	bf00      	nop
 8003710:	bf00      	nop
 8003712:	e7fd      	b.n	8003710 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003714:	f001 fdf8 	bl	8005308 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003720:	68f9      	ldr	r1, [r7, #12]
 8003722:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003724:	fb01 f303 	mul.w	r3, r1, r3
 8003728:	441a      	add	r2, r3
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2200      	movs	r2, #0
 8003732:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003744:	3b01      	subs	r3, #1
 8003746:	68f9      	ldr	r1, [r7, #12]
 8003748:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800374a:	fb01 f303 	mul.w	r3, r1, r3
 800374e:	441a      	add	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	22ff      	movs	r2, #255	@ 0xff
 8003758:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	22ff      	movs	r2, #255	@ 0xff
 8003760:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d114      	bne.n	8003794 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	691b      	ldr	r3, [r3, #16]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d01a      	beq.n	80037a8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	3310      	adds	r3, #16
 8003776:	4618      	mov	r0, r3
 8003778:	f001 f8ae 	bl	80048d8 <xTaskRemoveFromEventList>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d012      	beq.n	80037a8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003782:	4b0d      	ldr	r3, [pc, #52]	@ (80037b8 <xQueueGenericReset+0xd0>)
 8003784:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003788:	601a      	str	r2, [r3, #0]
 800378a:	f3bf 8f4f 	dsb	sy
 800378e:	f3bf 8f6f 	isb	sy
 8003792:	e009      	b.n	80037a8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	3310      	adds	r3, #16
 8003798:	4618      	mov	r0, r3
 800379a:	f7ff fef1 	bl	8003580 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	3324      	adds	r3, #36	@ 0x24
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7ff feec 	bl	8003580 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80037a8:	f001 fde0 	bl	800536c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80037ac:	2301      	movs	r3, #1
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	e000ed04 	.word	0xe000ed04

080037bc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b08a      	sub	sp, #40	@ 0x28
 80037c0:	af02      	add	r7, sp, #8
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	4613      	mov	r3, r2
 80037c8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d10b      	bne.n	80037e8 <xQueueGenericCreate+0x2c>
	__asm volatile
 80037d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037d4:	f383 8811 	msr	BASEPRI, r3
 80037d8:	f3bf 8f6f 	isb	sy
 80037dc:	f3bf 8f4f 	dsb	sy
 80037e0:	613b      	str	r3, [r7, #16]
}
 80037e2:	bf00      	nop
 80037e4:	bf00      	nop
 80037e6:	e7fd      	b.n	80037e4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	68ba      	ldr	r2, [r7, #8]
 80037ec:	fb02 f303 	mul.w	r3, r2, r3
 80037f0:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	3348      	adds	r3, #72	@ 0x48
 80037f6:	4618      	mov	r0, r3
 80037f8:	f001 fe66 	bl	80054c8 <pvPortMalloc>
 80037fc:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d011      	beq.n	8003828 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	3348      	adds	r3, #72	@ 0x48
 800380c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800380e:	69bb      	ldr	r3, [r7, #24]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003816:	79fa      	ldrb	r2, [r7, #7]
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	9300      	str	r3, [sp, #0]
 800381c:	4613      	mov	r3, r2
 800381e:	697a      	ldr	r2, [r7, #20]
 8003820:	68b9      	ldr	r1, [r7, #8]
 8003822:	68f8      	ldr	r0, [r7, #12]
 8003824:	f000 f805 	bl	8003832 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003828:	69bb      	ldr	r3, [r7, #24]
	}
 800382a:	4618      	mov	r0, r3
 800382c:	3720      	adds	r7, #32
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003832:	b580      	push	{r7, lr}
 8003834:	b084      	sub	sp, #16
 8003836:	af00      	add	r7, sp, #0
 8003838:	60f8      	str	r0, [r7, #12]
 800383a:	60b9      	str	r1, [r7, #8]
 800383c:	607a      	str	r2, [r7, #4]
 800383e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d103      	bne.n	800384e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	601a      	str	r2, [r3, #0]
 800384c:	e002      	b.n	8003854 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003854:	69bb      	ldr	r3, [r7, #24]
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	68ba      	ldr	r2, [r7, #8]
 800385e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003860:	2101      	movs	r1, #1
 8003862:	69b8      	ldr	r0, [r7, #24]
 8003864:	f7ff ff40 	bl	80036e8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003868:	bf00      	nop
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b08e      	sub	sp, #56	@ 0x38
 8003874:	af00      	add	r7, sp, #0
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	607a      	str	r2, [r7, #4]
 800387c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800387e:	2300      	movs	r3, #0
 8003880:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003888:	2b00      	cmp	r3, #0
 800388a:	d10b      	bne.n	80038a4 <xQueueGenericSend+0x34>
	__asm volatile
 800388c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003890:	f383 8811 	msr	BASEPRI, r3
 8003894:	f3bf 8f6f 	isb	sy
 8003898:	f3bf 8f4f 	dsb	sy
 800389c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800389e:	bf00      	nop
 80038a0:	bf00      	nop
 80038a2:	e7fd      	b.n	80038a0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d103      	bne.n	80038b2 <xQueueGenericSend+0x42>
 80038aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <xQueueGenericSend+0x46>
 80038b2:	2301      	movs	r3, #1
 80038b4:	e000      	b.n	80038b8 <xQueueGenericSend+0x48>
 80038b6:	2300      	movs	r3, #0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d10b      	bne.n	80038d4 <xQueueGenericSend+0x64>
	__asm volatile
 80038bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038c0:	f383 8811 	msr	BASEPRI, r3
 80038c4:	f3bf 8f6f 	isb	sy
 80038c8:	f3bf 8f4f 	dsb	sy
 80038cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80038ce:	bf00      	nop
 80038d0:	bf00      	nop
 80038d2:	e7fd      	b.n	80038d0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	2b02      	cmp	r3, #2
 80038d8:	d103      	bne.n	80038e2 <xQueueGenericSend+0x72>
 80038da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d101      	bne.n	80038e6 <xQueueGenericSend+0x76>
 80038e2:	2301      	movs	r3, #1
 80038e4:	e000      	b.n	80038e8 <xQueueGenericSend+0x78>
 80038e6:	2300      	movs	r3, #0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10b      	bne.n	8003904 <xQueueGenericSend+0x94>
	__asm volatile
 80038ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038f0:	f383 8811 	msr	BASEPRI, r3
 80038f4:	f3bf 8f6f 	isb	sy
 80038f8:	f3bf 8f4f 	dsb	sy
 80038fc:	623b      	str	r3, [r7, #32]
}
 80038fe:	bf00      	nop
 8003900:	bf00      	nop
 8003902:	e7fd      	b.n	8003900 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003904:	f001 f9a8 	bl	8004c58 <xTaskGetSchedulerState>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d102      	bne.n	8003914 <xQueueGenericSend+0xa4>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d101      	bne.n	8003918 <xQueueGenericSend+0xa8>
 8003914:	2301      	movs	r3, #1
 8003916:	e000      	b.n	800391a <xQueueGenericSend+0xaa>
 8003918:	2300      	movs	r3, #0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d10b      	bne.n	8003936 <xQueueGenericSend+0xc6>
	__asm volatile
 800391e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003922:	f383 8811 	msr	BASEPRI, r3
 8003926:	f3bf 8f6f 	isb	sy
 800392a:	f3bf 8f4f 	dsb	sy
 800392e:	61fb      	str	r3, [r7, #28]
}
 8003930:	bf00      	nop
 8003932:	bf00      	nop
 8003934:	e7fd      	b.n	8003932 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003936:	f001 fce7 	bl	8005308 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800393a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800393c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800393e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003942:	429a      	cmp	r2, r3
 8003944:	d302      	bcc.n	800394c <xQueueGenericSend+0xdc>
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	2b02      	cmp	r3, #2
 800394a:	d129      	bne.n	80039a0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800394c:	683a      	ldr	r2, [r7, #0]
 800394e:	68b9      	ldr	r1, [r7, #8]
 8003950:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003952:	f000 fa99 	bl	8003e88 <prvCopyDataToQueue>
 8003956:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800395a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395c:	2b00      	cmp	r3, #0
 800395e:	d010      	beq.n	8003982 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003962:	3324      	adds	r3, #36	@ 0x24
 8003964:	4618      	mov	r0, r3
 8003966:	f000 ffb7 	bl	80048d8 <xTaskRemoveFromEventList>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d013      	beq.n	8003998 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003970:	4b3f      	ldr	r3, [pc, #252]	@ (8003a70 <xQueueGenericSend+0x200>)
 8003972:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003976:	601a      	str	r2, [r3, #0]
 8003978:	f3bf 8f4f 	dsb	sy
 800397c:	f3bf 8f6f 	isb	sy
 8003980:	e00a      	b.n	8003998 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003984:	2b00      	cmp	r3, #0
 8003986:	d007      	beq.n	8003998 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003988:	4b39      	ldr	r3, [pc, #228]	@ (8003a70 <xQueueGenericSend+0x200>)
 800398a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800398e:	601a      	str	r2, [r3, #0]
 8003990:	f3bf 8f4f 	dsb	sy
 8003994:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003998:	f001 fce8 	bl	800536c <vPortExitCritical>
				return pdPASS;
 800399c:	2301      	movs	r3, #1
 800399e:	e063      	b.n	8003a68 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d103      	bne.n	80039ae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80039a6:	f001 fce1 	bl	800536c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80039aa:	2300      	movs	r3, #0
 80039ac:	e05c      	b.n	8003a68 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80039ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d106      	bne.n	80039c2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80039b4:	f107 0314 	add.w	r3, r7, #20
 80039b8:	4618      	mov	r0, r3
 80039ba:	f000 fff1 	bl	80049a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80039be:	2301      	movs	r3, #1
 80039c0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80039c2:	f001 fcd3 	bl	800536c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80039c6:	f000 fd9f 	bl	8004508 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80039ca:	f001 fc9d 	bl	8005308 <vPortEnterCritical>
 80039ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80039d4:	b25b      	sxtb	r3, r3
 80039d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039da:	d103      	bne.n	80039e4 <xQueueGenericSend+0x174>
 80039dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80039ea:	b25b      	sxtb	r3, r3
 80039ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f0:	d103      	bne.n	80039fa <xQueueGenericSend+0x18a>
 80039f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80039fa:	f001 fcb7 	bl	800536c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80039fe:	1d3a      	adds	r2, r7, #4
 8003a00:	f107 0314 	add.w	r3, r7, #20
 8003a04:	4611      	mov	r1, r2
 8003a06:	4618      	mov	r0, r3
 8003a08:	f000 ffe0 	bl	80049cc <xTaskCheckForTimeOut>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d124      	bne.n	8003a5c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003a12:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003a14:	f000 fb30 	bl	8004078 <prvIsQueueFull>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d018      	beq.n	8003a50 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a20:	3310      	adds	r3, #16
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	4611      	mov	r1, r2
 8003a26:	4618      	mov	r0, r3
 8003a28:	f000 ff30 	bl	800488c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003a2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003a2e:	f000 fabb 	bl	8003fa8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003a32:	f000 fd77 	bl	8004524 <xTaskResumeAll>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f47f af7c 	bne.w	8003936 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003a3e:	4b0c      	ldr	r3, [pc, #48]	@ (8003a70 <xQueueGenericSend+0x200>)
 8003a40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a44:	601a      	str	r2, [r3, #0]
 8003a46:	f3bf 8f4f 	dsb	sy
 8003a4a:	f3bf 8f6f 	isb	sy
 8003a4e:	e772      	b.n	8003936 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003a50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003a52:	f000 faa9 	bl	8003fa8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003a56:	f000 fd65 	bl	8004524 <xTaskResumeAll>
 8003a5a:	e76c      	b.n	8003936 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003a5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003a5e:	f000 faa3 	bl	8003fa8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003a62:	f000 fd5f 	bl	8004524 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003a66:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3738      	adds	r7, #56	@ 0x38
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	e000ed04 	.word	0xe000ed04

08003a74 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b08c      	sub	sp, #48	@ 0x30
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003a80:	2300      	movs	r3, #0
 8003a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d10b      	bne.n	8003aa6 <xQueueReceive+0x32>
	__asm volatile
 8003a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a92:	f383 8811 	msr	BASEPRI, r3
 8003a96:	f3bf 8f6f 	isb	sy
 8003a9a:	f3bf 8f4f 	dsb	sy
 8003a9e:	623b      	str	r3, [r7, #32]
}
 8003aa0:	bf00      	nop
 8003aa2:	bf00      	nop
 8003aa4:	e7fd      	b.n	8003aa2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d103      	bne.n	8003ab4 <xQueueReceive+0x40>
 8003aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d101      	bne.n	8003ab8 <xQueueReceive+0x44>
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e000      	b.n	8003aba <xQueueReceive+0x46>
 8003ab8:	2300      	movs	r3, #0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d10b      	bne.n	8003ad6 <xQueueReceive+0x62>
	__asm volatile
 8003abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ac2:	f383 8811 	msr	BASEPRI, r3
 8003ac6:	f3bf 8f6f 	isb	sy
 8003aca:	f3bf 8f4f 	dsb	sy
 8003ace:	61fb      	str	r3, [r7, #28]
}
 8003ad0:	bf00      	nop
 8003ad2:	bf00      	nop
 8003ad4:	e7fd      	b.n	8003ad2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ad6:	f001 f8bf 	bl	8004c58 <xTaskGetSchedulerState>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d102      	bne.n	8003ae6 <xQueueReceive+0x72>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <xQueueReceive+0x76>
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e000      	b.n	8003aec <xQueueReceive+0x78>
 8003aea:	2300      	movs	r3, #0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d10b      	bne.n	8003b08 <xQueueReceive+0x94>
	__asm volatile
 8003af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003af4:	f383 8811 	msr	BASEPRI, r3
 8003af8:	f3bf 8f6f 	isb	sy
 8003afc:	f3bf 8f4f 	dsb	sy
 8003b00:	61bb      	str	r3, [r7, #24]
}
 8003b02:	bf00      	nop
 8003b04:	bf00      	nop
 8003b06:	e7fd      	b.n	8003b04 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003b08:	f001 fbfe 	bl	8005308 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b10:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d01f      	beq.n	8003b58 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003b18:	68b9      	ldr	r1, [r7, #8]
 8003b1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b1c:	f000 fa1e 	bl	8003f5c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b22:	1e5a      	subs	r2, r3, #1
 8003b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b26:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d00f      	beq.n	8003b50 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b32:	3310      	adds	r3, #16
 8003b34:	4618      	mov	r0, r3
 8003b36:	f000 fecf 	bl	80048d8 <xTaskRemoveFromEventList>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d007      	beq.n	8003b50 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003b40:	4b3c      	ldr	r3, [pc, #240]	@ (8003c34 <xQueueReceive+0x1c0>)
 8003b42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b46:	601a      	str	r2, [r3, #0]
 8003b48:	f3bf 8f4f 	dsb	sy
 8003b4c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003b50:	f001 fc0c 	bl	800536c <vPortExitCritical>
				return pdPASS;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e069      	b.n	8003c2c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d103      	bne.n	8003b66 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003b5e:	f001 fc05 	bl	800536c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003b62:	2300      	movs	r3, #0
 8003b64:	e062      	b.n	8003c2c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d106      	bne.n	8003b7a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003b6c:	f107 0310 	add.w	r3, r7, #16
 8003b70:	4618      	mov	r0, r3
 8003b72:	f000 ff15 	bl	80049a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003b76:	2301      	movs	r3, #1
 8003b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003b7a:	f001 fbf7 	bl	800536c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003b7e:	f000 fcc3 	bl	8004508 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003b82:	f001 fbc1 	bl	8005308 <vPortEnterCritical>
 8003b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b8c:	b25b      	sxtb	r3, r3
 8003b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b92:	d103      	bne.n	8003b9c <xQueueReceive+0x128>
 8003b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003ba2:	b25b      	sxtb	r3, r3
 8003ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba8:	d103      	bne.n	8003bb2 <xQueueReceive+0x13e>
 8003baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003bb2:	f001 fbdb 	bl	800536c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003bb6:	1d3a      	adds	r2, r7, #4
 8003bb8:	f107 0310 	add.w	r3, r7, #16
 8003bbc:	4611      	mov	r1, r2
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f000 ff04 	bl	80049cc <xTaskCheckForTimeOut>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d123      	bne.n	8003c12 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003bca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003bcc:	f000 fa3e 	bl	800404c <prvIsQueueEmpty>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d017      	beq.n	8003c06 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bd8:	3324      	adds	r3, #36	@ 0x24
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	4611      	mov	r1, r2
 8003bde:	4618      	mov	r0, r3
 8003be0:	f000 fe54 	bl	800488c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003be4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003be6:	f000 f9df 	bl	8003fa8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003bea:	f000 fc9b 	bl	8004524 <xTaskResumeAll>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d189      	bne.n	8003b08 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8003c34 <xQueueReceive+0x1c0>)
 8003bf6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	f3bf 8f4f 	dsb	sy
 8003c00:	f3bf 8f6f 	isb	sy
 8003c04:	e780      	b.n	8003b08 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003c06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c08:	f000 f9ce 	bl	8003fa8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003c0c:	f000 fc8a 	bl	8004524 <xTaskResumeAll>
 8003c10:	e77a      	b.n	8003b08 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003c12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c14:	f000 f9c8 	bl	8003fa8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003c18:	f000 fc84 	bl	8004524 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003c1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c1e:	f000 fa15 	bl	800404c <prvIsQueueEmpty>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	f43f af6f 	beq.w	8003b08 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003c2a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3730      	adds	r7, #48	@ 0x30
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	e000ed04 	.word	0xe000ed04

08003c38 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b08e      	sub	sp, #56	@ 0x38
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003c42:	2300      	movs	r3, #0
 8003c44:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d10b      	bne.n	8003c6c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8003c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c58:	f383 8811 	msr	BASEPRI, r3
 8003c5c:	f3bf 8f6f 	isb	sy
 8003c60:	f3bf 8f4f 	dsb	sy
 8003c64:	623b      	str	r3, [r7, #32]
}
 8003c66:	bf00      	nop
 8003c68:	bf00      	nop
 8003c6a:	e7fd      	b.n	8003c68 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00b      	beq.n	8003c8c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8003c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c78:	f383 8811 	msr	BASEPRI, r3
 8003c7c:	f3bf 8f6f 	isb	sy
 8003c80:	f3bf 8f4f 	dsb	sy
 8003c84:	61fb      	str	r3, [r7, #28]
}
 8003c86:	bf00      	nop
 8003c88:	bf00      	nop
 8003c8a:	e7fd      	b.n	8003c88 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c8c:	f000 ffe4 	bl	8004c58 <xTaskGetSchedulerState>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d102      	bne.n	8003c9c <xQueueSemaphoreTake+0x64>
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d101      	bne.n	8003ca0 <xQueueSemaphoreTake+0x68>
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e000      	b.n	8003ca2 <xQueueSemaphoreTake+0x6a>
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d10b      	bne.n	8003cbe <xQueueSemaphoreTake+0x86>
	__asm volatile
 8003ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003caa:	f383 8811 	msr	BASEPRI, r3
 8003cae:	f3bf 8f6f 	isb	sy
 8003cb2:	f3bf 8f4f 	dsb	sy
 8003cb6:	61bb      	str	r3, [r7, #24]
}
 8003cb8:	bf00      	nop
 8003cba:	bf00      	nop
 8003cbc:	e7fd      	b.n	8003cba <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003cbe:	f001 fb23 	bl	8005308 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cc6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d024      	beq.n	8003d18 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cd0:	1e5a      	subs	r2, r3, #1
 8003cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cd4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003cd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d104      	bne.n	8003ce8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003cde:	f001 f967 	bl	8004fb0 <pvTaskIncrementMutexHeldCount>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ce6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cea:	691b      	ldr	r3, [r3, #16]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d00f      	beq.n	8003d10 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cf2:	3310      	adds	r3, #16
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f000 fdef 	bl	80048d8 <xTaskRemoveFromEventList>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d007      	beq.n	8003d10 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003d00:	4b54      	ldr	r3, [pc, #336]	@ (8003e54 <xQueueSemaphoreTake+0x21c>)
 8003d02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d06:	601a      	str	r2, [r3, #0]
 8003d08:	f3bf 8f4f 	dsb	sy
 8003d0c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003d10:	f001 fb2c 	bl	800536c <vPortExitCritical>
				return pdPASS;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e098      	b.n	8003e4a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d112      	bne.n	8003d44 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d00b      	beq.n	8003d3c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8003d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d28:	f383 8811 	msr	BASEPRI, r3
 8003d2c:	f3bf 8f6f 	isb	sy
 8003d30:	f3bf 8f4f 	dsb	sy
 8003d34:	617b      	str	r3, [r7, #20]
}
 8003d36:	bf00      	nop
 8003d38:	bf00      	nop
 8003d3a:	e7fd      	b.n	8003d38 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003d3c:	f001 fb16 	bl	800536c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003d40:	2300      	movs	r3, #0
 8003d42:	e082      	b.n	8003e4a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d106      	bne.n	8003d58 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003d4a:	f107 030c 	add.w	r3, r7, #12
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 fe26 	bl	80049a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003d54:	2301      	movs	r3, #1
 8003d56:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003d58:	f001 fb08 	bl	800536c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003d5c:	f000 fbd4 	bl	8004508 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003d60:	f001 fad2 	bl	8005308 <vPortEnterCritical>
 8003d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d66:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003d6a:	b25b      	sxtb	r3, r3
 8003d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d70:	d103      	bne.n	8003d7a <xQueueSemaphoreTake+0x142>
 8003d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003d80:	b25b      	sxtb	r3, r3
 8003d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d86:	d103      	bne.n	8003d90 <xQueueSemaphoreTake+0x158>
 8003d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d90:	f001 faec 	bl	800536c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d94:	463a      	mov	r2, r7
 8003d96:	f107 030c 	add.w	r3, r7, #12
 8003d9a:	4611      	mov	r1, r2
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f000 fe15 	bl	80049cc <xTaskCheckForTimeOut>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d132      	bne.n	8003e0e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003da8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003daa:	f000 f94f 	bl	800404c <prvIsQueueEmpty>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d026      	beq.n	8003e02 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d109      	bne.n	8003dd0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8003dbc:	f001 faa4 	bl	8005308 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f000 ff65 	bl	8004c94 <xTaskPriorityInherit>
 8003dca:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8003dcc:	f001 face 	bl	800536c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dd2:	3324      	adds	r3, #36	@ 0x24
 8003dd4:	683a      	ldr	r2, [r7, #0]
 8003dd6:	4611      	mov	r1, r2
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f000 fd57 	bl	800488c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003dde:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003de0:	f000 f8e2 	bl	8003fa8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003de4:	f000 fb9e 	bl	8004524 <xTaskResumeAll>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	f47f af67 	bne.w	8003cbe <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8003df0:	4b18      	ldr	r3, [pc, #96]	@ (8003e54 <xQueueSemaphoreTake+0x21c>)
 8003df2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003df6:	601a      	str	r2, [r3, #0]
 8003df8:	f3bf 8f4f 	dsb	sy
 8003dfc:	f3bf 8f6f 	isb	sy
 8003e00:	e75d      	b.n	8003cbe <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003e02:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e04:	f000 f8d0 	bl	8003fa8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003e08:	f000 fb8c 	bl	8004524 <xTaskResumeAll>
 8003e0c:	e757      	b.n	8003cbe <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003e0e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e10:	f000 f8ca 	bl	8003fa8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003e14:	f000 fb86 	bl	8004524 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003e18:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e1a:	f000 f917 	bl	800404c <prvIsQueueEmpty>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	f43f af4c 	beq.w	8003cbe <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d00d      	beq.n	8003e48 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8003e2c:	f001 fa6c 	bl	8005308 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003e30:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e32:	f000 f811 	bl	8003e58 <prvGetDisinheritPriorityAfterTimeout>
 8003e36:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f001 f826 	bl	8004e90 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003e44:	f001 fa92 	bl	800536c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003e48:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3738      	adds	r7, #56	@ 0x38
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	e000ed04 	.word	0xe000ed04

08003e58 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d006      	beq.n	8003e76 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f1c3 0307 	rsb	r3, r3, #7
 8003e72:	60fb      	str	r3, [r7, #12]
 8003e74:	e001      	b.n	8003e7a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003e76:	2300      	movs	r3, #0
 8003e78:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
	}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3714      	adds	r7, #20
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b086      	sub	sp, #24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003e94:	2300      	movs	r3, #0
 8003e96:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e9c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d10d      	bne.n	8003ec2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d14d      	bne.n	8003f4a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f000 ff64 	bl	8004d80 <xTaskPriorityDisinherit>
 8003eb8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	609a      	str	r2, [r3, #8]
 8003ec0:	e043      	b.n	8003f4a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d119      	bne.n	8003efc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6858      	ldr	r0, [r3, #4]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	68b9      	ldr	r1, [r7, #8]
 8003ed4:	f001 ff3d 	bl	8005d52 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	685a      	ldr	r2, [r3, #4]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee0:	441a      	add	r2, r3
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	685a      	ldr	r2, [r3, #4]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d32b      	bcc.n	8003f4a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	605a      	str	r2, [r3, #4]
 8003efa:	e026      	b.n	8003f4a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	68d8      	ldr	r0, [r3, #12]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f04:	461a      	mov	r2, r3
 8003f06:	68b9      	ldr	r1, [r7, #8]
 8003f08:	f001 ff23 	bl	8005d52 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	68da      	ldr	r2, [r3, #12]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f14:	425b      	negs	r3, r3
 8003f16:	441a      	add	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	68da      	ldr	r2, [r3, #12]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d207      	bcs.n	8003f38 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	689a      	ldr	r2, [r3, #8]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f30:	425b      	negs	r3, r3
 8003f32:	441a      	add	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d105      	bne.n	8003f4a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d002      	beq.n	8003f4a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	3b01      	subs	r3, #1
 8003f48:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	1c5a      	adds	r2, r3, #1
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003f52:	697b      	ldr	r3, [r7, #20]
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3718      	adds	r7, #24
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}

08003f5c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d018      	beq.n	8003fa0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	68da      	ldr	r2, [r3, #12]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f76:	441a      	add	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	68da      	ldr	r2, [r3, #12]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d303      	bcc.n	8003f90 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68d9      	ldr	r1, [r3, #12]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f98:	461a      	mov	r2, r3
 8003f9a:	6838      	ldr	r0, [r7, #0]
 8003f9c:	f001 fed9 	bl	8005d52 <memcpy>
	}
}
 8003fa0:	bf00      	nop
 8003fa2:	3708      	adds	r7, #8
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b084      	sub	sp, #16
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003fb0:	f001 f9aa 	bl	8005308 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003fba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003fbc:	e011      	b.n	8003fe2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d012      	beq.n	8003fec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	3324      	adds	r3, #36	@ 0x24
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f000 fc84 	bl	80048d8 <xTaskRemoveFromEventList>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d001      	beq.n	8003fda <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003fd6:	f000 fd5d 	bl	8004a94 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003fda:	7bfb      	ldrb	r3, [r7, #15]
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	dce9      	bgt.n	8003fbe <prvUnlockQueue+0x16>
 8003fea:	e000      	b.n	8003fee <prvUnlockQueue+0x46>
					break;
 8003fec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	22ff      	movs	r2, #255	@ 0xff
 8003ff2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003ff6:	f001 f9b9 	bl	800536c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003ffa:	f001 f985 	bl	8005308 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004004:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004006:	e011      	b.n	800402c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	691b      	ldr	r3, [r3, #16]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d012      	beq.n	8004036 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	3310      	adds	r3, #16
 8004014:	4618      	mov	r0, r3
 8004016:	f000 fc5f 	bl	80048d8 <xTaskRemoveFromEventList>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d001      	beq.n	8004024 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004020:	f000 fd38 	bl	8004a94 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004024:	7bbb      	ldrb	r3, [r7, #14]
 8004026:	3b01      	subs	r3, #1
 8004028:	b2db      	uxtb	r3, r3
 800402a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800402c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004030:	2b00      	cmp	r3, #0
 8004032:	dce9      	bgt.n	8004008 <prvUnlockQueue+0x60>
 8004034:	e000      	b.n	8004038 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004036:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	22ff      	movs	r2, #255	@ 0xff
 800403c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004040:	f001 f994 	bl	800536c <vPortExitCritical>
}
 8004044:	bf00      	nop
 8004046:	3710      	adds	r7, #16
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}

0800404c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004054:	f001 f958 	bl	8005308 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800405c:	2b00      	cmp	r3, #0
 800405e:	d102      	bne.n	8004066 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004060:	2301      	movs	r3, #1
 8004062:	60fb      	str	r3, [r7, #12]
 8004064:	e001      	b.n	800406a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004066:	2300      	movs	r3, #0
 8004068:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800406a:	f001 f97f 	bl	800536c <vPortExitCritical>

	return xReturn;
 800406e:	68fb      	ldr	r3, [r7, #12]
}
 8004070:	4618      	mov	r0, r3
 8004072:	3710      	adds	r7, #16
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004080:	f001 f942 	bl	8005308 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800408c:	429a      	cmp	r2, r3
 800408e:	d102      	bne.n	8004096 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004090:	2301      	movs	r3, #1
 8004092:	60fb      	str	r3, [r7, #12]
 8004094:	e001      	b.n	800409a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004096:	2300      	movs	r3, #0
 8004098:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800409a:	f001 f967 	bl	800536c <vPortExitCritical>

	return xReturn;
 800409e:	68fb      	ldr	r3, [r7, #12]
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3710      	adds	r7, #16
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}

080040a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b08e      	sub	sp, #56	@ 0x38
 80040ac:	af04      	add	r7, sp, #16
 80040ae:	60f8      	str	r0, [r7, #12]
 80040b0:	60b9      	str	r1, [r7, #8]
 80040b2:	607a      	str	r2, [r7, #4]
 80040b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80040b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d10b      	bne.n	80040d4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80040bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040c0:	f383 8811 	msr	BASEPRI, r3
 80040c4:	f3bf 8f6f 	isb	sy
 80040c8:	f3bf 8f4f 	dsb	sy
 80040cc:	623b      	str	r3, [r7, #32]
}
 80040ce:	bf00      	nop
 80040d0:	bf00      	nop
 80040d2:	e7fd      	b.n	80040d0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80040d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d10b      	bne.n	80040f2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80040da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040de:	f383 8811 	msr	BASEPRI, r3
 80040e2:	f3bf 8f6f 	isb	sy
 80040e6:	f3bf 8f4f 	dsb	sy
 80040ea:	61fb      	str	r3, [r7, #28]
}
 80040ec:	bf00      	nop
 80040ee:	bf00      	nop
 80040f0:	e7fd      	b.n	80040ee <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80040f2:	2354      	movs	r3, #84	@ 0x54
 80040f4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	2b54      	cmp	r3, #84	@ 0x54
 80040fa:	d00b      	beq.n	8004114 <xTaskCreateStatic+0x6c>
	__asm volatile
 80040fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004100:	f383 8811 	msr	BASEPRI, r3
 8004104:	f3bf 8f6f 	isb	sy
 8004108:	f3bf 8f4f 	dsb	sy
 800410c:	61bb      	str	r3, [r7, #24]
}
 800410e:	bf00      	nop
 8004110:	bf00      	nop
 8004112:	e7fd      	b.n	8004110 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004114:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004118:	2b00      	cmp	r3, #0
 800411a:	d01e      	beq.n	800415a <xTaskCreateStatic+0xb2>
 800411c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800411e:	2b00      	cmp	r3, #0
 8004120:	d01b      	beq.n	800415a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004124:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004128:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800412a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800412c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412e:	2202      	movs	r2, #2
 8004130:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004134:	2300      	movs	r3, #0
 8004136:	9303      	str	r3, [sp, #12]
 8004138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413a:	9302      	str	r3, [sp, #8]
 800413c:	f107 0314 	add.w	r3, r7, #20
 8004140:	9301      	str	r3, [sp, #4]
 8004142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004144:	9300      	str	r3, [sp, #0]
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	68b9      	ldr	r1, [r7, #8]
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f000 f850 	bl	80041f2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004152:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004154:	f000 f8d6 	bl	8004304 <prvAddNewTaskToReadyList>
 8004158:	e001      	b.n	800415e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800415a:	2300      	movs	r3, #0
 800415c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800415e:	697b      	ldr	r3, [r7, #20]
	}
 8004160:	4618      	mov	r0, r3
 8004162:	3728      	adds	r7, #40	@ 0x28
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004168:	b580      	push	{r7, lr}
 800416a:	b08c      	sub	sp, #48	@ 0x30
 800416c:	af04      	add	r7, sp, #16
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	603b      	str	r3, [r7, #0]
 8004174:	4613      	mov	r3, r2
 8004176:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004178:	88fb      	ldrh	r3, [r7, #6]
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	4618      	mov	r0, r3
 800417e:	f001 f9a3 	bl	80054c8 <pvPortMalloc>
 8004182:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00e      	beq.n	80041a8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800418a:	2054      	movs	r0, #84	@ 0x54
 800418c:	f001 f99c 	bl	80054c8 <pvPortMalloc>
 8004190:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d003      	beq.n	80041a0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	697a      	ldr	r2, [r7, #20]
 800419c:	631a      	str	r2, [r3, #48]	@ 0x30
 800419e:	e005      	b.n	80041ac <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80041a0:	6978      	ldr	r0, [r7, #20]
 80041a2:	f001 fa5f 	bl	8005664 <vPortFree>
 80041a6:	e001      	b.n	80041ac <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80041a8:	2300      	movs	r3, #0
 80041aa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d017      	beq.n	80041e2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80041ba:	88fa      	ldrh	r2, [r7, #6]
 80041bc:	2300      	movs	r3, #0
 80041be:	9303      	str	r3, [sp, #12]
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	9302      	str	r3, [sp, #8]
 80041c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041c6:	9301      	str	r3, [sp, #4]
 80041c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ca:	9300      	str	r3, [sp, #0]
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	68b9      	ldr	r1, [r7, #8]
 80041d0:	68f8      	ldr	r0, [r7, #12]
 80041d2:	f000 f80e 	bl	80041f2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80041d6:	69f8      	ldr	r0, [r7, #28]
 80041d8:	f000 f894 	bl	8004304 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80041dc:	2301      	movs	r3, #1
 80041de:	61bb      	str	r3, [r7, #24]
 80041e0:	e002      	b.n	80041e8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80041e2:	f04f 33ff 	mov.w	r3, #4294967295
 80041e6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80041e8:	69bb      	ldr	r3, [r7, #24]
	}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3720      	adds	r7, #32
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}

080041f2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80041f2:	b580      	push	{r7, lr}
 80041f4:	b088      	sub	sp, #32
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	60f8      	str	r0, [r7, #12]
 80041fa:	60b9      	str	r1, [r7, #8]
 80041fc:	607a      	str	r2, [r7, #4]
 80041fe:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004202:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800420a:	3b01      	subs	r3, #1
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	4413      	add	r3, r2
 8004210:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	f023 0307 	bic.w	r3, r3, #7
 8004218:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	f003 0307 	and.w	r3, r3, #7
 8004220:	2b00      	cmp	r3, #0
 8004222:	d00b      	beq.n	800423c <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004228:	f383 8811 	msr	BASEPRI, r3
 800422c:	f3bf 8f6f 	isb	sy
 8004230:	f3bf 8f4f 	dsb	sy
 8004234:	617b      	str	r3, [r7, #20]
}
 8004236:	bf00      	nop
 8004238:	bf00      	nop
 800423a:	e7fd      	b.n	8004238 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d01f      	beq.n	8004282 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004242:	2300      	movs	r3, #0
 8004244:	61fb      	str	r3, [r7, #28]
 8004246:	e012      	b.n	800426e <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004248:	68ba      	ldr	r2, [r7, #8]
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	4413      	add	r3, r2
 800424e:	7819      	ldrb	r1, [r3, #0]
 8004250:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	4413      	add	r3, r2
 8004256:	3334      	adds	r3, #52	@ 0x34
 8004258:	460a      	mov	r2, r1
 800425a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800425c:	68ba      	ldr	r2, [r7, #8]
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	4413      	add	r3, r2
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d006      	beq.n	8004276 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004268:	69fb      	ldr	r3, [r7, #28]
 800426a:	3301      	adds	r3, #1
 800426c:	61fb      	str	r3, [r7, #28]
 800426e:	69fb      	ldr	r3, [r7, #28]
 8004270:	2b0f      	cmp	r3, #15
 8004272:	d9e9      	bls.n	8004248 <prvInitialiseNewTask+0x56>
 8004274:	e000      	b.n	8004278 <prvInitialiseNewTask+0x86>
			{
				break;
 8004276:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800427a:	2200      	movs	r2, #0
 800427c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004280:	e003      	b.n	800428a <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800428a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800428c:	2b06      	cmp	r3, #6
 800428e:	d901      	bls.n	8004294 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004290:	2306      	movs	r3, #6
 8004292:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004296:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004298:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800429a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800429c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800429e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80042a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042a2:	2200      	movs	r2, #0
 80042a4:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80042a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042a8:	3304      	adds	r3, #4
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7ff f988 	bl	80035c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80042b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b2:	3318      	adds	r3, #24
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7ff f983 	bl	80035c0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80042ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042be:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c2:	f1c3 0207 	rsb	r2, r3, #7
 80042c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80042ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042ce:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80042d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d2:	2200      	movs	r2, #0
 80042d4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80042d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80042de:	683a      	ldr	r2, [r7, #0]
 80042e0:	68f9      	ldr	r1, [r7, #12]
 80042e2:	69b8      	ldr	r0, [r7, #24]
 80042e4:	f000 fede 	bl	80050a4 <pxPortInitialiseStack>
 80042e8:	4602      	mov	r2, r0
 80042ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80042ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d002      	beq.n	80042fa <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80042f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80042fa:	bf00      	nop
 80042fc:	3720      	adds	r7, #32
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
	...

08004304 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b082      	sub	sp, #8
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800430c:	f000 fffc 	bl	8005308 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004310:	4b2a      	ldr	r3, [pc, #168]	@ (80043bc <prvAddNewTaskToReadyList+0xb8>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	3301      	adds	r3, #1
 8004316:	4a29      	ldr	r2, [pc, #164]	@ (80043bc <prvAddNewTaskToReadyList+0xb8>)
 8004318:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800431a:	4b29      	ldr	r3, [pc, #164]	@ (80043c0 <prvAddNewTaskToReadyList+0xbc>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d109      	bne.n	8004336 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004322:	4a27      	ldr	r2, [pc, #156]	@ (80043c0 <prvAddNewTaskToReadyList+0xbc>)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004328:	4b24      	ldr	r3, [pc, #144]	@ (80043bc <prvAddNewTaskToReadyList+0xb8>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d110      	bne.n	8004352 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004330:	f000 fbd4 	bl	8004adc <prvInitialiseTaskLists>
 8004334:	e00d      	b.n	8004352 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004336:	4b23      	ldr	r3, [pc, #140]	@ (80043c4 <prvAddNewTaskToReadyList+0xc0>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d109      	bne.n	8004352 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800433e:	4b20      	ldr	r3, [pc, #128]	@ (80043c0 <prvAddNewTaskToReadyList+0xbc>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004348:	429a      	cmp	r2, r3
 800434a:	d802      	bhi.n	8004352 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800434c:	4a1c      	ldr	r2, [pc, #112]	@ (80043c0 <prvAddNewTaskToReadyList+0xbc>)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004352:	4b1d      	ldr	r3, [pc, #116]	@ (80043c8 <prvAddNewTaskToReadyList+0xc4>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	3301      	adds	r3, #1
 8004358:	4a1b      	ldr	r2, [pc, #108]	@ (80043c8 <prvAddNewTaskToReadyList+0xc4>)
 800435a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004360:	2201      	movs	r2, #1
 8004362:	409a      	lsls	r2, r3
 8004364:	4b19      	ldr	r3, [pc, #100]	@ (80043cc <prvAddNewTaskToReadyList+0xc8>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4313      	orrs	r3, r2
 800436a:	4a18      	ldr	r2, [pc, #96]	@ (80043cc <prvAddNewTaskToReadyList+0xc8>)
 800436c:	6013      	str	r3, [r2, #0]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004372:	4613      	mov	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	4413      	add	r3, r2
 8004378:	009b      	lsls	r3, r3, #2
 800437a:	4a15      	ldr	r2, [pc, #84]	@ (80043d0 <prvAddNewTaskToReadyList+0xcc>)
 800437c:	441a      	add	r2, r3
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	3304      	adds	r3, #4
 8004382:	4619      	mov	r1, r3
 8004384:	4610      	mov	r0, r2
 8004386:	f7ff f928 	bl	80035da <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800438a:	f000 ffef 	bl	800536c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800438e:	4b0d      	ldr	r3, [pc, #52]	@ (80043c4 <prvAddNewTaskToReadyList+0xc0>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00e      	beq.n	80043b4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004396:	4b0a      	ldr	r3, [pc, #40]	@ (80043c0 <prvAddNewTaskToReadyList+0xbc>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d207      	bcs.n	80043b4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80043a4:	4b0b      	ldr	r3, [pc, #44]	@ (80043d4 <prvAddNewTaskToReadyList+0xd0>)
 80043a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043aa:	601a      	str	r2, [r3, #0]
 80043ac:	f3bf 8f4f 	dsb	sy
 80043b0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80043b4:	bf00      	nop
 80043b6:	3708      	adds	r7, #8
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	20000478 	.word	0x20000478
 80043c0:	20000378 	.word	0x20000378
 80043c4:	20000484 	.word	0x20000484
 80043c8:	20000494 	.word	0x20000494
 80043cc:	20000480 	.word	0x20000480
 80043d0:	2000037c 	.word	0x2000037c
 80043d4:	e000ed04 	.word	0xe000ed04

080043d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80043e0:	2300      	movs	r3, #0
 80043e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d018      	beq.n	800441c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80043ea:	4b14      	ldr	r3, [pc, #80]	@ (800443c <vTaskDelay+0x64>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00b      	beq.n	800440a <vTaskDelay+0x32>
	__asm volatile
 80043f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043f6:	f383 8811 	msr	BASEPRI, r3
 80043fa:	f3bf 8f6f 	isb	sy
 80043fe:	f3bf 8f4f 	dsb	sy
 8004402:	60bb      	str	r3, [r7, #8]
}
 8004404:	bf00      	nop
 8004406:	bf00      	nop
 8004408:	e7fd      	b.n	8004406 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800440a:	f000 f87d 	bl	8004508 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800440e:	2100      	movs	r1, #0
 8004410:	6878      	ldr	r0, [r7, #4]
 8004412:	f000 fde1 	bl	8004fd8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004416:	f000 f885 	bl	8004524 <xTaskResumeAll>
 800441a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d107      	bne.n	8004432 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004422:	4b07      	ldr	r3, [pc, #28]	@ (8004440 <vTaskDelay+0x68>)
 8004424:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004428:	601a      	str	r2, [r3, #0]
 800442a:	f3bf 8f4f 	dsb	sy
 800442e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004432:	bf00      	nop
 8004434:	3710      	adds	r7, #16
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	200004a0 	.word	0x200004a0
 8004440:	e000ed04 	.word	0xe000ed04

08004444 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b08a      	sub	sp, #40	@ 0x28
 8004448:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800444a:	2300      	movs	r3, #0
 800444c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800444e:	2300      	movs	r3, #0
 8004450:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004452:	463a      	mov	r2, r7
 8004454:	1d39      	adds	r1, r7, #4
 8004456:	f107 0308 	add.w	r3, r7, #8
 800445a:	4618      	mov	r0, r3
 800445c:	f7fc f89e 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004460:	6839      	ldr	r1, [r7, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	68ba      	ldr	r2, [r7, #8]
 8004466:	9202      	str	r2, [sp, #8]
 8004468:	9301      	str	r3, [sp, #4]
 800446a:	2300      	movs	r3, #0
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	2300      	movs	r3, #0
 8004470:	460a      	mov	r2, r1
 8004472:	491f      	ldr	r1, [pc, #124]	@ (80044f0 <vTaskStartScheduler+0xac>)
 8004474:	481f      	ldr	r0, [pc, #124]	@ (80044f4 <vTaskStartScheduler+0xb0>)
 8004476:	f7ff fe17 	bl	80040a8 <xTaskCreateStatic>
 800447a:	4603      	mov	r3, r0
 800447c:	4a1e      	ldr	r2, [pc, #120]	@ (80044f8 <vTaskStartScheduler+0xb4>)
 800447e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004480:	4b1d      	ldr	r3, [pc, #116]	@ (80044f8 <vTaskStartScheduler+0xb4>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d002      	beq.n	800448e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004488:	2301      	movs	r3, #1
 800448a:	617b      	str	r3, [r7, #20]
 800448c:	e001      	b.n	8004492 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800448e:	2300      	movs	r3, #0
 8004490:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	2b01      	cmp	r3, #1
 8004496:	d116      	bne.n	80044c6 <vTaskStartScheduler+0x82>
	__asm volatile
 8004498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800449c:	f383 8811 	msr	BASEPRI, r3
 80044a0:	f3bf 8f6f 	isb	sy
 80044a4:	f3bf 8f4f 	dsb	sy
 80044a8:	613b      	str	r3, [r7, #16]
}
 80044aa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80044ac:	4b13      	ldr	r3, [pc, #76]	@ (80044fc <vTaskStartScheduler+0xb8>)
 80044ae:	f04f 32ff 	mov.w	r2, #4294967295
 80044b2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80044b4:	4b12      	ldr	r3, [pc, #72]	@ (8004500 <vTaskStartScheduler+0xbc>)
 80044b6:	2201      	movs	r2, #1
 80044b8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80044ba:	4b12      	ldr	r3, [pc, #72]	@ (8004504 <vTaskStartScheduler+0xc0>)
 80044bc:	2200      	movs	r2, #0
 80044be:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80044c0:	f000 fe7e 	bl	80051c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80044c4:	e00f      	b.n	80044e6 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044cc:	d10b      	bne.n	80044e6 <vTaskStartScheduler+0xa2>
	__asm volatile
 80044ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044d2:	f383 8811 	msr	BASEPRI, r3
 80044d6:	f3bf 8f6f 	isb	sy
 80044da:	f3bf 8f4f 	dsb	sy
 80044de:	60fb      	str	r3, [r7, #12]
}
 80044e0:	bf00      	nop
 80044e2:	bf00      	nop
 80044e4:	e7fd      	b.n	80044e2 <vTaskStartScheduler+0x9e>
}
 80044e6:	bf00      	nop
 80044e8:	3718      	adds	r7, #24
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	08006e0c 	.word	0x08006e0c
 80044f4:	08004aad 	.word	0x08004aad
 80044f8:	2000049c 	.word	0x2000049c
 80044fc:	20000498 	.word	0x20000498
 8004500:	20000484 	.word	0x20000484
 8004504:	2000047c 	.word	0x2000047c

08004508 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004508:	b480      	push	{r7}
 800450a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800450c:	4b04      	ldr	r3, [pc, #16]	@ (8004520 <vTaskSuspendAll+0x18>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	3301      	adds	r3, #1
 8004512:	4a03      	ldr	r2, [pc, #12]	@ (8004520 <vTaskSuspendAll+0x18>)
 8004514:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004516:	bf00      	nop
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr
 8004520:	200004a0 	.word	0x200004a0

08004524 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800452a:	2300      	movs	r3, #0
 800452c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800452e:	2300      	movs	r3, #0
 8004530:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004532:	4b42      	ldr	r3, [pc, #264]	@ (800463c <xTaskResumeAll+0x118>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d10b      	bne.n	8004552 <xTaskResumeAll+0x2e>
	__asm volatile
 800453a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800453e:	f383 8811 	msr	BASEPRI, r3
 8004542:	f3bf 8f6f 	isb	sy
 8004546:	f3bf 8f4f 	dsb	sy
 800454a:	603b      	str	r3, [r7, #0]
}
 800454c:	bf00      	nop
 800454e:	bf00      	nop
 8004550:	e7fd      	b.n	800454e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004552:	f000 fed9 	bl	8005308 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004556:	4b39      	ldr	r3, [pc, #228]	@ (800463c <xTaskResumeAll+0x118>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	3b01      	subs	r3, #1
 800455c:	4a37      	ldr	r2, [pc, #220]	@ (800463c <xTaskResumeAll+0x118>)
 800455e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004560:	4b36      	ldr	r3, [pc, #216]	@ (800463c <xTaskResumeAll+0x118>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d161      	bne.n	800462c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004568:	4b35      	ldr	r3, [pc, #212]	@ (8004640 <xTaskResumeAll+0x11c>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d05d      	beq.n	800462c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004570:	e02e      	b.n	80045d0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004572:	4b34      	ldr	r3, [pc, #208]	@ (8004644 <xTaskResumeAll+0x120>)
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	3318      	adds	r3, #24
 800457e:	4618      	mov	r0, r3
 8004580:	f7ff f888 	bl	8003694 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	3304      	adds	r3, #4
 8004588:	4618      	mov	r0, r3
 800458a:	f7ff f883 	bl	8003694 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004592:	2201      	movs	r2, #1
 8004594:	409a      	lsls	r2, r3
 8004596:	4b2c      	ldr	r3, [pc, #176]	@ (8004648 <xTaskResumeAll+0x124>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4313      	orrs	r3, r2
 800459c:	4a2a      	ldr	r2, [pc, #168]	@ (8004648 <xTaskResumeAll+0x124>)
 800459e:	6013      	str	r3, [r2, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045a4:	4613      	mov	r3, r2
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	4413      	add	r3, r2
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	4a27      	ldr	r2, [pc, #156]	@ (800464c <xTaskResumeAll+0x128>)
 80045ae:	441a      	add	r2, r3
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	3304      	adds	r3, #4
 80045b4:	4619      	mov	r1, r3
 80045b6:	4610      	mov	r0, r2
 80045b8:	f7ff f80f 	bl	80035da <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045c0:	4b23      	ldr	r3, [pc, #140]	@ (8004650 <xTaskResumeAll+0x12c>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d302      	bcc.n	80045d0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80045ca:	4b22      	ldr	r3, [pc, #136]	@ (8004654 <xTaskResumeAll+0x130>)
 80045cc:	2201      	movs	r2, #1
 80045ce:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80045d0:	4b1c      	ldr	r3, [pc, #112]	@ (8004644 <xTaskResumeAll+0x120>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d1cc      	bne.n	8004572 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d001      	beq.n	80045e2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80045de:	f000 fb1b 	bl	8004c18 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80045e2:	4b1d      	ldr	r3, [pc, #116]	@ (8004658 <xTaskResumeAll+0x134>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d010      	beq.n	8004610 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80045ee:	f000 f837 	bl	8004660 <xTaskIncrementTick>
 80045f2:	4603      	mov	r3, r0
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d002      	beq.n	80045fe <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80045f8:	4b16      	ldr	r3, [pc, #88]	@ (8004654 <xTaskResumeAll+0x130>)
 80045fa:	2201      	movs	r2, #1
 80045fc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	3b01      	subs	r3, #1
 8004602:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d1f1      	bne.n	80045ee <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800460a:	4b13      	ldr	r3, [pc, #76]	@ (8004658 <xTaskResumeAll+0x134>)
 800460c:	2200      	movs	r2, #0
 800460e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004610:	4b10      	ldr	r3, [pc, #64]	@ (8004654 <xTaskResumeAll+0x130>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d009      	beq.n	800462c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004618:	2301      	movs	r3, #1
 800461a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800461c:	4b0f      	ldr	r3, [pc, #60]	@ (800465c <xTaskResumeAll+0x138>)
 800461e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004622:	601a      	str	r2, [r3, #0]
 8004624:	f3bf 8f4f 	dsb	sy
 8004628:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800462c:	f000 fe9e 	bl	800536c <vPortExitCritical>

	return xAlreadyYielded;
 8004630:	68bb      	ldr	r3, [r7, #8]
}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	200004a0 	.word	0x200004a0
 8004640:	20000478 	.word	0x20000478
 8004644:	20000438 	.word	0x20000438
 8004648:	20000480 	.word	0x20000480
 800464c:	2000037c 	.word	0x2000037c
 8004650:	20000378 	.word	0x20000378
 8004654:	2000048c 	.word	0x2000048c
 8004658:	20000488 	.word	0x20000488
 800465c:	e000ed04 	.word	0xe000ed04

08004660 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b086      	sub	sp, #24
 8004664:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004666:	2300      	movs	r3, #0
 8004668:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800466a:	4b4f      	ldr	r3, [pc, #316]	@ (80047a8 <xTaskIncrementTick+0x148>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	2b00      	cmp	r3, #0
 8004670:	f040 808f 	bne.w	8004792 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004674:	4b4d      	ldr	r3, [pc, #308]	@ (80047ac <xTaskIncrementTick+0x14c>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	3301      	adds	r3, #1
 800467a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800467c:	4a4b      	ldr	r2, [pc, #300]	@ (80047ac <xTaskIncrementTick+0x14c>)
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d121      	bne.n	80046cc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004688:	4b49      	ldr	r3, [pc, #292]	@ (80047b0 <xTaskIncrementTick+0x150>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00b      	beq.n	80046aa <xTaskIncrementTick+0x4a>
	__asm volatile
 8004692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004696:	f383 8811 	msr	BASEPRI, r3
 800469a:	f3bf 8f6f 	isb	sy
 800469e:	f3bf 8f4f 	dsb	sy
 80046a2:	603b      	str	r3, [r7, #0]
}
 80046a4:	bf00      	nop
 80046a6:	bf00      	nop
 80046a8:	e7fd      	b.n	80046a6 <xTaskIncrementTick+0x46>
 80046aa:	4b41      	ldr	r3, [pc, #260]	@ (80047b0 <xTaskIncrementTick+0x150>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	60fb      	str	r3, [r7, #12]
 80046b0:	4b40      	ldr	r3, [pc, #256]	@ (80047b4 <xTaskIncrementTick+0x154>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a3e      	ldr	r2, [pc, #248]	@ (80047b0 <xTaskIncrementTick+0x150>)
 80046b6:	6013      	str	r3, [r2, #0]
 80046b8:	4a3e      	ldr	r2, [pc, #248]	@ (80047b4 <xTaskIncrementTick+0x154>)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6013      	str	r3, [r2, #0]
 80046be:	4b3e      	ldr	r3, [pc, #248]	@ (80047b8 <xTaskIncrementTick+0x158>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	3301      	adds	r3, #1
 80046c4:	4a3c      	ldr	r2, [pc, #240]	@ (80047b8 <xTaskIncrementTick+0x158>)
 80046c6:	6013      	str	r3, [r2, #0]
 80046c8:	f000 faa6 	bl	8004c18 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80046cc:	4b3b      	ldr	r3, [pc, #236]	@ (80047bc <xTaskIncrementTick+0x15c>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	693a      	ldr	r2, [r7, #16]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d348      	bcc.n	8004768 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046d6:	4b36      	ldr	r3, [pc, #216]	@ (80047b0 <xTaskIncrementTick+0x150>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d104      	bne.n	80046ea <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046e0:	4b36      	ldr	r3, [pc, #216]	@ (80047bc <xTaskIncrementTick+0x15c>)
 80046e2:	f04f 32ff 	mov.w	r2, #4294967295
 80046e6:	601a      	str	r2, [r3, #0]
					break;
 80046e8:	e03e      	b.n	8004768 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046ea:	4b31      	ldr	r3, [pc, #196]	@ (80047b0 <xTaskIncrementTick+0x150>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	429a      	cmp	r2, r3
 8004700:	d203      	bcs.n	800470a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004702:	4a2e      	ldr	r2, [pc, #184]	@ (80047bc <xTaskIncrementTick+0x15c>)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004708:	e02e      	b.n	8004768 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	3304      	adds	r3, #4
 800470e:	4618      	mov	r0, r3
 8004710:	f7fe ffc0 	bl	8003694 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004718:	2b00      	cmp	r3, #0
 800471a:	d004      	beq.n	8004726 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	3318      	adds	r3, #24
 8004720:	4618      	mov	r0, r3
 8004722:	f7fe ffb7 	bl	8003694 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800472a:	2201      	movs	r2, #1
 800472c:	409a      	lsls	r2, r3
 800472e:	4b24      	ldr	r3, [pc, #144]	@ (80047c0 <xTaskIncrementTick+0x160>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4313      	orrs	r3, r2
 8004734:	4a22      	ldr	r2, [pc, #136]	@ (80047c0 <xTaskIncrementTick+0x160>)
 8004736:	6013      	str	r3, [r2, #0]
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800473c:	4613      	mov	r3, r2
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	4413      	add	r3, r2
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	4a1f      	ldr	r2, [pc, #124]	@ (80047c4 <xTaskIncrementTick+0x164>)
 8004746:	441a      	add	r2, r3
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	3304      	adds	r3, #4
 800474c:	4619      	mov	r1, r3
 800474e:	4610      	mov	r0, r2
 8004750:	f7fe ff43 	bl	80035da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004758:	4b1b      	ldr	r3, [pc, #108]	@ (80047c8 <xTaskIncrementTick+0x168>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800475e:	429a      	cmp	r2, r3
 8004760:	d3b9      	bcc.n	80046d6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004762:	2301      	movs	r3, #1
 8004764:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004766:	e7b6      	b.n	80046d6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004768:	4b17      	ldr	r3, [pc, #92]	@ (80047c8 <xTaskIncrementTick+0x168>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800476e:	4915      	ldr	r1, [pc, #84]	@ (80047c4 <xTaskIncrementTick+0x164>)
 8004770:	4613      	mov	r3, r2
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	4413      	add	r3, r2
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	440b      	add	r3, r1
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d901      	bls.n	8004784 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004780:	2301      	movs	r3, #1
 8004782:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004784:	4b11      	ldr	r3, [pc, #68]	@ (80047cc <xTaskIncrementTick+0x16c>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d007      	beq.n	800479c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800478c:	2301      	movs	r3, #1
 800478e:	617b      	str	r3, [r7, #20]
 8004790:	e004      	b.n	800479c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004792:	4b0f      	ldr	r3, [pc, #60]	@ (80047d0 <xTaskIncrementTick+0x170>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	3301      	adds	r3, #1
 8004798:	4a0d      	ldr	r2, [pc, #52]	@ (80047d0 <xTaskIncrementTick+0x170>)
 800479a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800479c:	697b      	ldr	r3, [r7, #20]
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3718      	adds	r7, #24
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	200004a0 	.word	0x200004a0
 80047ac:	2000047c 	.word	0x2000047c
 80047b0:	20000430 	.word	0x20000430
 80047b4:	20000434 	.word	0x20000434
 80047b8:	20000490 	.word	0x20000490
 80047bc:	20000498 	.word	0x20000498
 80047c0:	20000480 	.word	0x20000480
 80047c4:	2000037c 	.word	0x2000037c
 80047c8:	20000378 	.word	0x20000378
 80047cc:	2000048c 	.word	0x2000048c
 80047d0:	20000488 	.word	0x20000488

080047d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80047d4:	b480      	push	{r7}
 80047d6:	b087      	sub	sp, #28
 80047d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80047da:	4b27      	ldr	r3, [pc, #156]	@ (8004878 <vTaskSwitchContext+0xa4>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d003      	beq.n	80047ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80047e2:	4b26      	ldr	r3, [pc, #152]	@ (800487c <vTaskSwitchContext+0xa8>)
 80047e4:	2201      	movs	r2, #1
 80047e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80047e8:	e040      	b.n	800486c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80047ea:	4b24      	ldr	r3, [pc, #144]	@ (800487c <vTaskSwitchContext+0xa8>)
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047f0:	4b23      	ldr	r3, [pc, #140]	@ (8004880 <vTaskSwitchContext+0xac>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	fab3 f383 	clz	r3, r3
 80047fc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80047fe:	7afb      	ldrb	r3, [r7, #11]
 8004800:	f1c3 031f 	rsb	r3, r3, #31
 8004804:	617b      	str	r3, [r7, #20]
 8004806:	491f      	ldr	r1, [pc, #124]	@ (8004884 <vTaskSwitchContext+0xb0>)
 8004808:	697a      	ldr	r2, [r7, #20]
 800480a:	4613      	mov	r3, r2
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	4413      	add	r3, r2
 8004810:	009b      	lsls	r3, r3, #2
 8004812:	440b      	add	r3, r1
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d10b      	bne.n	8004832 <vTaskSwitchContext+0x5e>
	__asm volatile
 800481a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800481e:	f383 8811 	msr	BASEPRI, r3
 8004822:	f3bf 8f6f 	isb	sy
 8004826:	f3bf 8f4f 	dsb	sy
 800482a:	607b      	str	r3, [r7, #4]
}
 800482c:	bf00      	nop
 800482e:	bf00      	nop
 8004830:	e7fd      	b.n	800482e <vTaskSwitchContext+0x5a>
 8004832:	697a      	ldr	r2, [r7, #20]
 8004834:	4613      	mov	r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	4413      	add	r3, r2
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	4a11      	ldr	r2, [pc, #68]	@ (8004884 <vTaskSwitchContext+0xb0>)
 800483e:	4413      	add	r3, r2
 8004840:	613b      	str	r3, [r7, #16]
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	685a      	ldr	r2, [r3, #4]
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	605a      	str	r2, [r3, #4]
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	685a      	ldr	r2, [r3, #4]
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	3308      	adds	r3, #8
 8004854:	429a      	cmp	r2, r3
 8004856:	d104      	bne.n	8004862 <vTaskSwitchContext+0x8e>
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	605a      	str	r2, [r3, #4]
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	4a07      	ldr	r2, [pc, #28]	@ (8004888 <vTaskSwitchContext+0xb4>)
 800486a:	6013      	str	r3, [r2, #0]
}
 800486c:	bf00      	nop
 800486e:	371c      	adds	r7, #28
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr
 8004878:	200004a0 	.word	0x200004a0
 800487c:	2000048c 	.word	0x2000048c
 8004880:	20000480 	.word	0x20000480
 8004884:	2000037c 	.word	0x2000037c
 8004888:	20000378 	.word	0x20000378

0800488c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d10b      	bne.n	80048b4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800489c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048a0:	f383 8811 	msr	BASEPRI, r3
 80048a4:	f3bf 8f6f 	isb	sy
 80048a8:	f3bf 8f4f 	dsb	sy
 80048ac:	60fb      	str	r3, [r7, #12]
}
 80048ae:	bf00      	nop
 80048b0:	bf00      	nop
 80048b2:	e7fd      	b.n	80048b0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80048b4:	4b07      	ldr	r3, [pc, #28]	@ (80048d4 <vTaskPlaceOnEventList+0x48>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	3318      	adds	r3, #24
 80048ba:	4619      	mov	r1, r3
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f7fe feb0 	bl	8003622 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80048c2:	2101      	movs	r1, #1
 80048c4:	6838      	ldr	r0, [r7, #0]
 80048c6:	f000 fb87 	bl	8004fd8 <prvAddCurrentTaskToDelayedList>
}
 80048ca:	bf00      	nop
 80048cc:	3710      	adds	r7, #16
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	20000378 	.word	0x20000378

080048d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b086      	sub	sp, #24
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d10b      	bne.n	8004906 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80048ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048f2:	f383 8811 	msr	BASEPRI, r3
 80048f6:	f3bf 8f6f 	isb	sy
 80048fa:	f3bf 8f4f 	dsb	sy
 80048fe:	60fb      	str	r3, [r7, #12]
}
 8004900:	bf00      	nop
 8004902:	bf00      	nop
 8004904:	e7fd      	b.n	8004902 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	3318      	adds	r3, #24
 800490a:	4618      	mov	r0, r3
 800490c:	f7fe fec2 	bl	8003694 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004910:	4b1d      	ldr	r3, [pc, #116]	@ (8004988 <xTaskRemoveFromEventList+0xb0>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d11c      	bne.n	8004952 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	3304      	adds	r3, #4
 800491c:	4618      	mov	r0, r3
 800491e:	f7fe feb9 	bl	8003694 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004926:	2201      	movs	r2, #1
 8004928:	409a      	lsls	r2, r3
 800492a:	4b18      	ldr	r3, [pc, #96]	@ (800498c <xTaskRemoveFromEventList+0xb4>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4313      	orrs	r3, r2
 8004930:	4a16      	ldr	r2, [pc, #88]	@ (800498c <xTaskRemoveFromEventList+0xb4>)
 8004932:	6013      	str	r3, [r2, #0]
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004938:	4613      	mov	r3, r2
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4413      	add	r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4a13      	ldr	r2, [pc, #76]	@ (8004990 <xTaskRemoveFromEventList+0xb8>)
 8004942:	441a      	add	r2, r3
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	3304      	adds	r3, #4
 8004948:	4619      	mov	r1, r3
 800494a:	4610      	mov	r0, r2
 800494c:	f7fe fe45 	bl	80035da <vListInsertEnd>
 8004950:	e005      	b.n	800495e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	3318      	adds	r3, #24
 8004956:	4619      	mov	r1, r3
 8004958:	480e      	ldr	r0, [pc, #56]	@ (8004994 <xTaskRemoveFromEventList+0xbc>)
 800495a:	f7fe fe3e 	bl	80035da <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004962:	4b0d      	ldr	r3, [pc, #52]	@ (8004998 <xTaskRemoveFromEventList+0xc0>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004968:	429a      	cmp	r2, r3
 800496a:	d905      	bls.n	8004978 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800496c:	2301      	movs	r3, #1
 800496e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004970:	4b0a      	ldr	r3, [pc, #40]	@ (800499c <xTaskRemoveFromEventList+0xc4>)
 8004972:	2201      	movs	r2, #1
 8004974:	601a      	str	r2, [r3, #0]
 8004976:	e001      	b.n	800497c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004978:	2300      	movs	r3, #0
 800497a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800497c:	697b      	ldr	r3, [r7, #20]
}
 800497e:	4618      	mov	r0, r3
 8004980:	3718      	adds	r7, #24
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	200004a0 	.word	0x200004a0
 800498c:	20000480 	.word	0x20000480
 8004990:	2000037c 	.word	0x2000037c
 8004994:	20000438 	.word	0x20000438
 8004998:	20000378 	.word	0x20000378
 800499c:	2000048c 	.word	0x2000048c

080049a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80049a0:	b480      	push	{r7}
 80049a2:	b083      	sub	sp, #12
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80049a8:	4b06      	ldr	r3, [pc, #24]	@ (80049c4 <vTaskInternalSetTimeOutState+0x24>)
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80049b0:	4b05      	ldr	r3, [pc, #20]	@ (80049c8 <vTaskInternalSetTimeOutState+0x28>)
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	605a      	str	r2, [r3, #4]
}
 80049b8:	bf00      	nop
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr
 80049c4:	20000490 	.word	0x20000490
 80049c8:	2000047c 	.word	0x2000047c

080049cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b088      	sub	sp, #32
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d10b      	bne.n	80049f4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80049dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049e0:	f383 8811 	msr	BASEPRI, r3
 80049e4:	f3bf 8f6f 	isb	sy
 80049e8:	f3bf 8f4f 	dsb	sy
 80049ec:	613b      	str	r3, [r7, #16]
}
 80049ee:	bf00      	nop
 80049f0:	bf00      	nop
 80049f2:	e7fd      	b.n	80049f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10b      	bne.n	8004a12 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80049fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049fe:	f383 8811 	msr	BASEPRI, r3
 8004a02:	f3bf 8f6f 	isb	sy
 8004a06:	f3bf 8f4f 	dsb	sy
 8004a0a:	60fb      	str	r3, [r7, #12]
}
 8004a0c:	bf00      	nop
 8004a0e:	bf00      	nop
 8004a10:	e7fd      	b.n	8004a0e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004a12:	f000 fc79 	bl	8005308 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004a16:	4b1d      	ldr	r3, [pc, #116]	@ (8004a8c <xTaskCheckForTimeOut+0xc0>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a2e:	d102      	bne.n	8004a36 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004a30:	2300      	movs	r3, #0
 8004a32:	61fb      	str	r3, [r7, #28]
 8004a34:	e023      	b.n	8004a7e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	4b15      	ldr	r3, [pc, #84]	@ (8004a90 <xTaskCheckForTimeOut+0xc4>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d007      	beq.n	8004a52 <xTaskCheckForTimeOut+0x86>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	69ba      	ldr	r2, [r7, #24]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d302      	bcc.n	8004a52 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	61fb      	str	r3, [r7, #28]
 8004a50:	e015      	b.n	8004a7e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	697a      	ldr	r2, [r7, #20]
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d20b      	bcs.n	8004a74 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	1ad2      	subs	r2, r2, r3
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f7ff ff99 	bl	80049a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	61fb      	str	r3, [r7, #28]
 8004a72:	e004      	b.n	8004a7e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	2200      	movs	r2, #0
 8004a78:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004a7e:	f000 fc75 	bl	800536c <vPortExitCritical>

	return xReturn;
 8004a82:	69fb      	ldr	r3, [r7, #28]
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3720      	adds	r7, #32
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	2000047c 	.word	0x2000047c
 8004a90:	20000490 	.word	0x20000490

08004a94 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004a94:	b480      	push	{r7}
 8004a96:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004a98:	4b03      	ldr	r3, [pc, #12]	@ (8004aa8 <vTaskMissedYield+0x14>)
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	601a      	str	r2, [r3, #0]
}
 8004a9e:	bf00      	nop
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr
 8004aa8:	2000048c 	.word	0x2000048c

08004aac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b082      	sub	sp, #8
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004ab4:	f000 f852 	bl	8004b5c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004ab8:	4b06      	ldr	r3, [pc, #24]	@ (8004ad4 <prvIdleTask+0x28>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d9f9      	bls.n	8004ab4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004ac0:	4b05      	ldr	r3, [pc, #20]	@ (8004ad8 <prvIdleTask+0x2c>)
 8004ac2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ac6:	601a      	str	r2, [r3, #0]
 8004ac8:	f3bf 8f4f 	dsb	sy
 8004acc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004ad0:	e7f0      	b.n	8004ab4 <prvIdleTask+0x8>
 8004ad2:	bf00      	nop
 8004ad4:	2000037c 	.word	0x2000037c
 8004ad8:	e000ed04 	.word	0xe000ed04

08004adc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b082      	sub	sp, #8
 8004ae0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	607b      	str	r3, [r7, #4]
 8004ae6:	e00c      	b.n	8004b02 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	4613      	mov	r3, r2
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	4413      	add	r3, r2
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	4a12      	ldr	r2, [pc, #72]	@ (8004b3c <prvInitialiseTaskLists+0x60>)
 8004af4:	4413      	add	r3, r2
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7fe fd42 	bl	8003580 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	3301      	adds	r3, #1
 8004b00:	607b      	str	r3, [r7, #4]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2b06      	cmp	r3, #6
 8004b06:	d9ef      	bls.n	8004ae8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004b08:	480d      	ldr	r0, [pc, #52]	@ (8004b40 <prvInitialiseTaskLists+0x64>)
 8004b0a:	f7fe fd39 	bl	8003580 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004b0e:	480d      	ldr	r0, [pc, #52]	@ (8004b44 <prvInitialiseTaskLists+0x68>)
 8004b10:	f7fe fd36 	bl	8003580 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004b14:	480c      	ldr	r0, [pc, #48]	@ (8004b48 <prvInitialiseTaskLists+0x6c>)
 8004b16:	f7fe fd33 	bl	8003580 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004b1a:	480c      	ldr	r0, [pc, #48]	@ (8004b4c <prvInitialiseTaskLists+0x70>)
 8004b1c:	f7fe fd30 	bl	8003580 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004b20:	480b      	ldr	r0, [pc, #44]	@ (8004b50 <prvInitialiseTaskLists+0x74>)
 8004b22:	f7fe fd2d 	bl	8003580 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004b26:	4b0b      	ldr	r3, [pc, #44]	@ (8004b54 <prvInitialiseTaskLists+0x78>)
 8004b28:	4a05      	ldr	r2, [pc, #20]	@ (8004b40 <prvInitialiseTaskLists+0x64>)
 8004b2a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8004b58 <prvInitialiseTaskLists+0x7c>)
 8004b2e:	4a05      	ldr	r2, [pc, #20]	@ (8004b44 <prvInitialiseTaskLists+0x68>)
 8004b30:	601a      	str	r2, [r3, #0]
}
 8004b32:	bf00      	nop
 8004b34:	3708      	adds	r7, #8
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	2000037c 	.word	0x2000037c
 8004b40:	20000408 	.word	0x20000408
 8004b44:	2000041c 	.word	0x2000041c
 8004b48:	20000438 	.word	0x20000438
 8004b4c:	2000044c 	.word	0x2000044c
 8004b50:	20000464 	.word	0x20000464
 8004b54:	20000430 	.word	0x20000430
 8004b58:	20000434 	.word	0x20000434

08004b5c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004b62:	e019      	b.n	8004b98 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004b64:	f000 fbd0 	bl	8005308 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b68:	4b10      	ldr	r3, [pc, #64]	@ (8004bac <prvCheckTasksWaitingTermination+0x50>)
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	3304      	adds	r3, #4
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7fe fd8d 	bl	8003694 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004bb0 <prvCheckTasksWaitingTermination+0x54>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	3b01      	subs	r3, #1
 8004b80:	4a0b      	ldr	r2, [pc, #44]	@ (8004bb0 <prvCheckTasksWaitingTermination+0x54>)
 8004b82:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004b84:	4b0b      	ldr	r3, [pc, #44]	@ (8004bb4 <prvCheckTasksWaitingTermination+0x58>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	3b01      	subs	r3, #1
 8004b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8004bb4 <prvCheckTasksWaitingTermination+0x58>)
 8004b8c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004b8e:	f000 fbed 	bl	800536c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 f810 	bl	8004bb8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004b98:	4b06      	ldr	r3, [pc, #24]	@ (8004bb4 <prvCheckTasksWaitingTermination+0x58>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d1e1      	bne.n	8004b64 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004ba0:	bf00      	nop
 8004ba2:	bf00      	nop
 8004ba4:	3708      	adds	r7, #8
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	2000044c 	.word	0x2000044c
 8004bb0:	20000478 	.word	0x20000478
 8004bb4:	20000460 	.word	0x20000460

08004bb8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d108      	bne.n	8004bdc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f000 fd48 	bl	8005664 <vPortFree>
				vPortFree( pxTCB );
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f000 fd45 	bl	8005664 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004bda:	e019      	b.n	8004c10 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d103      	bne.n	8004bee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 fd3c 	bl	8005664 <vPortFree>
	}
 8004bec:	e010      	b.n	8004c10 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d00b      	beq.n	8004c10 <prvDeleteTCB+0x58>
	__asm volatile
 8004bf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bfc:	f383 8811 	msr	BASEPRI, r3
 8004c00:	f3bf 8f6f 	isb	sy
 8004c04:	f3bf 8f4f 	dsb	sy
 8004c08:	60fb      	str	r3, [r7, #12]
}
 8004c0a:	bf00      	nop
 8004c0c:	bf00      	nop
 8004c0e:	e7fd      	b.n	8004c0c <prvDeleteTCB+0x54>
	}
 8004c10:	bf00      	nop
 8004c12:	3710      	adds	r7, #16
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8004c50 <prvResetNextTaskUnblockTime+0x38>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d104      	bne.n	8004c32 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004c28:	4b0a      	ldr	r3, [pc, #40]	@ (8004c54 <prvResetNextTaskUnblockTime+0x3c>)
 8004c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8004c2e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004c30:	e008      	b.n	8004c44 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c32:	4b07      	ldr	r3, [pc, #28]	@ (8004c50 <prvResetNextTaskUnblockTime+0x38>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	4a04      	ldr	r2, [pc, #16]	@ (8004c54 <prvResetNextTaskUnblockTime+0x3c>)
 8004c42:	6013      	str	r3, [r2, #0]
}
 8004c44:	bf00      	nop
 8004c46:	370c      	adds	r7, #12
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr
 8004c50:	20000430 	.word	0x20000430
 8004c54:	20000498 	.word	0x20000498

08004c58 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004c5e:	4b0b      	ldr	r3, [pc, #44]	@ (8004c8c <xTaskGetSchedulerState+0x34>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d102      	bne.n	8004c6c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004c66:	2301      	movs	r3, #1
 8004c68:	607b      	str	r3, [r7, #4]
 8004c6a:	e008      	b.n	8004c7e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c6c:	4b08      	ldr	r3, [pc, #32]	@ (8004c90 <xTaskGetSchedulerState+0x38>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d102      	bne.n	8004c7a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004c74:	2302      	movs	r3, #2
 8004c76:	607b      	str	r3, [r7, #4]
 8004c78:	e001      	b.n	8004c7e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004c7e:	687b      	ldr	r3, [r7, #4]
	}
 8004c80:	4618      	mov	r0, r3
 8004c82:	370c      	adds	r7, #12
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr
 8004c8c:	20000484 	.word	0x20000484
 8004c90:	200004a0 	.word	0x200004a0

08004c94 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b084      	sub	sp, #16
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d05e      	beq.n	8004d68 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cae:	4b31      	ldr	r3, [pc, #196]	@ (8004d74 <xTaskPriorityInherit+0xe0>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d24e      	bcs.n	8004d56 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	699b      	ldr	r3, [r3, #24]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	db06      	blt.n	8004cce <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cc0:	4b2c      	ldr	r3, [pc, #176]	@ (8004d74 <xTaskPriorityInherit+0xe0>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc6:	f1c3 0207 	rsb	r2, r3, #7
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	6959      	ldr	r1, [r3, #20]
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	4413      	add	r3, r2
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	4a26      	ldr	r2, [pc, #152]	@ (8004d78 <xTaskPriorityInherit+0xe4>)
 8004ce0:	4413      	add	r3, r2
 8004ce2:	4299      	cmp	r1, r3
 8004ce4:	d12f      	bne.n	8004d46 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	3304      	adds	r3, #4
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7fe fcd2 	bl	8003694 <uxListRemove>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d10a      	bne.n	8004d0c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004d00:	43da      	mvns	r2, r3
 8004d02:	4b1e      	ldr	r3, [pc, #120]	@ (8004d7c <xTaskPriorityInherit+0xe8>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4013      	ands	r3, r2
 8004d08:	4a1c      	ldr	r2, [pc, #112]	@ (8004d7c <xTaskPriorityInherit+0xe8>)
 8004d0a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004d0c:	4b19      	ldr	r3, [pc, #100]	@ (8004d74 <xTaskPriorityInherit+0xe0>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	409a      	lsls	r2, r3
 8004d1e:	4b17      	ldr	r3, [pc, #92]	@ (8004d7c <xTaskPriorityInherit+0xe8>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	4a15      	ldr	r2, [pc, #84]	@ (8004d7c <xTaskPriorityInherit+0xe8>)
 8004d26:	6013      	str	r3, [r2, #0]
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	4413      	add	r3, r2
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	4a10      	ldr	r2, [pc, #64]	@ (8004d78 <xTaskPriorityInherit+0xe4>)
 8004d36:	441a      	add	r2, r3
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	3304      	adds	r3, #4
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	4610      	mov	r0, r2
 8004d40:	f7fe fc4b 	bl	80035da <vListInsertEnd>
 8004d44:	e004      	b.n	8004d50 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004d46:	4b0b      	ldr	r3, [pc, #44]	@ (8004d74 <xTaskPriorityInherit+0xe0>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8004d50:	2301      	movs	r3, #1
 8004d52:	60fb      	str	r3, [r7, #12]
 8004d54:	e008      	b.n	8004d68 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d5a:	4b06      	ldr	r3, [pc, #24]	@ (8004d74 <xTaskPriorityInherit+0xe0>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d201      	bcs.n	8004d68 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004d64:	2301      	movs	r3, #1
 8004d66:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004d68:	68fb      	ldr	r3, [r7, #12]
	}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3710      	adds	r7, #16
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	20000378 	.word	0x20000378
 8004d78:	2000037c 	.word	0x2000037c
 8004d7c:	20000480 	.word	0x20000480

08004d80 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b086      	sub	sp, #24
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d070      	beq.n	8004e78 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004d96:	4b3b      	ldr	r3, [pc, #236]	@ (8004e84 <xTaskPriorityDisinherit+0x104>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	693a      	ldr	r2, [r7, #16]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d00b      	beq.n	8004db8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004da4:	f383 8811 	msr	BASEPRI, r3
 8004da8:	f3bf 8f6f 	isb	sy
 8004dac:	f3bf 8f4f 	dsb	sy
 8004db0:	60fb      	str	r3, [r7, #12]
}
 8004db2:	bf00      	nop
 8004db4:	bf00      	nop
 8004db6:	e7fd      	b.n	8004db4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d10b      	bne.n	8004dd8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dc4:	f383 8811 	msr	BASEPRI, r3
 8004dc8:	f3bf 8f6f 	isb	sy
 8004dcc:	f3bf 8f4f 	dsb	sy
 8004dd0:	60bb      	str	r3, [r7, #8]
}
 8004dd2:	bf00      	nop
 8004dd4:	bf00      	nop
 8004dd6:	e7fd      	b.n	8004dd4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ddc:	1e5a      	subs	r2, r3, #1
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d044      	beq.n	8004e78 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d140      	bne.n	8004e78 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	3304      	adds	r3, #4
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f7fe fc4a 	bl	8003694 <uxListRemove>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d115      	bne.n	8004e32 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e0a:	491f      	ldr	r1, [pc, #124]	@ (8004e88 <xTaskPriorityDisinherit+0x108>)
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	4413      	add	r3, r2
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	440b      	add	r3, r1
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d10a      	bne.n	8004e32 <xTaskPriorityDisinherit+0xb2>
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e20:	2201      	movs	r2, #1
 8004e22:	fa02 f303 	lsl.w	r3, r2, r3
 8004e26:	43da      	mvns	r2, r3
 8004e28:	4b18      	ldr	r3, [pc, #96]	@ (8004e8c <xTaskPriorityDisinherit+0x10c>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	4a17      	ldr	r2, [pc, #92]	@ (8004e8c <xTaskPriorityDisinherit+0x10c>)
 8004e30:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e3e:	f1c3 0207 	rsb	r2, r3, #7
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	409a      	lsls	r2, r3
 8004e4e:	4b0f      	ldr	r3, [pc, #60]	@ (8004e8c <xTaskPriorityDisinherit+0x10c>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	4a0d      	ldr	r2, [pc, #52]	@ (8004e8c <xTaskPriorityDisinherit+0x10c>)
 8004e56:	6013      	str	r3, [r2, #0]
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	4413      	add	r3, r2
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	4a08      	ldr	r2, [pc, #32]	@ (8004e88 <xTaskPriorityDisinherit+0x108>)
 8004e66:	441a      	add	r2, r3
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	3304      	adds	r3, #4
 8004e6c:	4619      	mov	r1, r3
 8004e6e:	4610      	mov	r0, r2
 8004e70:	f7fe fbb3 	bl	80035da <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004e74:	2301      	movs	r3, #1
 8004e76:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004e78:	697b      	ldr	r3, [r7, #20]
	}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3718      	adds	r7, #24
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	20000378 	.word	0x20000378
 8004e88:	2000037c 	.word	0x2000037c
 8004e8c:	20000480 	.word	0x20000480

08004e90 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b088      	sub	sp, #32
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d079      	beq.n	8004f9c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d10b      	bne.n	8004ec8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8004eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb4:	f383 8811 	msr	BASEPRI, r3
 8004eb8:	f3bf 8f6f 	isb	sy
 8004ebc:	f3bf 8f4f 	dsb	sy
 8004ec0:	60fb      	str	r3, [r7, #12]
}
 8004ec2:	bf00      	nop
 8004ec4:	bf00      	nop
 8004ec6:	e7fd      	b.n	8004ec4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004ec8:	69bb      	ldr	r3, [r7, #24]
 8004eca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ecc:	683a      	ldr	r2, [r7, #0]
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d902      	bls.n	8004ed8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	61fb      	str	r3, [r7, #28]
 8004ed6:	e002      	b.n	8004ede <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004edc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee2:	69fa      	ldr	r2, [r7, #28]
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d059      	beq.n	8004f9c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d154      	bne.n	8004f9c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004ef2:	4b2c      	ldr	r3, [pc, #176]	@ (8004fa4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	69ba      	ldr	r2, [r7, #24]
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d10b      	bne.n	8004f14 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8004efc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f00:	f383 8811 	msr	BASEPRI, r3
 8004f04:	f3bf 8f6f 	isb	sy
 8004f08:	f3bf 8f4f 	dsb	sy
 8004f0c:	60bb      	str	r3, [r7, #8]
}
 8004f0e:	bf00      	nop
 8004f10:	bf00      	nop
 8004f12:	e7fd      	b.n	8004f10 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004f14:	69bb      	ldr	r3, [r7, #24]
 8004f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f18:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8004f1a:	69bb      	ldr	r3, [r7, #24]
 8004f1c:	69fa      	ldr	r2, [r7, #28]
 8004f1e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004f20:	69bb      	ldr	r3, [r7, #24]
 8004f22:	699b      	ldr	r3, [r3, #24]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	db04      	blt.n	8004f32 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	f1c3 0207 	rsb	r2, r3, #7
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004f32:	69bb      	ldr	r3, [r7, #24]
 8004f34:	6959      	ldr	r1, [r3, #20]
 8004f36:	693a      	ldr	r2, [r7, #16]
 8004f38:	4613      	mov	r3, r2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	4413      	add	r3, r2
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	4a19      	ldr	r2, [pc, #100]	@ (8004fa8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8004f42:	4413      	add	r3, r2
 8004f44:	4299      	cmp	r1, r3
 8004f46:	d129      	bne.n	8004f9c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	3304      	adds	r3, #4
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f7fe fba1 	bl	8003694 <uxListRemove>
 8004f52:	4603      	mov	r3, r0
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d10a      	bne.n	8004f6e <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f62:	43da      	mvns	r2, r3
 8004f64:	4b11      	ldr	r3, [pc, #68]	@ (8004fac <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4013      	ands	r3, r2
 8004f6a:	4a10      	ldr	r2, [pc, #64]	@ (8004fac <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8004f6c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f72:	2201      	movs	r2, #1
 8004f74:	409a      	lsls	r2, r3
 8004f76:	4b0d      	ldr	r3, [pc, #52]	@ (8004fac <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	4a0b      	ldr	r2, [pc, #44]	@ (8004fac <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8004f7e:	6013      	str	r3, [r2, #0]
 8004f80:	69bb      	ldr	r3, [r7, #24]
 8004f82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f84:	4613      	mov	r3, r2
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	4413      	add	r3, r2
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	4a06      	ldr	r2, [pc, #24]	@ (8004fa8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8004f8e:	441a      	add	r2, r3
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	3304      	adds	r3, #4
 8004f94:	4619      	mov	r1, r3
 8004f96:	4610      	mov	r0, r2
 8004f98:	f7fe fb1f 	bl	80035da <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004f9c:	bf00      	nop
 8004f9e:	3720      	adds	r7, #32
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	20000378 	.word	0x20000378
 8004fa8:	2000037c 	.word	0x2000037c
 8004fac:	20000480 	.word	0x20000480

08004fb0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004fb0:	b480      	push	{r7}
 8004fb2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004fb4:	4b07      	ldr	r3, [pc, #28]	@ (8004fd4 <pvTaskIncrementMutexHeldCount+0x24>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d004      	beq.n	8004fc6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004fbc:	4b05      	ldr	r3, [pc, #20]	@ (8004fd4 <pvTaskIncrementMutexHeldCount+0x24>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004fc2:	3201      	adds	r2, #1
 8004fc4:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8004fc6:	4b03      	ldr	r3, [pc, #12]	@ (8004fd4 <pvTaskIncrementMutexHeldCount+0x24>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
	}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr
 8004fd4:	20000378 	.word	0x20000378

08004fd8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004fe2:	4b29      	ldr	r3, [pc, #164]	@ (8005088 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004fe8:	4b28      	ldr	r3, [pc, #160]	@ (800508c <prvAddCurrentTaskToDelayedList+0xb4>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	3304      	adds	r3, #4
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f7fe fb50 	bl	8003694 <uxListRemove>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d10b      	bne.n	8005012 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004ffa:	4b24      	ldr	r3, [pc, #144]	@ (800508c <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005000:	2201      	movs	r2, #1
 8005002:	fa02 f303 	lsl.w	r3, r2, r3
 8005006:	43da      	mvns	r2, r3
 8005008:	4b21      	ldr	r3, [pc, #132]	@ (8005090 <prvAddCurrentTaskToDelayedList+0xb8>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4013      	ands	r3, r2
 800500e:	4a20      	ldr	r2, [pc, #128]	@ (8005090 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005010:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005018:	d10a      	bne.n	8005030 <prvAddCurrentTaskToDelayedList+0x58>
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d007      	beq.n	8005030 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005020:	4b1a      	ldr	r3, [pc, #104]	@ (800508c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	3304      	adds	r3, #4
 8005026:	4619      	mov	r1, r3
 8005028:	481a      	ldr	r0, [pc, #104]	@ (8005094 <prvAddCurrentTaskToDelayedList+0xbc>)
 800502a:	f7fe fad6 	bl	80035da <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800502e:	e026      	b.n	800507e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4413      	add	r3, r2
 8005036:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005038:	4b14      	ldr	r3, [pc, #80]	@ (800508c <prvAddCurrentTaskToDelayedList+0xb4>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68ba      	ldr	r2, [r7, #8]
 800503e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005040:	68ba      	ldr	r2, [r7, #8]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	429a      	cmp	r2, r3
 8005046:	d209      	bcs.n	800505c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005048:	4b13      	ldr	r3, [pc, #76]	@ (8005098 <prvAddCurrentTaskToDelayedList+0xc0>)
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	4b0f      	ldr	r3, [pc, #60]	@ (800508c <prvAddCurrentTaskToDelayedList+0xb4>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	3304      	adds	r3, #4
 8005052:	4619      	mov	r1, r3
 8005054:	4610      	mov	r0, r2
 8005056:	f7fe fae4 	bl	8003622 <vListInsert>
}
 800505a:	e010      	b.n	800507e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800505c:	4b0f      	ldr	r3, [pc, #60]	@ (800509c <prvAddCurrentTaskToDelayedList+0xc4>)
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	4b0a      	ldr	r3, [pc, #40]	@ (800508c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	3304      	adds	r3, #4
 8005066:	4619      	mov	r1, r3
 8005068:	4610      	mov	r0, r2
 800506a:	f7fe fada 	bl	8003622 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800506e:	4b0c      	ldr	r3, [pc, #48]	@ (80050a0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	68ba      	ldr	r2, [r7, #8]
 8005074:	429a      	cmp	r2, r3
 8005076:	d202      	bcs.n	800507e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005078:	4a09      	ldr	r2, [pc, #36]	@ (80050a0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	6013      	str	r3, [r2, #0]
}
 800507e:	bf00      	nop
 8005080:	3710      	adds	r7, #16
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
 8005086:	bf00      	nop
 8005088:	2000047c 	.word	0x2000047c
 800508c:	20000378 	.word	0x20000378
 8005090:	20000480 	.word	0x20000480
 8005094:	20000464 	.word	0x20000464
 8005098:	20000434 	.word	0x20000434
 800509c:	20000430 	.word	0x20000430
 80050a0:	20000498 	.word	0x20000498

080050a4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80050a4:	b480      	push	{r7}
 80050a6:	b085      	sub	sp, #20
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	3b04      	subs	r3, #4
 80050b4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80050bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	3b04      	subs	r3, #4
 80050c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	f023 0201 	bic.w	r2, r3, #1
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	3b04      	subs	r3, #4
 80050d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80050d4:	4a0c      	ldr	r2, [pc, #48]	@ (8005108 <pxPortInitialiseStack+0x64>)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	3b14      	subs	r3, #20
 80050de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80050e0:	687a      	ldr	r2, [r7, #4]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	3b04      	subs	r3, #4
 80050ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f06f 0202 	mvn.w	r2, #2
 80050f2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	3b20      	subs	r3, #32
 80050f8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80050fa:	68fb      	ldr	r3, [r7, #12]
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3714      	adds	r7, #20
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr
 8005108:	0800510d 	.word	0x0800510d

0800510c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800510c:	b480      	push	{r7}
 800510e:	b085      	sub	sp, #20
 8005110:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005112:	2300      	movs	r3, #0
 8005114:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005116:	4b13      	ldr	r3, [pc, #76]	@ (8005164 <prvTaskExitError+0x58>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800511e:	d00b      	beq.n	8005138 <prvTaskExitError+0x2c>
	__asm volatile
 8005120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005124:	f383 8811 	msr	BASEPRI, r3
 8005128:	f3bf 8f6f 	isb	sy
 800512c:	f3bf 8f4f 	dsb	sy
 8005130:	60fb      	str	r3, [r7, #12]
}
 8005132:	bf00      	nop
 8005134:	bf00      	nop
 8005136:	e7fd      	b.n	8005134 <prvTaskExitError+0x28>
	__asm volatile
 8005138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800513c:	f383 8811 	msr	BASEPRI, r3
 8005140:	f3bf 8f6f 	isb	sy
 8005144:	f3bf 8f4f 	dsb	sy
 8005148:	60bb      	str	r3, [r7, #8]
}
 800514a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800514c:	bf00      	nop
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d0fc      	beq.n	800514e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005154:	bf00      	nop
 8005156:	bf00      	nop
 8005158:	3714      	adds	r7, #20
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	2000000c 	.word	0x2000000c
	...

08005170 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005170:	4b07      	ldr	r3, [pc, #28]	@ (8005190 <pxCurrentTCBConst2>)
 8005172:	6819      	ldr	r1, [r3, #0]
 8005174:	6808      	ldr	r0, [r1, #0]
 8005176:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800517a:	f380 8809 	msr	PSP, r0
 800517e:	f3bf 8f6f 	isb	sy
 8005182:	f04f 0000 	mov.w	r0, #0
 8005186:	f380 8811 	msr	BASEPRI, r0
 800518a:	4770      	bx	lr
 800518c:	f3af 8000 	nop.w

08005190 <pxCurrentTCBConst2>:
 8005190:	20000378 	.word	0x20000378
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005194:	bf00      	nop
 8005196:	bf00      	nop

08005198 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005198:	4808      	ldr	r0, [pc, #32]	@ (80051bc <prvPortStartFirstTask+0x24>)
 800519a:	6800      	ldr	r0, [r0, #0]
 800519c:	6800      	ldr	r0, [r0, #0]
 800519e:	f380 8808 	msr	MSP, r0
 80051a2:	f04f 0000 	mov.w	r0, #0
 80051a6:	f380 8814 	msr	CONTROL, r0
 80051aa:	b662      	cpsie	i
 80051ac:	b661      	cpsie	f
 80051ae:	f3bf 8f4f 	dsb	sy
 80051b2:	f3bf 8f6f 	isb	sy
 80051b6:	df00      	svc	0
 80051b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80051ba:	bf00      	nop
 80051bc:	e000ed08 	.word	0xe000ed08

080051c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b086      	sub	sp, #24
 80051c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80051c6:	4b47      	ldr	r3, [pc, #284]	@ (80052e4 <xPortStartScheduler+0x124>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a47      	ldr	r2, [pc, #284]	@ (80052e8 <xPortStartScheduler+0x128>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d10b      	bne.n	80051e8 <xPortStartScheduler+0x28>
	__asm volatile
 80051d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d4:	f383 8811 	msr	BASEPRI, r3
 80051d8:	f3bf 8f6f 	isb	sy
 80051dc:	f3bf 8f4f 	dsb	sy
 80051e0:	60fb      	str	r3, [r7, #12]
}
 80051e2:	bf00      	nop
 80051e4:	bf00      	nop
 80051e6:	e7fd      	b.n	80051e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80051e8:	4b3e      	ldr	r3, [pc, #248]	@ (80052e4 <xPortStartScheduler+0x124>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a3f      	ldr	r2, [pc, #252]	@ (80052ec <xPortStartScheduler+0x12c>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d10b      	bne.n	800520a <xPortStartScheduler+0x4a>
	__asm volatile
 80051f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f6:	f383 8811 	msr	BASEPRI, r3
 80051fa:	f3bf 8f6f 	isb	sy
 80051fe:	f3bf 8f4f 	dsb	sy
 8005202:	613b      	str	r3, [r7, #16]
}
 8005204:	bf00      	nop
 8005206:	bf00      	nop
 8005208:	e7fd      	b.n	8005206 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800520a:	4b39      	ldr	r3, [pc, #228]	@ (80052f0 <xPortStartScheduler+0x130>)
 800520c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	b2db      	uxtb	r3, r3
 8005214:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	22ff      	movs	r2, #255	@ 0xff
 800521a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	b2db      	uxtb	r3, r3
 8005222:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005224:	78fb      	ldrb	r3, [r7, #3]
 8005226:	b2db      	uxtb	r3, r3
 8005228:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800522c:	b2da      	uxtb	r2, r3
 800522e:	4b31      	ldr	r3, [pc, #196]	@ (80052f4 <xPortStartScheduler+0x134>)
 8005230:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005232:	4b31      	ldr	r3, [pc, #196]	@ (80052f8 <xPortStartScheduler+0x138>)
 8005234:	2207      	movs	r2, #7
 8005236:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005238:	e009      	b.n	800524e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800523a:	4b2f      	ldr	r3, [pc, #188]	@ (80052f8 <xPortStartScheduler+0x138>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	3b01      	subs	r3, #1
 8005240:	4a2d      	ldr	r2, [pc, #180]	@ (80052f8 <xPortStartScheduler+0x138>)
 8005242:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005244:	78fb      	ldrb	r3, [r7, #3]
 8005246:	b2db      	uxtb	r3, r3
 8005248:	005b      	lsls	r3, r3, #1
 800524a:	b2db      	uxtb	r3, r3
 800524c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800524e:	78fb      	ldrb	r3, [r7, #3]
 8005250:	b2db      	uxtb	r3, r3
 8005252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005256:	2b80      	cmp	r3, #128	@ 0x80
 8005258:	d0ef      	beq.n	800523a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800525a:	4b27      	ldr	r3, [pc, #156]	@ (80052f8 <xPortStartScheduler+0x138>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f1c3 0307 	rsb	r3, r3, #7
 8005262:	2b04      	cmp	r3, #4
 8005264:	d00b      	beq.n	800527e <xPortStartScheduler+0xbe>
	__asm volatile
 8005266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800526a:	f383 8811 	msr	BASEPRI, r3
 800526e:	f3bf 8f6f 	isb	sy
 8005272:	f3bf 8f4f 	dsb	sy
 8005276:	60bb      	str	r3, [r7, #8]
}
 8005278:	bf00      	nop
 800527a:	bf00      	nop
 800527c:	e7fd      	b.n	800527a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800527e:	4b1e      	ldr	r3, [pc, #120]	@ (80052f8 <xPortStartScheduler+0x138>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	021b      	lsls	r3, r3, #8
 8005284:	4a1c      	ldr	r2, [pc, #112]	@ (80052f8 <xPortStartScheduler+0x138>)
 8005286:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005288:	4b1b      	ldr	r3, [pc, #108]	@ (80052f8 <xPortStartScheduler+0x138>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005290:	4a19      	ldr	r2, [pc, #100]	@ (80052f8 <xPortStartScheduler+0x138>)
 8005292:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	b2da      	uxtb	r2, r3
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800529c:	4b17      	ldr	r3, [pc, #92]	@ (80052fc <xPortStartScheduler+0x13c>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a16      	ldr	r2, [pc, #88]	@ (80052fc <xPortStartScheduler+0x13c>)
 80052a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80052a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80052a8:	4b14      	ldr	r3, [pc, #80]	@ (80052fc <xPortStartScheduler+0x13c>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a13      	ldr	r2, [pc, #76]	@ (80052fc <xPortStartScheduler+0x13c>)
 80052ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80052b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80052b4:	f000 f8da 	bl	800546c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80052b8:	4b11      	ldr	r3, [pc, #68]	@ (8005300 <xPortStartScheduler+0x140>)
 80052ba:	2200      	movs	r2, #0
 80052bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80052be:	f000 f8f9 	bl	80054b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80052c2:	4b10      	ldr	r3, [pc, #64]	@ (8005304 <xPortStartScheduler+0x144>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a0f      	ldr	r2, [pc, #60]	@ (8005304 <xPortStartScheduler+0x144>)
 80052c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80052cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80052ce:	f7ff ff63 	bl	8005198 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80052d2:	f7ff fa7f 	bl	80047d4 <vTaskSwitchContext>
	prvTaskExitError();
 80052d6:	f7ff ff19 	bl	800510c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80052da:	2300      	movs	r3, #0
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3718      	adds	r7, #24
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}
 80052e4:	e000ed00 	.word	0xe000ed00
 80052e8:	410fc271 	.word	0x410fc271
 80052ec:	410fc270 	.word	0x410fc270
 80052f0:	e000e400 	.word	0xe000e400
 80052f4:	200004a4 	.word	0x200004a4
 80052f8:	200004a8 	.word	0x200004a8
 80052fc:	e000ed20 	.word	0xe000ed20
 8005300:	2000000c 	.word	0x2000000c
 8005304:	e000ef34 	.word	0xe000ef34

08005308 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
	__asm volatile
 800530e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005312:	f383 8811 	msr	BASEPRI, r3
 8005316:	f3bf 8f6f 	isb	sy
 800531a:	f3bf 8f4f 	dsb	sy
 800531e:	607b      	str	r3, [r7, #4]
}
 8005320:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005322:	4b10      	ldr	r3, [pc, #64]	@ (8005364 <vPortEnterCritical+0x5c>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	3301      	adds	r3, #1
 8005328:	4a0e      	ldr	r2, [pc, #56]	@ (8005364 <vPortEnterCritical+0x5c>)
 800532a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800532c:	4b0d      	ldr	r3, [pc, #52]	@ (8005364 <vPortEnterCritical+0x5c>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2b01      	cmp	r3, #1
 8005332:	d110      	bne.n	8005356 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005334:	4b0c      	ldr	r3, [pc, #48]	@ (8005368 <vPortEnterCritical+0x60>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	b2db      	uxtb	r3, r3
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00b      	beq.n	8005356 <vPortEnterCritical+0x4e>
	__asm volatile
 800533e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005342:	f383 8811 	msr	BASEPRI, r3
 8005346:	f3bf 8f6f 	isb	sy
 800534a:	f3bf 8f4f 	dsb	sy
 800534e:	603b      	str	r3, [r7, #0]
}
 8005350:	bf00      	nop
 8005352:	bf00      	nop
 8005354:	e7fd      	b.n	8005352 <vPortEnterCritical+0x4a>
	}
}
 8005356:	bf00      	nop
 8005358:	370c      	adds	r7, #12
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr
 8005362:	bf00      	nop
 8005364:	2000000c 	.word	0x2000000c
 8005368:	e000ed04 	.word	0xe000ed04

0800536c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005372:	4b12      	ldr	r3, [pc, #72]	@ (80053bc <vPortExitCritical+0x50>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d10b      	bne.n	8005392 <vPortExitCritical+0x26>
	__asm volatile
 800537a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800537e:	f383 8811 	msr	BASEPRI, r3
 8005382:	f3bf 8f6f 	isb	sy
 8005386:	f3bf 8f4f 	dsb	sy
 800538a:	607b      	str	r3, [r7, #4]
}
 800538c:	bf00      	nop
 800538e:	bf00      	nop
 8005390:	e7fd      	b.n	800538e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005392:	4b0a      	ldr	r3, [pc, #40]	@ (80053bc <vPortExitCritical+0x50>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	3b01      	subs	r3, #1
 8005398:	4a08      	ldr	r2, [pc, #32]	@ (80053bc <vPortExitCritical+0x50>)
 800539a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800539c:	4b07      	ldr	r3, [pc, #28]	@ (80053bc <vPortExitCritical+0x50>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d105      	bne.n	80053b0 <vPortExitCritical+0x44>
 80053a4:	2300      	movs	r3, #0
 80053a6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80053ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80053b0:	bf00      	nop
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr
 80053bc:	2000000c 	.word	0x2000000c

080053c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80053c0:	f3ef 8009 	mrs	r0, PSP
 80053c4:	f3bf 8f6f 	isb	sy
 80053c8:	4b15      	ldr	r3, [pc, #84]	@ (8005420 <pxCurrentTCBConst>)
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	f01e 0f10 	tst.w	lr, #16
 80053d0:	bf08      	it	eq
 80053d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80053d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053da:	6010      	str	r0, [r2, #0]
 80053dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80053e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80053e4:	f380 8811 	msr	BASEPRI, r0
 80053e8:	f3bf 8f4f 	dsb	sy
 80053ec:	f3bf 8f6f 	isb	sy
 80053f0:	f7ff f9f0 	bl	80047d4 <vTaskSwitchContext>
 80053f4:	f04f 0000 	mov.w	r0, #0
 80053f8:	f380 8811 	msr	BASEPRI, r0
 80053fc:	bc09      	pop	{r0, r3}
 80053fe:	6819      	ldr	r1, [r3, #0]
 8005400:	6808      	ldr	r0, [r1, #0]
 8005402:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005406:	f01e 0f10 	tst.w	lr, #16
 800540a:	bf08      	it	eq
 800540c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005410:	f380 8809 	msr	PSP, r0
 8005414:	f3bf 8f6f 	isb	sy
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	f3af 8000 	nop.w

08005420 <pxCurrentTCBConst>:
 8005420:	20000378 	.word	0x20000378
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005424:	bf00      	nop
 8005426:	bf00      	nop

08005428 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b082      	sub	sp, #8
 800542c:	af00      	add	r7, sp, #0
	__asm volatile
 800542e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005432:	f383 8811 	msr	BASEPRI, r3
 8005436:	f3bf 8f6f 	isb	sy
 800543a:	f3bf 8f4f 	dsb	sy
 800543e:	607b      	str	r3, [r7, #4]
}
 8005440:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005442:	f7ff f90d 	bl	8004660 <xTaskIncrementTick>
 8005446:	4603      	mov	r3, r0
 8005448:	2b00      	cmp	r3, #0
 800544a:	d003      	beq.n	8005454 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800544c:	4b06      	ldr	r3, [pc, #24]	@ (8005468 <xPortSysTickHandler+0x40>)
 800544e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005452:	601a      	str	r2, [r3, #0]
 8005454:	2300      	movs	r3, #0
 8005456:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	f383 8811 	msr	BASEPRI, r3
}
 800545e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005460:	bf00      	nop
 8005462:	3708      	adds	r7, #8
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}
 8005468:	e000ed04 	.word	0xe000ed04

0800546c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800546c:	b480      	push	{r7}
 800546e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005470:	4b0b      	ldr	r3, [pc, #44]	@ (80054a0 <vPortSetupTimerInterrupt+0x34>)
 8005472:	2200      	movs	r2, #0
 8005474:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005476:	4b0b      	ldr	r3, [pc, #44]	@ (80054a4 <vPortSetupTimerInterrupt+0x38>)
 8005478:	2200      	movs	r2, #0
 800547a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800547c:	4b0a      	ldr	r3, [pc, #40]	@ (80054a8 <vPortSetupTimerInterrupt+0x3c>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a0a      	ldr	r2, [pc, #40]	@ (80054ac <vPortSetupTimerInterrupt+0x40>)
 8005482:	fba2 2303 	umull	r2, r3, r2, r3
 8005486:	099b      	lsrs	r3, r3, #6
 8005488:	4a09      	ldr	r2, [pc, #36]	@ (80054b0 <vPortSetupTimerInterrupt+0x44>)
 800548a:	3b01      	subs	r3, #1
 800548c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800548e:	4b04      	ldr	r3, [pc, #16]	@ (80054a0 <vPortSetupTimerInterrupt+0x34>)
 8005490:	2207      	movs	r2, #7
 8005492:	601a      	str	r2, [r3, #0]
}
 8005494:	bf00      	nop
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr
 800549e:	bf00      	nop
 80054a0:	e000e010 	.word	0xe000e010
 80054a4:	e000e018 	.word	0xe000e018
 80054a8:	20000000 	.word	0x20000000
 80054ac:	10624dd3 	.word	0x10624dd3
 80054b0:	e000e014 	.word	0xe000e014

080054b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80054b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80054c4 <vPortEnableVFP+0x10>
 80054b8:	6801      	ldr	r1, [r0, #0]
 80054ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80054be:	6001      	str	r1, [r0, #0]
 80054c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80054c2:	bf00      	nop
 80054c4:	e000ed88 	.word	0xe000ed88

080054c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b08a      	sub	sp, #40	@ 0x28
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80054d0:	2300      	movs	r3, #0
 80054d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80054d4:	f7ff f818 	bl	8004508 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80054d8:	4b5c      	ldr	r3, [pc, #368]	@ (800564c <pvPortMalloc+0x184>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d101      	bne.n	80054e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80054e0:	f000 f924 	bl	800572c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80054e4:	4b5a      	ldr	r3, [pc, #360]	@ (8005650 <pvPortMalloc+0x188>)
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4013      	ands	r3, r2
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f040 8095 	bne.w	800561c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d01e      	beq.n	8005536 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80054f8:	2208      	movs	r2, #8
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	4413      	add	r3, r2
 80054fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f003 0307 	and.w	r3, r3, #7
 8005506:	2b00      	cmp	r3, #0
 8005508:	d015      	beq.n	8005536 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f023 0307 	bic.w	r3, r3, #7
 8005510:	3308      	adds	r3, #8
 8005512:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f003 0307 	and.w	r3, r3, #7
 800551a:	2b00      	cmp	r3, #0
 800551c:	d00b      	beq.n	8005536 <pvPortMalloc+0x6e>
	__asm volatile
 800551e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005522:	f383 8811 	msr	BASEPRI, r3
 8005526:	f3bf 8f6f 	isb	sy
 800552a:	f3bf 8f4f 	dsb	sy
 800552e:	617b      	str	r3, [r7, #20]
}
 8005530:	bf00      	nop
 8005532:	bf00      	nop
 8005534:	e7fd      	b.n	8005532 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d06f      	beq.n	800561c <pvPortMalloc+0x154>
 800553c:	4b45      	ldr	r3, [pc, #276]	@ (8005654 <pvPortMalloc+0x18c>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	429a      	cmp	r2, r3
 8005544:	d86a      	bhi.n	800561c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005546:	4b44      	ldr	r3, [pc, #272]	@ (8005658 <pvPortMalloc+0x190>)
 8005548:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800554a:	4b43      	ldr	r3, [pc, #268]	@ (8005658 <pvPortMalloc+0x190>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005550:	e004      	b.n	800555c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005554:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800555c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	429a      	cmp	r2, r3
 8005564:	d903      	bls.n	800556e <pvPortMalloc+0xa6>
 8005566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d1f1      	bne.n	8005552 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800556e:	4b37      	ldr	r3, [pc, #220]	@ (800564c <pvPortMalloc+0x184>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005574:	429a      	cmp	r2, r3
 8005576:	d051      	beq.n	800561c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005578:	6a3b      	ldr	r3, [r7, #32]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2208      	movs	r2, #8
 800557e:	4413      	add	r3, r2
 8005580:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	6a3b      	ldr	r3, [r7, #32]
 8005588:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800558a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800558c:	685a      	ldr	r2, [r3, #4]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	1ad2      	subs	r2, r2, r3
 8005592:	2308      	movs	r3, #8
 8005594:	005b      	lsls	r3, r3, #1
 8005596:	429a      	cmp	r2, r3
 8005598:	d920      	bls.n	80055dc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800559a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	4413      	add	r3, r2
 80055a0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80055a2:	69bb      	ldr	r3, [r7, #24]
 80055a4:	f003 0307 	and.w	r3, r3, #7
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d00b      	beq.n	80055c4 <pvPortMalloc+0xfc>
	__asm volatile
 80055ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055b0:	f383 8811 	msr	BASEPRI, r3
 80055b4:	f3bf 8f6f 	isb	sy
 80055b8:	f3bf 8f4f 	dsb	sy
 80055bc:	613b      	str	r3, [r7, #16]
}
 80055be:	bf00      	nop
 80055c0:	bf00      	nop
 80055c2:	e7fd      	b.n	80055c0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80055c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c6:	685a      	ldr	r2, [r3, #4]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	1ad2      	subs	r2, r2, r3
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80055d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80055d6:	69b8      	ldr	r0, [r7, #24]
 80055d8:	f000 f90a 	bl	80057f0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80055dc:	4b1d      	ldr	r3, [pc, #116]	@ (8005654 <pvPortMalloc+0x18c>)
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	4a1b      	ldr	r2, [pc, #108]	@ (8005654 <pvPortMalloc+0x18c>)
 80055e8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80055ea:	4b1a      	ldr	r3, [pc, #104]	@ (8005654 <pvPortMalloc+0x18c>)
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	4b1b      	ldr	r3, [pc, #108]	@ (800565c <pvPortMalloc+0x194>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d203      	bcs.n	80055fe <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80055f6:	4b17      	ldr	r3, [pc, #92]	@ (8005654 <pvPortMalloc+0x18c>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a18      	ldr	r2, [pc, #96]	@ (800565c <pvPortMalloc+0x194>)
 80055fc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80055fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005600:	685a      	ldr	r2, [r3, #4]
 8005602:	4b13      	ldr	r3, [pc, #76]	@ (8005650 <pvPortMalloc+0x188>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	431a      	orrs	r2, r3
 8005608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800560c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560e:	2200      	movs	r2, #0
 8005610:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005612:	4b13      	ldr	r3, [pc, #76]	@ (8005660 <pvPortMalloc+0x198>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	3301      	adds	r3, #1
 8005618:	4a11      	ldr	r2, [pc, #68]	@ (8005660 <pvPortMalloc+0x198>)
 800561a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800561c:	f7fe ff82 	bl	8004524 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	f003 0307 	and.w	r3, r3, #7
 8005626:	2b00      	cmp	r3, #0
 8005628:	d00b      	beq.n	8005642 <pvPortMalloc+0x17a>
	__asm volatile
 800562a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800562e:	f383 8811 	msr	BASEPRI, r3
 8005632:	f3bf 8f6f 	isb	sy
 8005636:	f3bf 8f4f 	dsb	sy
 800563a:	60fb      	str	r3, [r7, #12]
}
 800563c:	bf00      	nop
 800563e:	bf00      	nop
 8005640:	e7fd      	b.n	800563e <pvPortMalloc+0x176>
	return pvReturn;
 8005642:	69fb      	ldr	r3, [r7, #28]
}
 8005644:	4618      	mov	r0, r3
 8005646:	3728      	adds	r7, #40	@ 0x28
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}
 800564c:	2000106c 	.word	0x2000106c
 8005650:	20001080 	.word	0x20001080
 8005654:	20001070 	.word	0x20001070
 8005658:	20001064 	.word	0x20001064
 800565c:	20001074 	.word	0x20001074
 8005660:	20001078 	.word	0x20001078

08005664 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b086      	sub	sp, #24
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d04f      	beq.n	8005716 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005676:	2308      	movs	r3, #8
 8005678:	425b      	negs	r3, r3
 800567a:	697a      	ldr	r2, [r7, #20]
 800567c:	4413      	add	r3, r2
 800567e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	685a      	ldr	r2, [r3, #4]
 8005688:	4b25      	ldr	r3, [pc, #148]	@ (8005720 <vPortFree+0xbc>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4013      	ands	r3, r2
 800568e:	2b00      	cmp	r3, #0
 8005690:	d10b      	bne.n	80056aa <vPortFree+0x46>
	__asm volatile
 8005692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005696:	f383 8811 	msr	BASEPRI, r3
 800569a:	f3bf 8f6f 	isb	sy
 800569e:	f3bf 8f4f 	dsb	sy
 80056a2:	60fb      	str	r3, [r7, #12]
}
 80056a4:	bf00      	nop
 80056a6:	bf00      	nop
 80056a8:	e7fd      	b.n	80056a6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00b      	beq.n	80056ca <vPortFree+0x66>
	__asm volatile
 80056b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056b6:	f383 8811 	msr	BASEPRI, r3
 80056ba:	f3bf 8f6f 	isb	sy
 80056be:	f3bf 8f4f 	dsb	sy
 80056c2:	60bb      	str	r3, [r7, #8]
}
 80056c4:	bf00      	nop
 80056c6:	bf00      	nop
 80056c8:	e7fd      	b.n	80056c6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	685a      	ldr	r2, [r3, #4]
 80056ce:	4b14      	ldr	r3, [pc, #80]	@ (8005720 <vPortFree+0xbc>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4013      	ands	r3, r2
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d01e      	beq.n	8005716 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d11a      	bne.n	8005716 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	685a      	ldr	r2, [r3, #4]
 80056e4:	4b0e      	ldr	r3, [pc, #56]	@ (8005720 <vPortFree+0xbc>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	43db      	mvns	r3, r3
 80056ea:	401a      	ands	r2, r3
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80056f0:	f7fe ff0a 	bl	8004508 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	685a      	ldr	r2, [r3, #4]
 80056f8:	4b0a      	ldr	r3, [pc, #40]	@ (8005724 <vPortFree+0xc0>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4413      	add	r3, r2
 80056fe:	4a09      	ldr	r2, [pc, #36]	@ (8005724 <vPortFree+0xc0>)
 8005700:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005702:	6938      	ldr	r0, [r7, #16]
 8005704:	f000 f874 	bl	80057f0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005708:	4b07      	ldr	r3, [pc, #28]	@ (8005728 <vPortFree+0xc4>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	3301      	adds	r3, #1
 800570e:	4a06      	ldr	r2, [pc, #24]	@ (8005728 <vPortFree+0xc4>)
 8005710:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005712:	f7fe ff07 	bl	8004524 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005716:	bf00      	nop
 8005718:	3718      	adds	r7, #24
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
 800571e:	bf00      	nop
 8005720:	20001080 	.word	0x20001080
 8005724:	20001070 	.word	0x20001070
 8005728:	2000107c 	.word	0x2000107c

0800572c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800572c:	b480      	push	{r7}
 800572e:	b085      	sub	sp, #20
 8005730:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005732:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8005736:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005738:	4b27      	ldr	r3, [pc, #156]	@ (80057d8 <prvHeapInit+0xac>)
 800573a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f003 0307 	and.w	r3, r3, #7
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00c      	beq.n	8005760 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	3307      	adds	r3, #7
 800574a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f023 0307 	bic.w	r3, r3, #7
 8005752:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005754:	68ba      	ldr	r2, [r7, #8]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	1ad3      	subs	r3, r2, r3
 800575a:	4a1f      	ldr	r2, [pc, #124]	@ (80057d8 <prvHeapInit+0xac>)
 800575c:	4413      	add	r3, r2
 800575e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005764:	4a1d      	ldr	r2, [pc, #116]	@ (80057dc <prvHeapInit+0xb0>)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800576a:	4b1c      	ldr	r3, [pc, #112]	@ (80057dc <prvHeapInit+0xb0>)
 800576c:	2200      	movs	r2, #0
 800576e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	68ba      	ldr	r2, [r7, #8]
 8005774:	4413      	add	r3, r2
 8005776:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005778:	2208      	movs	r2, #8
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	1a9b      	subs	r3, r3, r2
 800577e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f023 0307 	bic.w	r3, r3, #7
 8005786:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	4a15      	ldr	r2, [pc, #84]	@ (80057e0 <prvHeapInit+0xb4>)
 800578c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800578e:	4b14      	ldr	r3, [pc, #80]	@ (80057e0 <prvHeapInit+0xb4>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2200      	movs	r2, #0
 8005794:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005796:	4b12      	ldr	r3, [pc, #72]	@ (80057e0 <prvHeapInit+0xb4>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	2200      	movs	r2, #0
 800579c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	1ad2      	subs	r2, r2, r3
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80057ac:	4b0c      	ldr	r3, [pc, #48]	@ (80057e0 <prvHeapInit+0xb4>)
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	4a0a      	ldr	r2, [pc, #40]	@ (80057e4 <prvHeapInit+0xb8>)
 80057ba:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	4a09      	ldr	r2, [pc, #36]	@ (80057e8 <prvHeapInit+0xbc>)
 80057c2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80057c4:	4b09      	ldr	r3, [pc, #36]	@ (80057ec <prvHeapInit+0xc0>)
 80057c6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80057ca:	601a      	str	r2, [r3, #0]
}
 80057cc:	bf00      	nop
 80057ce:	3714      	adds	r7, #20
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr
 80057d8:	200004ac 	.word	0x200004ac
 80057dc:	20001064 	.word	0x20001064
 80057e0:	2000106c 	.word	0x2000106c
 80057e4:	20001074 	.word	0x20001074
 80057e8:	20001070 	.word	0x20001070
 80057ec:	20001080 	.word	0x20001080

080057f0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80057f8:	4b28      	ldr	r3, [pc, #160]	@ (800589c <prvInsertBlockIntoFreeList+0xac>)
 80057fa:	60fb      	str	r3, [r7, #12]
 80057fc:	e002      	b.n	8005804 <prvInsertBlockIntoFreeList+0x14>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	60fb      	str	r3, [r7, #12]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	429a      	cmp	r2, r3
 800580c:	d8f7      	bhi.n	80057fe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	68ba      	ldr	r2, [r7, #8]
 8005818:	4413      	add	r3, r2
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	429a      	cmp	r2, r3
 800581e:	d108      	bne.n	8005832 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	685a      	ldr	r2, [r3, #4]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	441a      	add	r2, r3
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	68ba      	ldr	r2, [r7, #8]
 800583c:	441a      	add	r2, r3
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	429a      	cmp	r2, r3
 8005844:	d118      	bne.n	8005878 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	4b15      	ldr	r3, [pc, #84]	@ (80058a0 <prvInsertBlockIntoFreeList+0xb0>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	429a      	cmp	r2, r3
 8005850:	d00d      	beq.n	800586e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685a      	ldr	r2, [r3, #4]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	441a      	add	r2, r3
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	601a      	str	r2, [r3, #0]
 800586c:	e008      	b.n	8005880 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800586e:	4b0c      	ldr	r3, [pc, #48]	@ (80058a0 <prvInsertBlockIntoFreeList+0xb0>)
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	601a      	str	r2, [r3, #0]
 8005876:	e003      	b.n	8005880 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005880:	68fa      	ldr	r2, [r7, #12]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	429a      	cmp	r2, r3
 8005886:	d002      	beq.n	800588e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800588e:	bf00      	nop
 8005890:	3714      	adds	r7, #20
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	20001064 	.word	0x20001064
 80058a0:	2000106c 	.word	0x2000106c

080058a4 <srand>:
 80058a4:	b538      	push	{r3, r4, r5, lr}
 80058a6:	4b10      	ldr	r3, [pc, #64]	@ (80058e8 <srand+0x44>)
 80058a8:	681d      	ldr	r5, [r3, #0]
 80058aa:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80058ac:	4604      	mov	r4, r0
 80058ae:	b9b3      	cbnz	r3, 80058de <srand+0x3a>
 80058b0:	2018      	movs	r0, #24
 80058b2:	f000 fac5 	bl	8005e40 <malloc>
 80058b6:	4602      	mov	r2, r0
 80058b8:	6328      	str	r0, [r5, #48]	@ 0x30
 80058ba:	b920      	cbnz	r0, 80058c6 <srand+0x22>
 80058bc:	4b0b      	ldr	r3, [pc, #44]	@ (80058ec <srand+0x48>)
 80058be:	480c      	ldr	r0, [pc, #48]	@ (80058f0 <srand+0x4c>)
 80058c0:	2146      	movs	r1, #70	@ 0x46
 80058c2:	f000 fa55 	bl	8005d70 <__assert_func>
 80058c6:	490b      	ldr	r1, [pc, #44]	@ (80058f4 <srand+0x50>)
 80058c8:	4b0b      	ldr	r3, [pc, #44]	@ (80058f8 <srand+0x54>)
 80058ca:	e9c0 1300 	strd	r1, r3, [r0]
 80058ce:	4b0b      	ldr	r3, [pc, #44]	@ (80058fc <srand+0x58>)
 80058d0:	6083      	str	r3, [r0, #8]
 80058d2:	230b      	movs	r3, #11
 80058d4:	8183      	strh	r3, [r0, #12]
 80058d6:	2100      	movs	r1, #0
 80058d8:	2001      	movs	r0, #1
 80058da:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80058de:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80058e0:	2200      	movs	r2, #0
 80058e2:	611c      	str	r4, [r3, #16]
 80058e4:	615a      	str	r2, [r3, #20]
 80058e6:	bd38      	pop	{r3, r4, r5, pc}
 80058e8:	2000001c 	.word	0x2000001c
 80058ec:	08006e5c 	.word	0x08006e5c
 80058f0:	08006e73 	.word	0x08006e73
 80058f4:	abcd330e 	.word	0xabcd330e
 80058f8:	e66d1234 	.word	0xe66d1234
 80058fc:	0005deec 	.word	0x0005deec

08005900 <rand>:
 8005900:	4b16      	ldr	r3, [pc, #88]	@ (800595c <rand+0x5c>)
 8005902:	b510      	push	{r4, lr}
 8005904:	681c      	ldr	r4, [r3, #0]
 8005906:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005908:	b9b3      	cbnz	r3, 8005938 <rand+0x38>
 800590a:	2018      	movs	r0, #24
 800590c:	f000 fa98 	bl	8005e40 <malloc>
 8005910:	4602      	mov	r2, r0
 8005912:	6320      	str	r0, [r4, #48]	@ 0x30
 8005914:	b920      	cbnz	r0, 8005920 <rand+0x20>
 8005916:	4b12      	ldr	r3, [pc, #72]	@ (8005960 <rand+0x60>)
 8005918:	4812      	ldr	r0, [pc, #72]	@ (8005964 <rand+0x64>)
 800591a:	2152      	movs	r1, #82	@ 0x52
 800591c:	f000 fa28 	bl	8005d70 <__assert_func>
 8005920:	4911      	ldr	r1, [pc, #68]	@ (8005968 <rand+0x68>)
 8005922:	4b12      	ldr	r3, [pc, #72]	@ (800596c <rand+0x6c>)
 8005924:	e9c0 1300 	strd	r1, r3, [r0]
 8005928:	4b11      	ldr	r3, [pc, #68]	@ (8005970 <rand+0x70>)
 800592a:	6083      	str	r3, [r0, #8]
 800592c:	230b      	movs	r3, #11
 800592e:	8183      	strh	r3, [r0, #12]
 8005930:	2100      	movs	r1, #0
 8005932:	2001      	movs	r0, #1
 8005934:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005938:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800593a:	480e      	ldr	r0, [pc, #56]	@ (8005974 <rand+0x74>)
 800593c:	690b      	ldr	r3, [r1, #16]
 800593e:	694c      	ldr	r4, [r1, #20]
 8005940:	4a0d      	ldr	r2, [pc, #52]	@ (8005978 <rand+0x78>)
 8005942:	4358      	muls	r0, r3
 8005944:	fb02 0004 	mla	r0, r2, r4, r0
 8005948:	fba3 3202 	umull	r3, r2, r3, r2
 800594c:	3301      	adds	r3, #1
 800594e:	eb40 0002 	adc.w	r0, r0, r2
 8005952:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8005956:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800595a:	bd10      	pop	{r4, pc}
 800595c:	2000001c 	.word	0x2000001c
 8005960:	08006e5c 	.word	0x08006e5c
 8005964:	08006e73 	.word	0x08006e73
 8005968:	abcd330e 	.word	0xabcd330e
 800596c:	e66d1234 	.word	0xe66d1234
 8005970:	0005deec 	.word	0x0005deec
 8005974:	5851f42d 	.word	0x5851f42d
 8005978:	4c957f2d 	.word	0x4c957f2d

0800597c <std>:
 800597c:	2300      	movs	r3, #0
 800597e:	b510      	push	{r4, lr}
 8005980:	4604      	mov	r4, r0
 8005982:	e9c0 3300 	strd	r3, r3, [r0]
 8005986:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800598a:	6083      	str	r3, [r0, #8]
 800598c:	8181      	strh	r1, [r0, #12]
 800598e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005990:	81c2      	strh	r2, [r0, #14]
 8005992:	6183      	str	r3, [r0, #24]
 8005994:	4619      	mov	r1, r3
 8005996:	2208      	movs	r2, #8
 8005998:	305c      	adds	r0, #92	@ 0x5c
 800599a:	f000 f931 	bl	8005c00 <memset>
 800599e:	4b0d      	ldr	r3, [pc, #52]	@ (80059d4 <std+0x58>)
 80059a0:	6263      	str	r3, [r4, #36]	@ 0x24
 80059a2:	4b0d      	ldr	r3, [pc, #52]	@ (80059d8 <std+0x5c>)
 80059a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80059a6:	4b0d      	ldr	r3, [pc, #52]	@ (80059dc <std+0x60>)
 80059a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80059aa:	4b0d      	ldr	r3, [pc, #52]	@ (80059e0 <std+0x64>)
 80059ac:	6323      	str	r3, [r4, #48]	@ 0x30
 80059ae:	4b0d      	ldr	r3, [pc, #52]	@ (80059e4 <std+0x68>)
 80059b0:	6224      	str	r4, [r4, #32]
 80059b2:	429c      	cmp	r4, r3
 80059b4:	d006      	beq.n	80059c4 <std+0x48>
 80059b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80059ba:	4294      	cmp	r4, r2
 80059bc:	d002      	beq.n	80059c4 <std+0x48>
 80059be:	33d0      	adds	r3, #208	@ 0xd0
 80059c0:	429c      	cmp	r4, r3
 80059c2:	d105      	bne.n	80059d0 <std+0x54>
 80059c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80059c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059cc:	f000 b9be 	b.w	8005d4c <__retarget_lock_init_recursive>
 80059d0:	bd10      	pop	{r4, pc}
 80059d2:	bf00      	nop
 80059d4:	08005b01 	.word	0x08005b01
 80059d8:	08005b23 	.word	0x08005b23
 80059dc:	08005b5b 	.word	0x08005b5b
 80059e0:	08005b7f 	.word	0x08005b7f
 80059e4:	20001084 	.word	0x20001084

080059e8 <stdio_exit_handler>:
 80059e8:	4a02      	ldr	r2, [pc, #8]	@ (80059f4 <stdio_exit_handler+0xc>)
 80059ea:	4903      	ldr	r1, [pc, #12]	@ (80059f8 <stdio_exit_handler+0x10>)
 80059ec:	4803      	ldr	r0, [pc, #12]	@ (80059fc <stdio_exit_handler+0x14>)
 80059ee:	f000 b869 	b.w	8005ac4 <_fwalk_sglue>
 80059f2:	bf00      	nop
 80059f4:	20000010 	.word	0x20000010
 80059f8:	0800667d 	.word	0x0800667d
 80059fc:	20000020 	.word	0x20000020

08005a00 <cleanup_stdio>:
 8005a00:	6841      	ldr	r1, [r0, #4]
 8005a02:	4b0c      	ldr	r3, [pc, #48]	@ (8005a34 <cleanup_stdio+0x34>)
 8005a04:	4299      	cmp	r1, r3
 8005a06:	b510      	push	{r4, lr}
 8005a08:	4604      	mov	r4, r0
 8005a0a:	d001      	beq.n	8005a10 <cleanup_stdio+0x10>
 8005a0c:	f000 fe36 	bl	800667c <_fflush_r>
 8005a10:	68a1      	ldr	r1, [r4, #8]
 8005a12:	4b09      	ldr	r3, [pc, #36]	@ (8005a38 <cleanup_stdio+0x38>)
 8005a14:	4299      	cmp	r1, r3
 8005a16:	d002      	beq.n	8005a1e <cleanup_stdio+0x1e>
 8005a18:	4620      	mov	r0, r4
 8005a1a:	f000 fe2f 	bl	800667c <_fflush_r>
 8005a1e:	68e1      	ldr	r1, [r4, #12]
 8005a20:	4b06      	ldr	r3, [pc, #24]	@ (8005a3c <cleanup_stdio+0x3c>)
 8005a22:	4299      	cmp	r1, r3
 8005a24:	d004      	beq.n	8005a30 <cleanup_stdio+0x30>
 8005a26:	4620      	mov	r0, r4
 8005a28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a2c:	f000 be26 	b.w	800667c <_fflush_r>
 8005a30:	bd10      	pop	{r4, pc}
 8005a32:	bf00      	nop
 8005a34:	20001084 	.word	0x20001084
 8005a38:	200010ec 	.word	0x200010ec
 8005a3c:	20001154 	.word	0x20001154

08005a40 <global_stdio_init.part.0>:
 8005a40:	b510      	push	{r4, lr}
 8005a42:	4b0b      	ldr	r3, [pc, #44]	@ (8005a70 <global_stdio_init.part.0+0x30>)
 8005a44:	4c0b      	ldr	r4, [pc, #44]	@ (8005a74 <global_stdio_init.part.0+0x34>)
 8005a46:	4a0c      	ldr	r2, [pc, #48]	@ (8005a78 <global_stdio_init.part.0+0x38>)
 8005a48:	601a      	str	r2, [r3, #0]
 8005a4a:	4620      	mov	r0, r4
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	2104      	movs	r1, #4
 8005a50:	f7ff ff94 	bl	800597c <std>
 8005a54:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005a58:	2201      	movs	r2, #1
 8005a5a:	2109      	movs	r1, #9
 8005a5c:	f7ff ff8e 	bl	800597c <std>
 8005a60:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005a64:	2202      	movs	r2, #2
 8005a66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a6a:	2112      	movs	r1, #18
 8005a6c:	f7ff bf86 	b.w	800597c <std>
 8005a70:	200011bc 	.word	0x200011bc
 8005a74:	20001084 	.word	0x20001084
 8005a78:	080059e9 	.word	0x080059e9

08005a7c <__sfp_lock_acquire>:
 8005a7c:	4801      	ldr	r0, [pc, #4]	@ (8005a84 <__sfp_lock_acquire+0x8>)
 8005a7e:	f000 b966 	b.w	8005d4e <__retarget_lock_acquire_recursive>
 8005a82:	bf00      	nop
 8005a84:	200011c5 	.word	0x200011c5

08005a88 <__sfp_lock_release>:
 8005a88:	4801      	ldr	r0, [pc, #4]	@ (8005a90 <__sfp_lock_release+0x8>)
 8005a8a:	f000 b961 	b.w	8005d50 <__retarget_lock_release_recursive>
 8005a8e:	bf00      	nop
 8005a90:	200011c5 	.word	0x200011c5

08005a94 <__sinit>:
 8005a94:	b510      	push	{r4, lr}
 8005a96:	4604      	mov	r4, r0
 8005a98:	f7ff fff0 	bl	8005a7c <__sfp_lock_acquire>
 8005a9c:	6a23      	ldr	r3, [r4, #32]
 8005a9e:	b11b      	cbz	r3, 8005aa8 <__sinit+0x14>
 8005aa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005aa4:	f7ff bff0 	b.w	8005a88 <__sfp_lock_release>
 8005aa8:	4b04      	ldr	r3, [pc, #16]	@ (8005abc <__sinit+0x28>)
 8005aaa:	6223      	str	r3, [r4, #32]
 8005aac:	4b04      	ldr	r3, [pc, #16]	@ (8005ac0 <__sinit+0x2c>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d1f5      	bne.n	8005aa0 <__sinit+0xc>
 8005ab4:	f7ff ffc4 	bl	8005a40 <global_stdio_init.part.0>
 8005ab8:	e7f2      	b.n	8005aa0 <__sinit+0xc>
 8005aba:	bf00      	nop
 8005abc:	08005a01 	.word	0x08005a01
 8005ac0:	200011bc 	.word	0x200011bc

08005ac4 <_fwalk_sglue>:
 8005ac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ac8:	4607      	mov	r7, r0
 8005aca:	4688      	mov	r8, r1
 8005acc:	4614      	mov	r4, r2
 8005ace:	2600      	movs	r6, #0
 8005ad0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ad4:	f1b9 0901 	subs.w	r9, r9, #1
 8005ad8:	d505      	bpl.n	8005ae6 <_fwalk_sglue+0x22>
 8005ada:	6824      	ldr	r4, [r4, #0]
 8005adc:	2c00      	cmp	r4, #0
 8005ade:	d1f7      	bne.n	8005ad0 <_fwalk_sglue+0xc>
 8005ae0:	4630      	mov	r0, r6
 8005ae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ae6:	89ab      	ldrh	r3, [r5, #12]
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d907      	bls.n	8005afc <_fwalk_sglue+0x38>
 8005aec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005af0:	3301      	adds	r3, #1
 8005af2:	d003      	beq.n	8005afc <_fwalk_sglue+0x38>
 8005af4:	4629      	mov	r1, r5
 8005af6:	4638      	mov	r0, r7
 8005af8:	47c0      	blx	r8
 8005afa:	4306      	orrs	r6, r0
 8005afc:	3568      	adds	r5, #104	@ 0x68
 8005afe:	e7e9      	b.n	8005ad4 <_fwalk_sglue+0x10>

08005b00 <__sread>:
 8005b00:	b510      	push	{r4, lr}
 8005b02:	460c      	mov	r4, r1
 8005b04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b08:	f000 f8d2 	bl	8005cb0 <_read_r>
 8005b0c:	2800      	cmp	r0, #0
 8005b0e:	bfab      	itete	ge
 8005b10:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b12:	89a3      	ldrhlt	r3, [r4, #12]
 8005b14:	181b      	addge	r3, r3, r0
 8005b16:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b1a:	bfac      	ite	ge
 8005b1c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b1e:	81a3      	strhlt	r3, [r4, #12]
 8005b20:	bd10      	pop	{r4, pc}

08005b22 <__swrite>:
 8005b22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b26:	461f      	mov	r7, r3
 8005b28:	898b      	ldrh	r3, [r1, #12]
 8005b2a:	05db      	lsls	r3, r3, #23
 8005b2c:	4605      	mov	r5, r0
 8005b2e:	460c      	mov	r4, r1
 8005b30:	4616      	mov	r6, r2
 8005b32:	d505      	bpl.n	8005b40 <__swrite+0x1e>
 8005b34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b38:	2302      	movs	r3, #2
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f000 f8a6 	bl	8005c8c <_lseek_r>
 8005b40:	89a3      	ldrh	r3, [r4, #12]
 8005b42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b46:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b4a:	81a3      	strh	r3, [r4, #12]
 8005b4c:	4632      	mov	r2, r6
 8005b4e:	463b      	mov	r3, r7
 8005b50:	4628      	mov	r0, r5
 8005b52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b56:	f000 b8bd 	b.w	8005cd4 <_write_r>

08005b5a <__sseek>:
 8005b5a:	b510      	push	{r4, lr}
 8005b5c:	460c      	mov	r4, r1
 8005b5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b62:	f000 f893 	bl	8005c8c <_lseek_r>
 8005b66:	1c43      	adds	r3, r0, #1
 8005b68:	89a3      	ldrh	r3, [r4, #12]
 8005b6a:	bf15      	itete	ne
 8005b6c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005b6e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005b72:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005b76:	81a3      	strheq	r3, [r4, #12]
 8005b78:	bf18      	it	ne
 8005b7a:	81a3      	strhne	r3, [r4, #12]
 8005b7c:	bd10      	pop	{r4, pc}

08005b7e <__sclose>:
 8005b7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b82:	f000 b861 	b.w	8005c48 <_close_r>

08005b86 <_vsniprintf_r>:
 8005b86:	b530      	push	{r4, r5, lr}
 8005b88:	4614      	mov	r4, r2
 8005b8a:	2c00      	cmp	r4, #0
 8005b8c:	b09b      	sub	sp, #108	@ 0x6c
 8005b8e:	4605      	mov	r5, r0
 8005b90:	461a      	mov	r2, r3
 8005b92:	da05      	bge.n	8005ba0 <_vsniprintf_r+0x1a>
 8005b94:	238b      	movs	r3, #139	@ 0x8b
 8005b96:	6003      	str	r3, [r0, #0]
 8005b98:	f04f 30ff 	mov.w	r0, #4294967295
 8005b9c:	b01b      	add	sp, #108	@ 0x6c
 8005b9e:	bd30      	pop	{r4, r5, pc}
 8005ba0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005ba4:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005ba8:	f04f 0300 	mov.w	r3, #0
 8005bac:	9319      	str	r3, [sp, #100]	@ 0x64
 8005bae:	bf14      	ite	ne
 8005bb0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005bb4:	4623      	moveq	r3, r4
 8005bb6:	9302      	str	r3, [sp, #8]
 8005bb8:	9305      	str	r3, [sp, #20]
 8005bba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005bbe:	9100      	str	r1, [sp, #0]
 8005bc0:	9104      	str	r1, [sp, #16]
 8005bc2:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005bc6:	4669      	mov	r1, sp
 8005bc8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005bca:	f000 fa4b 	bl	8006064 <_svfiprintf_r>
 8005bce:	1c43      	adds	r3, r0, #1
 8005bd0:	bfbc      	itt	lt
 8005bd2:	238b      	movlt	r3, #139	@ 0x8b
 8005bd4:	602b      	strlt	r3, [r5, #0]
 8005bd6:	2c00      	cmp	r4, #0
 8005bd8:	d0e0      	beq.n	8005b9c <_vsniprintf_r+0x16>
 8005bda:	9b00      	ldr	r3, [sp, #0]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	701a      	strb	r2, [r3, #0]
 8005be0:	e7dc      	b.n	8005b9c <_vsniprintf_r+0x16>
	...

08005be4 <vsniprintf>:
 8005be4:	b507      	push	{r0, r1, r2, lr}
 8005be6:	9300      	str	r3, [sp, #0]
 8005be8:	4613      	mov	r3, r2
 8005bea:	460a      	mov	r2, r1
 8005bec:	4601      	mov	r1, r0
 8005bee:	4803      	ldr	r0, [pc, #12]	@ (8005bfc <vsniprintf+0x18>)
 8005bf0:	6800      	ldr	r0, [r0, #0]
 8005bf2:	f7ff ffc8 	bl	8005b86 <_vsniprintf_r>
 8005bf6:	b003      	add	sp, #12
 8005bf8:	f85d fb04 	ldr.w	pc, [sp], #4
 8005bfc:	2000001c 	.word	0x2000001c

08005c00 <memset>:
 8005c00:	4402      	add	r2, r0
 8005c02:	4603      	mov	r3, r0
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d100      	bne.n	8005c0a <memset+0xa>
 8005c08:	4770      	bx	lr
 8005c0a:	f803 1b01 	strb.w	r1, [r3], #1
 8005c0e:	e7f9      	b.n	8005c04 <memset+0x4>

08005c10 <time>:
 8005c10:	b5df      	push	{r0, r1, r2, r3, r4, r6, r7, lr}
 8005c12:	4b0c      	ldr	r3, [pc, #48]	@ (8005c44 <time+0x34>)
 8005c14:	f04f 36ff 	mov.w	r6, #4294967295
 8005c18:	f04f 37ff 	mov.w	r7, #4294967295
 8005c1c:	4669      	mov	r1, sp
 8005c1e:	4604      	mov	r4, r0
 8005c20:	2200      	movs	r2, #0
 8005c22:	6818      	ldr	r0, [r3, #0]
 8005c24:	e9cd 6700 	strd	r6, r7, [sp]
 8005c28:	f000 f81e 	bl	8005c68 <_gettimeofday_r>
 8005c2c:	2800      	cmp	r0, #0
 8005c2e:	bfb8      	it	lt
 8005c30:	e9cd 6700 	strdlt	r6, r7, [sp]
 8005c34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c38:	b10c      	cbz	r4, 8005c3e <time+0x2e>
 8005c3a:	e9c4 0100 	strd	r0, r1, [r4]
 8005c3e:	b004      	add	sp, #16
 8005c40:	bdd0      	pop	{r4, r6, r7, pc}
 8005c42:	bf00      	nop
 8005c44:	2000001c 	.word	0x2000001c

08005c48 <_close_r>:
 8005c48:	b538      	push	{r3, r4, r5, lr}
 8005c4a:	4d06      	ldr	r5, [pc, #24]	@ (8005c64 <_close_r+0x1c>)
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	4604      	mov	r4, r0
 8005c50:	4608      	mov	r0, r1
 8005c52:	602b      	str	r3, [r5, #0]
 8005c54:	f7fb f80a 	bl	8000c6c <_close>
 8005c58:	1c43      	adds	r3, r0, #1
 8005c5a:	d102      	bne.n	8005c62 <_close_r+0x1a>
 8005c5c:	682b      	ldr	r3, [r5, #0]
 8005c5e:	b103      	cbz	r3, 8005c62 <_close_r+0x1a>
 8005c60:	6023      	str	r3, [r4, #0]
 8005c62:	bd38      	pop	{r3, r4, r5, pc}
 8005c64:	200011c0 	.word	0x200011c0

08005c68 <_gettimeofday_r>:
 8005c68:	b538      	push	{r3, r4, r5, lr}
 8005c6a:	4d07      	ldr	r5, [pc, #28]	@ (8005c88 <_gettimeofday_r+0x20>)
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	4604      	mov	r4, r0
 8005c70:	4608      	mov	r0, r1
 8005c72:	4611      	mov	r1, r2
 8005c74:	602b      	str	r3, [r5, #0]
 8005c76:	f001 f83f 	bl	8006cf8 <_gettimeofday>
 8005c7a:	1c43      	adds	r3, r0, #1
 8005c7c:	d102      	bne.n	8005c84 <_gettimeofday_r+0x1c>
 8005c7e:	682b      	ldr	r3, [r5, #0]
 8005c80:	b103      	cbz	r3, 8005c84 <_gettimeofday_r+0x1c>
 8005c82:	6023      	str	r3, [r4, #0]
 8005c84:	bd38      	pop	{r3, r4, r5, pc}
 8005c86:	bf00      	nop
 8005c88:	200011c0 	.word	0x200011c0

08005c8c <_lseek_r>:
 8005c8c:	b538      	push	{r3, r4, r5, lr}
 8005c8e:	4d07      	ldr	r5, [pc, #28]	@ (8005cac <_lseek_r+0x20>)
 8005c90:	4604      	mov	r4, r0
 8005c92:	4608      	mov	r0, r1
 8005c94:	4611      	mov	r1, r2
 8005c96:	2200      	movs	r2, #0
 8005c98:	602a      	str	r2, [r5, #0]
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	f7fb f80d 	bl	8000cba <_lseek>
 8005ca0:	1c43      	adds	r3, r0, #1
 8005ca2:	d102      	bne.n	8005caa <_lseek_r+0x1e>
 8005ca4:	682b      	ldr	r3, [r5, #0]
 8005ca6:	b103      	cbz	r3, 8005caa <_lseek_r+0x1e>
 8005ca8:	6023      	str	r3, [r4, #0]
 8005caa:	bd38      	pop	{r3, r4, r5, pc}
 8005cac:	200011c0 	.word	0x200011c0

08005cb0 <_read_r>:
 8005cb0:	b538      	push	{r3, r4, r5, lr}
 8005cb2:	4d07      	ldr	r5, [pc, #28]	@ (8005cd0 <_read_r+0x20>)
 8005cb4:	4604      	mov	r4, r0
 8005cb6:	4608      	mov	r0, r1
 8005cb8:	4611      	mov	r1, r2
 8005cba:	2200      	movs	r2, #0
 8005cbc:	602a      	str	r2, [r5, #0]
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	f7fa ff9b 	bl	8000bfa <_read>
 8005cc4:	1c43      	adds	r3, r0, #1
 8005cc6:	d102      	bne.n	8005cce <_read_r+0x1e>
 8005cc8:	682b      	ldr	r3, [r5, #0]
 8005cca:	b103      	cbz	r3, 8005cce <_read_r+0x1e>
 8005ccc:	6023      	str	r3, [r4, #0]
 8005cce:	bd38      	pop	{r3, r4, r5, pc}
 8005cd0:	200011c0 	.word	0x200011c0

08005cd4 <_write_r>:
 8005cd4:	b538      	push	{r3, r4, r5, lr}
 8005cd6:	4d07      	ldr	r5, [pc, #28]	@ (8005cf4 <_write_r+0x20>)
 8005cd8:	4604      	mov	r4, r0
 8005cda:	4608      	mov	r0, r1
 8005cdc:	4611      	mov	r1, r2
 8005cde:	2200      	movs	r2, #0
 8005ce0:	602a      	str	r2, [r5, #0]
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	f7fa ffa6 	bl	8000c34 <_write>
 8005ce8:	1c43      	adds	r3, r0, #1
 8005cea:	d102      	bne.n	8005cf2 <_write_r+0x1e>
 8005cec:	682b      	ldr	r3, [r5, #0]
 8005cee:	b103      	cbz	r3, 8005cf2 <_write_r+0x1e>
 8005cf0:	6023      	str	r3, [r4, #0]
 8005cf2:	bd38      	pop	{r3, r4, r5, pc}
 8005cf4:	200011c0 	.word	0x200011c0

08005cf8 <__errno>:
 8005cf8:	4b01      	ldr	r3, [pc, #4]	@ (8005d00 <__errno+0x8>)
 8005cfa:	6818      	ldr	r0, [r3, #0]
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	2000001c 	.word	0x2000001c

08005d04 <__libc_init_array>:
 8005d04:	b570      	push	{r4, r5, r6, lr}
 8005d06:	4d0d      	ldr	r5, [pc, #52]	@ (8005d3c <__libc_init_array+0x38>)
 8005d08:	4c0d      	ldr	r4, [pc, #52]	@ (8005d40 <__libc_init_array+0x3c>)
 8005d0a:	1b64      	subs	r4, r4, r5
 8005d0c:	10a4      	asrs	r4, r4, #2
 8005d0e:	2600      	movs	r6, #0
 8005d10:	42a6      	cmp	r6, r4
 8005d12:	d109      	bne.n	8005d28 <__libc_init_array+0x24>
 8005d14:	4d0b      	ldr	r5, [pc, #44]	@ (8005d44 <__libc_init_array+0x40>)
 8005d16:	4c0c      	ldr	r4, [pc, #48]	@ (8005d48 <__libc_init_array+0x44>)
 8005d18:	f000 fff6 	bl	8006d08 <_init>
 8005d1c:	1b64      	subs	r4, r4, r5
 8005d1e:	10a4      	asrs	r4, r4, #2
 8005d20:	2600      	movs	r6, #0
 8005d22:	42a6      	cmp	r6, r4
 8005d24:	d105      	bne.n	8005d32 <__libc_init_array+0x2e>
 8005d26:	bd70      	pop	{r4, r5, r6, pc}
 8005d28:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d2c:	4798      	blx	r3
 8005d2e:	3601      	adds	r6, #1
 8005d30:	e7ee      	b.n	8005d10 <__libc_init_array+0xc>
 8005d32:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d36:	4798      	blx	r3
 8005d38:	3601      	adds	r6, #1
 8005d3a:	e7f2      	b.n	8005d22 <__libc_init_array+0x1e>
 8005d3c:	08006f44 	.word	0x08006f44
 8005d40:	08006f44 	.word	0x08006f44
 8005d44:	08006f44 	.word	0x08006f44
 8005d48:	08006f48 	.word	0x08006f48

08005d4c <__retarget_lock_init_recursive>:
 8005d4c:	4770      	bx	lr

08005d4e <__retarget_lock_acquire_recursive>:
 8005d4e:	4770      	bx	lr

08005d50 <__retarget_lock_release_recursive>:
 8005d50:	4770      	bx	lr

08005d52 <memcpy>:
 8005d52:	440a      	add	r2, r1
 8005d54:	4291      	cmp	r1, r2
 8005d56:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d5a:	d100      	bne.n	8005d5e <memcpy+0xc>
 8005d5c:	4770      	bx	lr
 8005d5e:	b510      	push	{r4, lr}
 8005d60:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d64:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d68:	4291      	cmp	r1, r2
 8005d6a:	d1f9      	bne.n	8005d60 <memcpy+0xe>
 8005d6c:	bd10      	pop	{r4, pc}
	...

08005d70 <__assert_func>:
 8005d70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005d72:	4614      	mov	r4, r2
 8005d74:	461a      	mov	r2, r3
 8005d76:	4b09      	ldr	r3, [pc, #36]	@ (8005d9c <__assert_func+0x2c>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4605      	mov	r5, r0
 8005d7c:	68d8      	ldr	r0, [r3, #12]
 8005d7e:	b14c      	cbz	r4, 8005d94 <__assert_func+0x24>
 8005d80:	4b07      	ldr	r3, [pc, #28]	@ (8005da0 <__assert_func+0x30>)
 8005d82:	9100      	str	r1, [sp, #0]
 8005d84:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005d88:	4906      	ldr	r1, [pc, #24]	@ (8005da4 <__assert_func+0x34>)
 8005d8a:	462b      	mov	r3, r5
 8005d8c:	f000 fc9e 	bl	80066cc <fiprintf>
 8005d90:	f000 fcd8 	bl	8006744 <abort>
 8005d94:	4b04      	ldr	r3, [pc, #16]	@ (8005da8 <__assert_func+0x38>)
 8005d96:	461c      	mov	r4, r3
 8005d98:	e7f3      	b.n	8005d82 <__assert_func+0x12>
 8005d9a:	bf00      	nop
 8005d9c:	2000001c 	.word	0x2000001c
 8005da0:	08006ecb 	.word	0x08006ecb
 8005da4:	08006ed8 	.word	0x08006ed8
 8005da8:	08006f06 	.word	0x08006f06

08005dac <_free_r>:
 8005dac:	b538      	push	{r3, r4, r5, lr}
 8005dae:	4605      	mov	r5, r0
 8005db0:	2900      	cmp	r1, #0
 8005db2:	d041      	beq.n	8005e38 <_free_r+0x8c>
 8005db4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005db8:	1f0c      	subs	r4, r1, #4
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	bfb8      	it	lt
 8005dbe:	18e4      	addlt	r4, r4, r3
 8005dc0:	f000 f8e8 	bl	8005f94 <__malloc_lock>
 8005dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8005e3c <_free_r+0x90>)
 8005dc6:	6813      	ldr	r3, [r2, #0]
 8005dc8:	b933      	cbnz	r3, 8005dd8 <_free_r+0x2c>
 8005dca:	6063      	str	r3, [r4, #4]
 8005dcc:	6014      	str	r4, [r2, #0]
 8005dce:	4628      	mov	r0, r5
 8005dd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005dd4:	f000 b8e4 	b.w	8005fa0 <__malloc_unlock>
 8005dd8:	42a3      	cmp	r3, r4
 8005dda:	d908      	bls.n	8005dee <_free_r+0x42>
 8005ddc:	6820      	ldr	r0, [r4, #0]
 8005dde:	1821      	adds	r1, r4, r0
 8005de0:	428b      	cmp	r3, r1
 8005de2:	bf01      	itttt	eq
 8005de4:	6819      	ldreq	r1, [r3, #0]
 8005de6:	685b      	ldreq	r3, [r3, #4]
 8005de8:	1809      	addeq	r1, r1, r0
 8005dea:	6021      	streq	r1, [r4, #0]
 8005dec:	e7ed      	b.n	8005dca <_free_r+0x1e>
 8005dee:	461a      	mov	r2, r3
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	b10b      	cbz	r3, 8005df8 <_free_r+0x4c>
 8005df4:	42a3      	cmp	r3, r4
 8005df6:	d9fa      	bls.n	8005dee <_free_r+0x42>
 8005df8:	6811      	ldr	r1, [r2, #0]
 8005dfa:	1850      	adds	r0, r2, r1
 8005dfc:	42a0      	cmp	r0, r4
 8005dfe:	d10b      	bne.n	8005e18 <_free_r+0x6c>
 8005e00:	6820      	ldr	r0, [r4, #0]
 8005e02:	4401      	add	r1, r0
 8005e04:	1850      	adds	r0, r2, r1
 8005e06:	4283      	cmp	r3, r0
 8005e08:	6011      	str	r1, [r2, #0]
 8005e0a:	d1e0      	bne.n	8005dce <_free_r+0x22>
 8005e0c:	6818      	ldr	r0, [r3, #0]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	6053      	str	r3, [r2, #4]
 8005e12:	4408      	add	r0, r1
 8005e14:	6010      	str	r0, [r2, #0]
 8005e16:	e7da      	b.n	8005dce <_free_r+0x22>
 8005e18:	d902      	bls.n	8005e20 <_free_r+0x74>
 8005e1a:	230c      	movs	r3, #12
 8005e1c:	602b      	str	r3, [r5, #0]
 8005e1e:	e7d6      	b.n	8005dce <_free_r+0x22>
 8005e20:	6820      	ldr	r0, [r4, #0]
 8005e22:	1821      	adds	r1, r4, r0
 8005e24:	428b      	cmp	r3, r1
 8005e26:	bf04      	itt	eq
 8005e28:	6819      	ldreq	r1, [r3, #0]
 8005e2a:	685b      	ldreq	r3, [r3, #4]
 8005e2c:	6063      	str	r3, [r4, #4]
 8005e2e:	bf04      	itt	eq
 8005e30:	1809      	addeq	r1, r1, r0
 8005e32:	6021      	streq	r1, [r4, #0]
 8005e34:	6054      	str	r4, [r2, #4]
 8005e36:	e7ca      	b.n	8005dce <_free_r+0x22>
 8005e38:	bd38      	pop	{r3, r4, r5, pc}
 8005e3a:	bf00      	nop
 8005e3c:	200011cc 	.word	0x200011cc

08005e40 <malloc>:
 8005e40:	4b02      	ldr	r3, [pc, #8]	@ (8005e4c <malloc+0xc>)
 8005e42:	4601      	mov	r1, r0
 8005e44:	6818      	ldr	r0, [r3, #0]
 8005e46:	f000 b825 	b.w	8005e94 <_malloc_r>
 8005e4a:	bf00      	nop
 8005e4c:	2000001c 	.word	0x2000001c

08005e50 <sbrk_aligned>:
 8005e50:	b570      	push	{r4, r5, r6, lr}
 8005e52:	4e0f      	ldr	r6, [pc, #60]	@ (8005e90 <sbrk_aligned+0x40>)
 8005e54:	460c      	mov	r4, r1
 8005e56:	6831      	ldr	r1, [r6, #0]
 8005e58:	4605      	mov	r5, r0
 8005e5a:	b911      	cbnz	r1, 8005e62 <sbrk_aligned+0x12>
 8005e5c:	f000 fc62 	bl	8006724 <_sbrk_r>
 8005e60:	6030      	str	r0, [r6, #0]
 8005e62:	4621      	mov	r1, r4
 8005e64:	4628      	mov	r0, r5
 8005e66:	f000 fc5d 	bl	8006724 <_sbrk_r>
 8005e6a:	1c43      	adds	r3, r0, #1
 8005e6c:	d103      	bne.n	8005e76 <sbrk_aligned+0x26>
 8005e6e:	f04f 34ff 	mov.w	r4, #4294967295
 8005e72:	4620      	mov	r0, r4
 8005e74:	bd70      	pop	{r4, r5, r6, pc}
 8005e76:	1cc4      	adds	r4, r0, #3
 8005e78:	f024 0403 	bic.w	r4, r4, #3
 8005e7c:	42a0      	cmp	r0, r4
 8005e7e:	d0f8      	beq.n	8005e72 <sbrk_aligned+0x22>
 8005e80:	1a21      	subs	r1, r4, r0
 8005e82:	4628      	mov	r0, r5
 8005e84:	f000 fc4e 	bl	8006724 <_sbrk_r>
 8005e88:	3001      	adds	r0, #1
 8005e8a:	d1f2      	bne.n	8005e72 <sbrk_aligned+0x22>
 8005e8c:	e7ef      	b.n	8005e6e <sbrk_aligned+0x1e>
 8005e8e:	bf00      	nop
 8005e90:	200011c8 	.word	0x200011c8

08005e94 <_malloc_r>:
 8005e94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e98:	1ccd      	adds	r5, r1, #3
 8005e9a:	f025 0503 	bic.w	r5, r5, #3
 8005e9e:	3508      	adds	r5, #8
 8005ea0:	2d0c      	cmp	r5, #12
 8005ea2:	bf38      	it	cc
 8005ea4:	250c      	movcc	r5, #12
 8005ea6:	2d00      	cmp	r5, #0
 8005ea8:	4606      	mov	r6, r0
 8005eaa:	db01      	blt.n	8005eb0 <_malloc_r+0x1c>
 8005eac:	42a9      	cmp	r1, r5
 8005eae:	d904      	bls.n	8005eba <_malloc_r+0x26>
 8005eb0:	230c      	movs	r3, #12
 8005eb2:	6033      	str	r3, [r6, #0]
 8005eb4:	2000      	movs	r0, #0
 8005eb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005eba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005f90 <_malloc_r+0xfc>
 8005ebe:	f000 f869 	bl	8005f94 <__malloc_lock>
 8005ec2:	f8d8 3000 	ldr.w	r3, [r8]
 8005ec6:	461c      	mov	r4, r3
 8005ec8:	bb44      	cbnz	r4, 8005f1c <_malloc_r+0x88>
 8005eca:	4629      	mov	r1, r5
 8005ecc:	4630      	mov	r0, r6
 8005ece:	f7ff ffbf 	bl	8005e50 <sbrk_aligned>
 8005ed2:	1c43      	adds	r3, r0, #1
 8005ed4:	4604      	mov	r4, r0
 8005ed6:	d158      	bne.n	8005f8a <_malloc_r+0xf6>
 8005ed8:	f8d8 4000 	ldr.w	r4, [r8]
 8005edc:	4627      	mov	r7, r4
 8005ede:	2f00      	cmp	r7, #0
 8005ee0:	d143      	bne.n	8005f6a <_malloc_r+0xd6>
 8005ee2:	2c00      	cmp	r4, #0
 8005ee4:	d04b      	beq.n	8005f7e <_malloc_r+0xea>
 8005ee6:	6823      	ldr	r3, [r4, #0]
 8005ee8:	4639      	mov	r1, r7
 8005eea:	4630      	mov	r0, r6
 8005eec:	eb04 0903 	add.w	r9, r4, r3
 8005ef0:	f000 fc18 	bl	8006724 <_sbrk_r>
 8005ef4:	4581      	cmp	r9, r0
 8005ef6:	d142      	bne.n	8005f7e <_malloc_r+0xea>
 8005ef8:	6821      	ldr	r1, [r4, #0]
 8005efa:	1a6d      	subs	r5, r5, r1
 8005efc:	4629      	mov	r1, r5
 8005efe:	4630      	mov	r0, r6
 8005f00:	f7ff ffa6 	bl	8005e50 <sbrk_aligned>
 8005f04:	3001      	adds	r0, #1
 8005f06:	d03a      	beq.n	8005f7e <_malloc_r+0xea>
 8005f08:	6823      	ldr	r3, [r4, #0]
 8005f0a:	442b      	add	r3, r5
 8005f0c:	6023      	str	r3, [r4, #0]
 8005f0e:	f8d8 3000 	ldr.w	r3, [r8]
 8005f12:	685a      	ldr	r2, [r3, #4]
 8005f14:	bb62      	cbnz	r2, 8005f70 <_malloc_r+0xdc>
 8005f16:	f8c8 7000 	str.w	r7, [r8]
 8005f1a:	e00f      	b.n	8005f3c <_malloc_r+0xa8>
 8005f1c:	6822      	ldr	r2, [r4, #0]
 8005f1e:	1b52      	subs	r2, r2, r5
 8005f20:	d420      	bmi.n	8005f64 <_malloc_r+0xd0>
 8005f22:	2a0b      	cmp	r2, #11
 8005f24:	d917      	bls.n	8005f56 <_malloc_r+0xc2>
 8005f26:	1961      	adds	r1, r4, r5
 8005f28:	42a3      	cmp	r3, r4
 8005f2a:	6025      	str	r5, [r4, #0]
 8005f2c:	bf18      	it	ne
 8005f2e:	6059      	strne	r1, [r3, #4]
 8005f30:	6863      	ldr	r3, [r4, #4]
 8005f32:	bf08      	it	eq
 8005f34:	f8c8 1000 	streq.w	r1, [r8]
 8005f38:	5162      	str	r2, [r4, r5]
 8005f3a:	604b      	str	r3, [r1, #4]
 8005f3c:	4630      	mov	r0, r6
 8005f3e:	f000 f82f 	bl	8005fa0 <__malloc_unlock>
 8005f42:	f104 000b 	add.w	r0, r4, #11
 8005f46:	1d23      	adds	r3, r4, #4
 8005f48:	f020 0007 	bic.w	r0, r0, #7
 8005f4c:	1ac2      	subs	r2, r0, r3
 8005f4e:	bf1c      	itt	ne
 8005f50:	1a1b      	subne	r3, r3, r0
 8005f52:	50a3      	strne	r3, [r4, r2]
 8005f54:	e7af      	b.n	8005eb6 <_malloc_r+0x22>
 8005f56:	6862      	ldr	r2, [r4, #4]
 8005f58:	42a3      	cmp	r3, r4
 8005f5a:	bf0c      	ite	eq
 8005f5c:	f8c8 2000 	streq.w	r2, [r8]
 8005f60:	605a      	strne	r2, [r3, #4]
 8005f62:	e7eb      	b.n	8005f3c <_malloc_r+0xa8>
 8005f64:	4623      	mov	r3, r4
 8005f66:	6864      	ldr	r4, [r4, #4]
 8005f68:	e7ae      	b.n	8005ec8 <_malloc_r+0x34>
 8005f6a:	463c      	mov	r4, r7
 8005f6c:	687f      	ldr	r7, [r7, #4]
 8005f6e:	e7b6      	b.n	8005ede <_malloc_r+0x4a>
 8005f70:	461a      	mov	r2, r3
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	42a3      	cmp	r3, r4
 8005f76:	d1fb      	bne.n	8005f70 <_malloc_r+0xdc>
 8005f78:	2300      	movs	r3, #0
 8005f7a:	6053      	str	r3, [r2, #4]
 8005f7c:	e7de      	b.n	8005f3c <_malloc_r+0xa8>
 8005f7e:	230c      	movs	r3, #12
 8005f80:	6033      	str	r3, [r6, #0]
 8005f82:	4630      	mov	r0, r6
 8005f84:	f000 f80c 	bl	8005fa0 <__malloc_unlock>
 8005f88:	e794      	b.n	8005eb4 <_malloc_r+0x20>
 8005f8a:	6005      	str	r5, [r0, #0]
 8005f8c:	e7d6      	b.n	8005f3c <_malloc_r+0xa8>
 8005f8e:	bf00      	nop
 8005f90:	200011cc 	.word	0x200011cc

08005f94 <__malloc_lock>:
 8005f94:	4801      	ldr	r0, [pc, #4]	@ (8005f9c <__malloc_lock+0x8>)
 8005f96:	f7ff beda 	b.w	8005d4e <__retarget_lock_acquire_recursive>
 8005f9a:	bf00      	nop
 8005f9c:	200011c4 	.word	0x200011c4

08005fa0 <__malloc_unlock>:
 8005fa0:	4801      	ldr	r0, [pc, #4]	@ (8005fa8 <__malloc_unlock+0x8>)
 8005fa2:	f7ff bed5 	b.w	8005d50 <__retarget_lock_release_recursive>
 8005fa6:	bf00      	nop
 8005fa8:	200011c4 	.word	0x200011c4

08005fac <__ssputs_r>:
 8005fac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fb0:	688e      	ldr	r6, [r1, #8]
 8005fb2:	461f      	mov	r7, r3
 8005fb4:	42be      	cmp	r6, r7
 8005fb6:	680b      	ldr	r3, [r1, #0]
 8005fb8:	4682      	mov	sl, r0
 8005fba:	460c      	mov	r4, r1
 8005fbc:	4690      	mov	r8, r2
 8005fbe:	d82d      	bhi.n	800601c <__ssputs_r+0x70>
 8005fc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005fc4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005fc8:	d026      	beq.n	8006018 <__ssputs_r+0x6c>
 8005fca:	6965      	ldr	r5, [r4, #20]
 8005fcc:	6909      	ldr	r1, [r1, #16]
 8005fce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005fd2:	eba3 0901 	sub.w	r9, r3, r1
 8005fd6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005fda:	1c7b      	adds	r3, r7, #1
 8005fdc:	444b      	add	r3, r9
 8005fde:	106d      	asrs	r5, r5, #1
 8005fe0:	429d      	cmp	r5, r3
 8005fe2:	bf38      	it	cc
 8005fe4:	461d      	movcc	r5, r3
 8005fe6:	0553      	lsls	r3, r2, #21
 8005fe8:	d527      	bpl.n	800603a <__ssputs_r+0x8e>
 8005fea:	4629      	mov	r1, r5
 8005fec:	f7ff ff52 	bl	8005e94 <_malloc_r>
 8005ff0:	4606      	mov	r6, r0
 8005ff2:	b360      	cbz	r0, 800604e <__ssputs_r+0xa2>
 8005ff4:	6921      	ldr	r1, [r4, #16]
 8005ff6:	464a      	mov	r2, r9
 8005ff8:	f7ff feab 	bl	8005d52 <memcpy>
 8005ffc:	89a3      	ldrh	r3, [r4, #12]
 8005ffe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006002:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006006:	81a3      	strh	r3, [r4, #12]
 8006008:	6126      	str	r6, [r4, #16]
 800600a:	6165      	str	r5, [r4, #20]
 800600c:	444e      	add	r6, r9
 800600e:	eba5 0509 	sub.w	r5, r5, r9
 8006012:	6026      	str	r6, [r4, #0]
 8006014:	60a5      	str	r5, [r4, #8]
 8006016:	463e      	mov	r6, r7
 8006018:	42be      	cmp	r6, r7
 800601a:	d900      	bls.n	800601e <__ssputs_r+0x72>
 800601c:	463e      	mov	r6, r7
 800601e:	6820      	ldr	r0, [r4, #0]
 8006020:	4632      	mov	r2, r6
 8006022:	4641      	mov	r1, r8
 8006024:	f000 fb64 	bl	80066f0 <memmove>
 8006028:	68a3      	ldr	r3, [r4, #8]
 800602a:	1b9b      	subs	r3, r3, r6
 800602c:	60a3      	str	r3, [r4, #8]
 800602e:	6823      	ldr	r3, [r4, #0]
 8006030:	4433      	add	r3, r6
 8006032:	6023      	str	r3, [r4, #0]
 8006034:	2000      	movs	r0, #0
 8006036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800603a:	462a      	mov	r2, r5
 800603c:	f000 fb89 	bl	8006752 <_realloc_r>
 8006040:	4606      	mov	r6, r0
 8006042:	2800      	cmp	r0, #0
 8006044:	d1e0      	bne.n	8006008 <__ssputs_r+0x5c>
 8006046:	6921      	ldr	r1, [r4, #16]
 8006048:	4650      	mov	r0, sl
 800604a:	f7ff feaf 	bl	8005dac <_free_r>
 800604e:	230c      	movs	r3, #12
 8006050:	f8ca 3000 	str.w	r3, [sl]
 8006054:	89a3      	ldrh	r3, [r4, #12]
 8006056:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800605a:	81a3      	strh	r3, [r4, #12]
 800605c:	f04f 30ff 	mov.w	r0, #4294967295
 8006060:	e7e9      	b.n	8006036 <__ssputs_r+0x8a>
	...

08006064 <_svfiprintf_r>:
 8006064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006068:	4698      	mov	r8, r3
 800606a:	898b      	ldrh	r3, [r1, #12]
 800606c:	061b      	lsls	r3, r3, #24
 800606e:	b09d      	sub	sp, #116	@ 0x74
 8006070:	4607      	mov	r7, r0
 8006072:	460d      	mov	r5, r1
 8006074:	4614      	mov	r4, r2
 8006076:	d510      	bpl.n	800609a <_svfiprintf_r+0x36>
 8006078:	690b      	ldr	r3, [r1, #16]
 800607a:	b973      	cbnz	r3, 800609a <_svfiprintf_r+0x36>
 800607c:	2140      	movs	r1, #64	@ 0x40
 800607e:	f7ff ff09 	bl	8005e94 <_malloc_r>
 8006082:	6028      	str	r0, [r5, #0]
 8006084:	6128      	str	r0, [r5, #16]
 8006086:	b930      	cbnz	r0, 8006096 <_svfiprintf_r+0x32>
 8006088:	230c      	movs	r3, #12
 800608a:	603b      	str	r3, [r7, #0]
 800608c:	f04f 30ff 	mov.w	r0, #4294967295
 8006090:	b01d      	add	sp, #116	@ 0x74
 8006092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006096:	2340      	movs	r3, #64	@ 0x40
 8006098:	616b      	str	r3, [r5, #20]
 800609a:	2300      	movs	r3, #0
 800609c:	9309      	str	r3, [sp, #36]	@ 0x24
 800609e:	2320      	movs	r3, #32
 80060a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80060a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80060a8:	2330      	movs	r3, #48	@ 0x30
 80060aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006248 <_svfiprintf_r+0x1e4>
 80060ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80060b2:	f04f 0901 	mov.w	r9, #1
 80060b6:	4623      	mov	r3, r4
 80060b8:	469a      	mov	sl, r3
 80060ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060be:	b10a      	cbz	r2, 80060c4 <_svfiprintf_r+0x60>
 80060c0:	2a25      	cmp	r2, #37	@ 0x25
 80060c2:	d1f9      	bne.n	80060b8 <_svfiprintf_r+0x54>
 80060c4:	ebba 0b04 	subs.w	fp, sl, r4
 80060c8:	d00b      	beq.n	80060e2 <_svfiprintf_r+0x7e>
 80060ca:	465b      	mov	r3, fp
 80060cc:	4622      	mov	r2, r4
 80060ce:	4629      	mov	r1, r5
 80060d0:	4638      	mov	r0, r7
 80060d2:	f7ff ff6b 	bl	8005fac <__ssputs_r>
 80060d6:	3001      	adds	r0, #1
 80060d8:	f000 80a7 	beq.w	800622a <_svfiprintf_r+0x1c6>
 80060dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80060de:	445a      	add	r2, fp
 80060e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80060e2:	f89a 3000 	ldrb.w	r3, [sl]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f000 809f 	beq.w	800622a <_svfiprintf_r+0x1c6>
 80060ec:	2300      	movs	r3, #0
 80060ee:	f04f 32ff 	mov.w	r2, #4294967295
 80060f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80060f6:	f10a 0a01 	add.w	sl, sl, #1
 80060fa:	9304      	str	r3, [sp, #16]
 80060fc:	9307      	str	r3, [sp, #28]
 80060fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006102:	931a      	str	r3, [sp, #104]	@ 0x68
 8006104:	4654      	mov	r4, sl
 8006106:	2205      	movs	r2, #5
 8006108:	f814 1b01 	ldrb.w	r1, [r4], #1
 800610c:	484e      	ldr	r0, [pc, #312]	@ (8006248 <_svfiprintf_r+0x1e4>)
 800610e:	f7fa f85f 	bl	80001d0 <memchr>
 8006112:	9a04      	ldr	r2, [sp, #16]
 8006114:	b9d8      	cbnz	r0, 800614e <_svfiprintf_r+0xea>
 8006116:	06d0      	lsls	r0, r2, #27
 8006118:	bf44      	itt	mi
 800611a:	2320      	movmi	r3, #32
 800611c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006120:	0711      	lsls	r1, r2, #28
 8006122:	bf44      	itt	mi
 8006124:	232b      	movmi	r3, #43	@ 0x2b
 8006126:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800612a:	f89a 3000 	ldrb.w	r3, [sl]
 800612e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006130:	d015      	beq.n	800615e <_svfiprintf_r+0xfa>
 8006132:	9a07      	ldr	r2, [sp, #28]
 8006134:	4654      	mov	r4, sl
 8006136:	2000      	movs	r0, #0
 8006138:	f04f 0c0a 	mov.w	ip, #10
 800613c:	4621      	mov	r1, r4
 800613e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006142:	3b30      	subs	r3, #48	@ 0x30
 8006144:	2b09      	cmp	r3, #9
 8006146:	d94b      	bls.n	80061e0 <_svfiprintf_r+0x17c>
 8006148:	b1b0      	cbz	r0, 8006178 <_svfiprintf_r+0x114>
 800614a:	9207      	str	r2, [sp, #28]
 800614c:	e014      	b.n	8006178 <_svfiprintf_r+0x114>
 800614e:	eba0 0308 	sub.w	r3, r0, r8
 8006152:	fa09 f303 	lsl.w	r3, r9, r3
 8006156:	4313      	orrs	r3, r2
 8006158:	9304      	str	r3, [sp, #16]
 800615a:	46a2      	mov	sl, r4
 800615c:	e7d2      	b.n	8006104 <_svfiprintf_r+0xa0>
 800615e:	9b03      	ldr	r3, [sp, #12]
 8006160:	1d19      	adds	r1, r3, #4
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	9103      	str	r1, [sp, #12]
 8006166:	2b00      	cmp	r3, #0
 8006168:	bfbb      	ittet	lt
 800616a:	425b      	neglt	r3, r3
 800616c:	f042 0202 	orrlt.w	r2, r2, #2
 8006170:	9307      	strge	r3, [sp, #28]
 8006172:	9307      	strlt	r3, [sp, #28]
 8006174:	bfb8      	it	lt
 8006176:	9204      	strlt	r2, [sp, #16]
 8006178:	7823      	ldrb	r3, [r4, #0]
 800617a:	2b2e      	cmp	r3, #46	@ 0x2e
 800617c:	d10a      	bne.n	8006194 <_svfiprintf_r+0x130>
 800617e:	7863      	ldrb	r3, [r4, #1]
 8006180:	2b2a      	cmp	r3, #42	@ 0x2a
 8006182:	d132      	bne.n	80061ea <_svfiprintf_r+0x186>
 8006184:	9b03      	ldr	r3, [sp, #12]
 8006186:	1d1a      	adds	r2, r3, #4
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	9203      	str	r2, [sp, #12]
 800618c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006190:	3402      	adds	r4, #2
 8006192:	9305      	str	r3, [sp, #20]
 8006194:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006258 <_svfiprintf_r+0x1f4>
 8006198:	7821      	ldrb	r1, [r4, #0]
 800619a:	2203      	movs	r2, #3
 800619c:	4650      	mov	r0, sl
 800619e:	f7fa f817 	bl	80001d0 <memchr>
 80061a2:	b138      	cbz	r0, 80061b4 <_svfiprintf_r+0x150>
 80061a4:	9b04      	ldr	r3, [sp, #16]
 80061a6:	eba0 000a 	sub.w	r0, r0, sl
 80061aa:	2240      	movs	r2, #64	@ 0x40
 80061ac:	4082      	lsls	r2, r0
 80061ae:	4313      	orrs	r3, r2
 80061b0:	3401      	adds	r4, #1
 80061b2:	9304      	str	r3, [sp, #16]
 80061b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061b8:	4824      	ldr	r0, [pc, #144]	@ (800624c <_svfiprintf_r+0x1e8>)
 80061ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80061be:	2206      	movs	r2, #6
 80061c0:	f7fa f806 	bl	80001d0 <memchr>
 80061c4:	2800      	cmp	r0, #0
 80061c6:	d036      	beq.n	8006236 <_svfiprintf_r+0x1d2>
 80061c8:	4b21      	ldr	r3, [pc, #132]	@ (8006250 <_svfiprintf_r+0x1ec>)
 80061ca:	bb1b      	cbnz	r3, 8006214 <_svfiprintf_r+0x1b0>
 80061cc:	9b03      	ldr	r3, [sp, #12]
 80061ce:	3307      	adds	r3, #7
 80061d0:	f023 0307 	bic.w	r3, r3, #7
 80061d4:	3308      	adds	r3, #8
 80061d6:	9303      	str	r3, [sp, #12]
 80061d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061da:	4433      	add	r3, r6
 80061dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80061de:	e76a      	b.n	80060b6 <_svfiprintf_r+0x52>
 80061e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80061e4:	460c      	mov	r4, r1
 80061e6:	2001      	movs	r0, #1
 80061e8:	e7a8      	b.n	800613c <_svfiprintf_r+0xd8>
 80061ea:	2300      	movs	r3, #0
 80061ec:	3401      	adds	r4, #1
 80061ee:	9305      	str	r3, [sp, #20]
 80061f0:	4619      	mov	r1, r3
 80061f2:	f04f 0c0a 	mov.w	ip, #10
 80061f6:	4620      	mov	r0, r4
 80061f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061fc:	3a30      	subs	r2, #48	@ 0x30
 80061fe:	2a09      	cmp	r2, #9
 8006200:	d903      	bls.n	800620a <_svfiprintf_r+0x1a6>
 8006202:	2b00      	cmp	r3, #0
 8006204:	d0c6      	beq.n	8006194 <_svfiprintf_r+0x130>
 8006206:	9105      	str	r1, [sp, #20]
 8006208:	e7c4      	b.n	8006194 <_svfiprintf_r+0x130>
 800620a:	fb0c 2101 	mla	r1, ip, r1, r2
 800620e:	4604      	mov	r4, r0
 8006210:	2301      	movs	r3, #1
 8006212:	e7f0      	b.n	80061f6 <_svfiprintf_r+0x192>
 8006214:	ab03      	add	r3, sp, #12
 8006216:	9300      	str	r3, [sp, #0]
 8006218:	462a      	mov	r2, r5
 800621a:	4b0e      	ldr	r3, [pc, #56]	@ (8006254 <_svfiprintf_r+0x1f0>)
 800621c:	a904      	add	r1, sp, #16
 800621e:	4638      	mov	r0, r7
 8006220:	f3af 8000 	nop.w
 8006224:	1c42      	adds	r2, r0, #1
 8006226:	4606      	mov	r6, r0
 8006228:	d1d6      	bne.n	80061d8 <_svfiprintf_r+0x174>
 800622a:	89ab      	ldrh	r3, [r5, #12]
 800622c:	065b      	lsls	r3, r3, #25
 800622e:	f53f af2d 	bmi.w	800608c <_svfiprintf_r+0x28>
 8006232:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006234:	e72c      	b.n	8006090 <_svfiprintf_r+0x2c>
 8006236:	ab03      	add	r3, sp, #12
 8006238:	9300      	str	r3, [sp, #0]
 800623a:	462a      	mov	r2, r5
 800623c:	4b05      	ldr	r3, [pc, #20]	@ (8006254 <_svfiprintf_r+0x1f0>)
 800623e:	a904      	add	r1, sp, #16
 8006240:	4638      	mov	r0, r7
 8006242:	f000 f879 	bl	8006338 <_printf_i>
 8006246:	e7ed      	b.n	8006224 <_svfiprintf_r+0x1c0>
 8006248:	08006f07 	.word	0x08006f07
 800624c:	08006f11 	.word	0x08006f11
 8006250:	00000000 	.word	0x00000000
 8006254:	08005fad 	.word	0x08005fad
 8006258:	08006f0d 	.word	0x08006f0d

0800625c <_printf_common>:
 800625c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006260:	4616      	mov	r6, r2
 8006262:	4698      	mov	r8, r3
 8006264:	688a      	ldr	r2, [r1, #8]
 8006266:	690b      	ldr	r3, [r1, #16]
 8006268:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800626c:	4293      	cmp	r3, r2
 800626e:	bfb8      	it	lt
 8006270:	4613      	movlt	r3, r2
 8006272:	6033      	str	r3, [r6, #0]
 8006274:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006278:	4607      	mov	r7, r0
 800627a:	460c      	mov	r4, r1
 800627c:	b10a      	cbz	r2, 8006282 <_printf_common+0x26>
 800627e:	3301      	adds	r3, #1
 8006280:	6033      	str	r3, [r6, #0]
 8006282:	6823      	ldr	r3, [r4, #0]
 8006284:	0699      	lsls	r1, r3, #26
 8006286:	bf42      	ittt	mi
 8006288:	6833      	ldrmi	r3, [r6, #0]
 800628a:	3302      	addmi	r3, #2
 800628c:	6033      	strmi	r3, [r6, #0]
 800628e:	6825      	ldr	r5, [r4, #0]
 8006290:	f015 0506 	ands.w	r5, r5, #6
 8006294:	d106      	bne.n	80062a4 <_printf_common+0x48>
 8006296:	f104 0a19 	add.w	sl, r4, #25
 800629a:	68e3      	ldr	r3, [r4, #12]
 800629c:	6832      	ldr	r2, [r6, #0]
 800629e:	1a9b      	subs	r3, r3, r2
 80062a0:	42ab      	cmp	r3, r5
 80062a2:	dc26      	bgt.n	80062f2 <_printf_common+0x96>
 80062a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80062a8:	6822      	ldr	r2, [r4, #0]
 80062aa:	3b00      	subs	r3, #0
 80062ac:	bf18      	it	ne
 80062ae:	2301      	movne	r3, #1
 80062b0:	0692      	lsls	r2, r2, #26
 80062b2:	d42b      	bmi.n	800630c <_printf_common+0xb0>
 80062b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80062b8:	4641      	mov	r1, r8
 80062ba:	4638      	mov	r0, r7
 80062bc:	47c8      	blx	r9
 80062be:	3001      	adds	r0, #1
 80062c0:	d01e      	beq.n	8006300 <_printf_common+0xa4>
 80062c2:	6823      	ldr	r3, [r4, #0]
 80062c4:	6922      	ldr	r2, [r4, #16]
 80062c6:	f003 0306 	and.w	r3, r3, #6
 80062ca:	2b04      	cmp	r3, #4
 80062cc:	bf02      	ittt	eq
 80062ce:	68e5      	ldreq	r5, [r4, #12]
 80062d0:	6833      	ldreq	r3, [r6, #0]
 80062d2:	1aed      	subeq	r5, r5, r3
 80062d4:	68a3      	ldr	r3, [r4, #8]
 80062d6:	bf0c      	ite	eq
 80062d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062dc:	2500      	movne	r5, #0
 80062de:	4293      	cmp	r3, r2
 80062e0:	bfc4      	itt	gt
 80062e2:	1a9b      	subgt	r3, r3, r2
 80062e4:	18ed      	addgt	r5, r5, r3
 80062e6:	2600      	movs	r6, #0
 80062e8:	341a      	adds	r4, #26
 80062ea:	42b5      	cmp	r5, r6
 80062ec:	d11a      	bne.n	8006324 <_printf_common+0xc8>
 80062ee:	2000      	movs	r0, #0
 80062f0:	e008      	b.n	8006304 <_printf_common+0xa8>
 80062f2:	2301      	movs	r3, #1
 80062f4:	4652      	mov	r2, sl
 80062f6:	4641      	mov	r1, r8
 80062f8:	4638      	mov	r0, r7
 80062fa:	47c8      	blx	r9
 80062fc:	3001      	adds	r0, #1
 80062fe:	d103      	bne.n	8006308 <_printf_common+0xac>
 8006300:	f04f 30ff 	mov.w	r0, #4294967295
 8006304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006308:	3501      	adds	r5, #1
 800630a:	e7c6      	b.n	800629a <_printf_common+0x3e>
 800630c:	18e1      	adds	r1, r4, r3
 800630e:	1c5a      	adds	r2, r3, #1
 8006310:	2030      	movs	r0, #48	@ 0x30
 8006312:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006316:	4422      	add	r2, r4
 8006318:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800631c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006320:	3302      	adds	r3, #2
 8006322:	e7c7      	b.n	80062b4 <_printf_common+0x58>
 8006324:	2301      	movs	r3, #1
 8006326:	4622      	mov	r2, r4
 8006328:	4641      	mov	r1, r8
 800632a:	4638      	mov	r0, r7
 800632c:	47c8      	blx	r9
 800632e:	3001      	adds	r0, #1
 8006330:	d0e6      	beq.n	8006300 <_printf_common+0xa4>
 8006332:	3601      	adds	r6, #1
 8006334:	e7d9      	b.n	80062ea <_printf_common+0x8e>
	...

08006338 <_printf_i>:
 8006338:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800633c:	7e0f      	ldrb	r7, [r1, #24]
 800633e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006340:	2f78      	cmp	r7, #120	@ 0x78
 8006342:	4691      	mov	r9, r2
 8006344:	4680      	mov	r8, r0
 8006346:	460c      	mov	r4, r1
 8006348:	469a      	mov	sl, r3
 800634a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800634e:	d807      	bhi.n	8006360 <_printf_i+0x28>
 8006350:	2f62      	cmp	r7, #98	@ 0x62
 8006352:	d80a      	bhi.n	800636a <_printf_i+0x32>
 8006354:	2f00      	cmp	r7, #0
 8006356:	f000 80d1 	beq.w	80064fc <_printf_i+0x1c4>
 800635a:	2f58      	cmp	r7, #88	@ 0x58
 800635c:	f000 80b8 	beq.w	80064d0 <_printf_i+0x198>
 8006360:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006364:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006368:	e03a      	b.n	80063e0 <_printf_i+0xa8>
 800636a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800636e:	2b15      	cmp	r3, #21
 8006370:	d8f6      	bhi.n	8006360 <_printf_i+0x28>
 8006372:	a101      	add	r1, pc, #4	@ (adr r1, 8006378 <_printf_i+0x40>)
 8006374:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006378:	080063d1 	.word	0x080063d1
 800637c:	080063e5 	.word	0x080063e5
 8006380:	08006361 	.word	0x08006361
 8006384:	08006361 	.word	0x08006361
 8006388:	08006361 	.word	0x08006361
 800638c:	08006361 	.word	0x08006361
 8006390:	080063e5 	.word	0x080063e5
 8006394:	08006361 	.word	0x08006361
 8006398:	08006361 	.word	0x08006361
 800639c:	08006361 	.word	0x08006361
 80063a0:	08006361 	.word	0x08006361
 80063a4:	080064e3 	.word	0x080064e3
 80063a8:	0800640f 	.word	0x0800640f
 80063ac:	0800649d 	.word	0x0800649d
 80063b0:	08006361 	.word	0x08006361
 80063b4:	08006361 	.word	0x08006361
 80063b8:	08006505 	.word	0x08006505
 80063bc:	08006361 	.word	0x08006361
 80063c0:	0800640f 	.word	0x0800640f
 80063c4:	08006361 	.word	0x08006361
 80063c8:	08006361 	.word	0x08006361
 80063cc:	080064a5 	.word	0x080064a5
 80063d0:	6833      	ldr	r3, [r6, #0]
 80063d2:	1d1a      	adds	r2, r3, #4
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	6032      	str	r2, [r6, #0]
 80063d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80063dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80063e0:	2301      	movs	r3, #1
 80063e2:	e09c      	b.n	800651e <_printf_i+0x1e6>
 80063e4:	6833      	ldr	r3, [r6, #0]
 80063e6:	6820      	ldr	r0, [r4, #0]
 80063e8:	1d19      	adds	r1, r3, #4
 80063ea:	6031      	str	r1, [r6, #0]
 80063ec:	0606      	lsls	r6, r0, #24
 80063ee:	d501      	bpl.n	80063f4 <_printf_i+0xbc>
 80063f0:	681d      	ldr	r5, [r3, #0]
 80063f2:	e003      	b.n	80063fc <_printf_i+0xc4>
 80063f4:	0645      	lsls	r5, r0, #25
 80063f6:	d5fb      	bpl.n	80063f0 <_printf_i+0xb8>
 80063f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80063fc:	2d00      	cmp	r5, #0
 80063fe:	da03      	bge.n	8006408 <_printf_i+0xd0>
 8006400:	232d      	movs	r3, #45	@ 0x2d
 8006402:	426d      	negs	r5, r5
 8006404:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006408:	4858      	ldr	r0, [pc, #352]	@ (800656c <_printf_i+0x234>)
 800640a:	230a      	movs	r3, #10
 800640c:	e011      	b.n	8006432 <_printf_i+0xfa>
 800640e:	6821      	ldr	r1, [r4, #0]
 8006410:	6833      	ldr	r3, [r6, #0]
 8006412:	0608      	lsls	r0, r1, #24
 8006414:	f853 5b04 	ldr.w	r5, [r3], #4
 8006418:	d402      	bmi.n	8006420 <_printf_i+0xe8>
 800641a:	0649      	lsls	r1, r1, #25
 800641c:	bf48      	it	mi
 800641e:	b2ad      	uxthmi	r5, r5
 8006420:	2f6f      	cmp	r7, #111	@ 0x6f
 8006422:	4852      	ldr	r0, [pc, #328]	@ (800656c <_printf_i+0x234>)
 8006424:	6033      	str	r3, [r6, #0]
 8006426:	bf14      	ite	ne
 8006428:	230a      	movne	r3, #10
 800642a:	2308      	moveq	r3, #8
 800642c:	2100      	movs	r1, #0
 800642e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006432:	6866      	ldr	r6, [r4, #4]
 8006434:	60a6      	str	r6, [r4, #8]
 8006436:	2e00      	cmp	r6, #0
 8006438:	db05      	blt.n	8006446 <_printf_i+0x10e>
 800643a:	6821      	ldr	r1, [r4, #0]
 800643c:	432e      	orrs	r6, r5
 800643e:	f021 0104 	bic.w	r1, r1, #4
 8006442:	6021      	str	r1, [r4, #0]
 8006444:	d04b      	beq.n	80064de <_printf_i+0x1a6>
 8006446:	4616      	mov	r6, r2
 8006448:	fbb5 f1f3 	udiv	r1, r5, r3
 800644c:	fb03 5711 	mls	r7, r3, r1, r5
 8006450:	5dc7      	ldrb	r7, [r0, r7]
 8006452:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006456:	462f      	mov	r7, r5
 8006458:	42bb      	cmp	r3, r7
 800645a:	460d      	mov	r5, r1
 800645c:	d9f4      	bls.n	8006448 <_printf_i+0x110>
 800645e:	2b08      	cmp	r3, #8
 8006460:	d10b      	bne.n	800647a <_printf_i+0x142>
 8006462:	6823      	ldr	r3, [r4, #0]
 8006464:	07df      	lsls	r7, r3, #31
 8006466:	d508      	bpl.n	800647a <_printf_i+0x142>
 8006468:	6923      	ldr	r3, [r4, #16]
 800646a:	6861      	ldr	r1, [r4, #4]
 800646c:	4299      	cmp	r1, r3
 800646e:	bfde      	ittt	le
 8006470:	2330      	movle	r3, #48	@ 0x30
 8006472:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006476:	f106 36ff 	addle.w	r6, r6, #4294967295
 800647a:	1b92      	subs	r2, r2, r6
 800647c:	6122      	str	r2, [r4, #16]
 800647e:	f8cd a000 	str.w	sl, [sp]
 8006482:	464b      	mov	r3, r9
 8006484:	aa03      	add	r2, sp, #12
 8006486:	4621      	mov	r1, r4
 8006488:	4640      	mov	r0, r8
 800648a:	f7ff fee7 	bl	800625c <_printf_common>
 800648e:	3001      	adds	r0, #1
 8006490:	d14a      	bne.n	8006528 <_printf_i+0x1f0>
 8006492:	f04f 30ff 	mov.w	r0, #4294967295
 8006496:	b004      	add	sp, #16
 8006498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800649c:	6823      	ldr	r3, [r4, #0]
 800649e:	f043 0320 	orr.w	r3, r3, #32
 80064a2:	6023      	str	r3, [r4, #0]
 80064a4:	4832      	ldr	r0, [pc, #200]	@ (8006570 <_printf_i+0x238>)
 80064a6:	2778      	movs	r7, #120	@ 0x78
 80064a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80064ac:	6823      	ldr	r3, [r4, #0]
 80064ae:	6831      	ldr	r1, [r6, #0]
 80064b0:	061f      	lsls	r7, r3, #24
 80064b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80064b6:	d402      	bmi.n	80064be <_printf_i+0x186>
 80064b8:	065f      	lsls	r7, r3, #25
 80064ba:	bf48      	it	mi
 80064bc:	b2ad      	uxthmi	r5, r5
 80064be:	6031      	str	r1, [r6, #0]
 80064c0:	07d9      	lsls	r1, r3, #31
 80064c2:	bf44      	itt	mi
 80064c4:	f043 0320 	orrmi.w	r3, r3, #32
 80064c8:	6023      	strmi	r3, [r4, #0]
 80064ca:	b11d      	cbz	r5, 80064d4 <_printf_i+0x19c>
 80064cc:	2310      	movs	r3, #16
 80064ce:	e7ad      	b.n	800642c <_printf_i+0xf4>
 80064d0:	4826      	ldr	r0, [pc, #152]	@ (800656c <_printf_i+0x234>)
 80064d2:	e7e9      	b.n	80064a8 <_printf_i+0x170>
 80064d4:	6823      	ldr	r3, [r4, #0]
 80064d6:	f023 0320 	bic.w	r3, r3, #32
 80064da:	6023      	str	r3, [r4, #0]
 80064dc:	e7f6      	b.n	80064cc <_printf_i+0x194>
 80064de:	4616      	mov	r6, r2
 80064e0:	e7bd      	b.n	800645e <_printf_i+0x126>
 80064e2:	6833      	ldr	r3, [r6, #0]
 80064e4:	6825      	ldr	r5, [r4, #0]
 80064e6:	6961      	ldr	r1, [r4, #20]
 80064e8:	1d18      	adds	r0, r3, #4
 80064ea:	6030      	str	r0, [r6, #0]
 80064ec:	062e      	lsls	r6, r5, #24
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	d501      	bpl.n	80064f6 <_printf_i+0x1be>
 80064f2:	6019      	str	r1, [r3, #0]
 80064f4:	e002      	b.n	80064fc <_printf_i+0x1c4>
 80064f6:	0668      	lsls	r0, r5, #25
 80064f8:	d5fb      	bpl.n	80064f2 <_printf_i+0x1ba>
 80064fa:	8019      	strh	r1, [r3, #0]
 80064fc:	2300      	movs	r3, #0
 80064fe:	6123      	str	r3, [r4, #16]
 8006500:	4616      	mov	r6, r2
 8006502:	e7bc      	b.n	800647e <_printf_i+0x146>
 8006504:	6833      	ldr	r3, [r6, #0]
 8006506:	1d1a      	adds	r2, r3, #4
 8006508:	6032      	str	r2, [r6, #0]
 800650a:	681e      	ldr	r6, [r3, #0]
 800650c:	6862      	ldr	r2, [r4, #4]
 800650e:	2100      	movs	r1, #0
 8006510:	4630      	mov	r0, r6
 8006512:	f7f9 fe5d 	bl	80001d0 <memchr>
 8006516:	b108      	cbz	r0, 800651c <_printf_i+0x1e4>
 8006518:	1b80      	subs	r0, r0, r6
 800651a:	6060      	str	r0, [r4, #4]
 800651c:	6863      	ldr	r3, [r4, #4]
 800651e:	6123      	str	r3, [r4, #16]
 8006520:	2300      	movs	r3, #0
 8006522:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006526:	e7aa      	b.n	800647e <_printf_i+0x146>
 8006528:	6923      	ldr	r3, [r4, #16]
 800652a:	4632      	mov	r2, r6
 800652c:	4649      	mov	r1, r9
 800652e:	4640      	mov	r0, r8
 8006530:	47d0      	blx	sl
 8006532:	3001      	adds	r0, #1
 8006534:	d0ad      	beq.n	8006492 <_printf_i+0x15a>
 8006536:	6823      	ldr	r3, [r4, #0]
 8006538:	079b      	lsls	r3, r3, #30
 800653a:	d413      	bmi.n	8006564 <_printf_i+0x22c>
 800653c:	68e0      	ldr	r0, [r4, #12]
 800653e:	9b03      	ldr	r3, [sp, #12]
 8006540:	4298      	cmp	r0, r3
 8006542:	bfb8      	it	lt
 8006544:	4618      	movlt	r0, r3
 8006546:	e7a6      	b.n	8006496 <_printf_i+0x15e>
 8006548:	2301      	movs	r3, #1
 800654a:	4632      	mov	r2, r6
 800654c:	4649      	mov	r1, r9
 800654e:	4640      	mov	r0, r8
 8006550:	47d0      	blx	sl
 8006552:	3001      	adds	r0, #1
 8006554:	d09d      	beq.n	8006492 <_printf_i+0x15a>
 8006556:	3501      	adds	r5, #1
 8006558:	68e3      	ldr	r3, [r4, #12]
 800655a:	9903      	ldr	r1, [sp, #12]
 800655c:	1a5b      	subs	r3, r3, r1
 800655e:	42ab      	cmp	r3, r5
 8006560:	dcf2      	bgt.n	8006548 <_printf_i+0x210>
 8006562:	e7eb      	b.n	800653c <_printf_i+0x204>
 8006564:	2500      	movs	r5, #0
 8006566:	f104 0619 	add.w	r6, r4, #25
 800656a:	e7f5      	b.n	8006558 <_printf_i+0x220>
 800656c:	08006f18 	.word	0x08006f18
 8006570:	08006f29 	.word	0x08006f29

08006574 <__sflush_r>:
 8006574:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800657c:	0716      	lsls	r6, r2, #28
 800657e:	4605      	mov	r5, r0
 8006580:	460c      	mov	r4, r1
 8006582:	d454      	bmi.n	800662e <__sflush_r+0xba>
 8006584:	684b      	ldr	r3, [r1, #4]
 8006586:	2b00      	cmp	r3, #0
 8006588:	dc02      	bgt.n	8006590 <__sflush_r+0x1c>
 800658a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800658c:	2b00      	cmp	r3, #0
 800658e:	dd48      	ble.n	8006622 <__sflush_r+0xae>
 8006590:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006592:	2e00      	cmp	r6, #0
 8006594:	d045      	beq.n	8006622 <__sflush_r+0xae>
 8006596:	2300      	movs	r3, #0
 8006598:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800659c:	682f      	ldr	r7, [r5, #0]
 800659e:	6a21      	ldr	r1, [r4, #32]
 80065a0:	602b      	str	r3, [r5, #0]
 80065a2:	d030      	beq.n	8006606 <__sflush_r+0x92>
 80065a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80065a6:	89a3      	ldrh	r3, [r4, #12]
 80065a8:	0759      	lsls	r1, r3, #29
 80065aa:	d505      	bpl.n	80065b8 <__sflush_r+0x44>
 80065ac:	6863      	ldr	r3, [r4, #4]
 80065ae:	1ad2      	subs	r2, r2, r3
 80065b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80065b2:	b10b      	cbz	r3, 80065b8 <__sflush_r+0x44>
 80065b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80065b6:	1ad2      	subs	r2, r2, r3
 80065b8:	2300      	movs	r3, #0
 80065ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80065bc:	6a21      	ldr	r1, [r4, #32]
 80065be:	4628      	mov	r0, r5
 80065c0:	47b0      	blx	r6
 80065c2:	1c43      	adds	r3, r0, #1
 80065c4:	89a3      	ldrh	r3, [r4, #12]
 80065c6:	d106      	bne.n	80065d6 <__sflush_r+0x62>
 80065c8:	6829      	ldr	r1, [r5, #0]
 80065ca:	291d      	cmp	r1, #29
 80065cc:	d82b      	bhi.n	8006626 <__sflush_r+0xb2>
 80065ce:	4a2a      	ldr	r2, [pc, #168]	@ (8006678 <__sflush_r+0x104>)
 80065d0:	40ca      	lsrs	r2, r1
 80065d2:	07d6      	lsls	r6, r2, #31
 80065d4:	d527      	bpl.n	8006626 <__sflush_r+0xb2>
 80065d6:	2200      	movs	r2, #0
 80065d8:	6062      	str	r2, [r4, #4]
 80065da:	04d9      	lsls	r1, r3, #19
 80065dc:	6922      	ldr	r2, [r4, #16]
 80065de:	6022      	str	r2, [r4, #0]
 80065e0:	d504      	bpl.n	80065ec <__sflush_r+0x78>
 80065e2:	1c42      	adds	r2, r0, #1
 80065e4:	d101      	bne.n	80065ea <__sflush_r+0x76>
 80065e6:	682b      	ldr	r3, [r5, #0]
 80065e8:	b903      	cbnz	r3, 80065ec <__sflush_r+0x78>
 80065ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80065ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065ee:	602f      	str	r7, [r5, #0]
 80065f0:	b1b9      	cbz	r1, 8006622 <__sflush_r+0xae>
 80065f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80065f6:	4299      	cmp	r1, r3
 80065f8:	d002      	beq.n	8006600 <__sflush_r+0x8c>
 80065fa:	4628      	mov	r0, r5
 80065fc:	f7ff fbd6 	bl	8005dac <_free_r>
 8006600:	2300      	movs	r3, #0
 8006602:	6363      	str	r3, [r4, #52]	@ 0x34
 8006604:	e00d      	b.n	8006622 <__sflush_r+0xae>
 8006606:	2301      	movs	r3, #1
 8006608:	4628      	mov	r0, r5
 800660a:	47b0      	blx	r6
 800660c:	4602      	mov	r2, r0
 800660e:	1c50      	adds	r0, r2, #1
 8006610:	d1c9      	bne.n	80065a6 <__sflush_r+0x32>
 8006612:	682b      	ldr	r3, [r5, #0]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d0c6      	beq.n	80065a6 <__sflush_r+0x32>
 8006618:	2b1d      	cmp	r3, #29
 800661a:	d001      	beq.n	8006620 <__sflush_r+0xac>
 800661c:	2b16      	cmp	r3, #22
 800661e:	d11e      	bne.n	800665e <__sflush_r+0xea>
 8006620:	602f      	str	r7, [r5, #0]
 8006622:	2000      	movs	r0, #0
 8006624:	e022      	b.n	800666c <__sflush_r+0xf8>
 8006626:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800662a:	b21b      	sxth	r3, r3
 800662c:	e01b      	b.n	8006666 <__sflush_r+0xf2>
 800662e:	690f      	ldr	r7, [r1, #16]
 8006630:	2f00      	cmp	r7, #0
 8006632:	d0f6      	beq.n	8006622 <__sflush_r+0xae>
 8006634:	0793      	lsls	r3, r2, #30
 8006636:	680e      	ldr	r6, [r1, #0]
 8006638:	bf08      	it	eq
 800663a:	694b      	ldreq	r3, [r1, #20]
 800663c:	600f      	str	r7, [r1, #0]
 800663e:	bf18      	it	ne
 8006640:	2300      	movne	r3, #0
 8006642:	eba6 0807 	sub.w	r8, r6, r7
 8006646:	608b      	str	r3, [r1, #8]
 8006648:	f1b8 0f00 	cmp.w	r8, #0
 800664c:	dde9      	ble.n	8006622 <__sflush_r+0xae>
 800664e:	6a21      	ldr	r1, [r4, #32]
 8006650:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006652:	4643      	mov	r3, r8
 8006654:	463a      	mov	r2, r7
 8006656:	4628      	mov	r0, r5
 8006658:	47b0      	blx	r6
 800665a:	2800      	cmp	r0, #0
 800665c:	dc08      	bgt.n	8006670 <__sflush_r+0xfc>
 800665e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006662:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006666:	81a3      	strh	r3, [r4, #12]
 8006668:	f04f 30ff 	mov.w	r0, #4294967295
 800666c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006670:	4407      	add	r7, r0
 8006672:	eba8 0800 	sub.w	r8, r8, r0
 8006676:	e7e7      	b.n	8006648 <__sflush_r+0xd4>
 8006678:	20400001 	.word	0x20400001

0800667c <_fflush_r>:
 800667c:	b538      	push	{r3, r4, r5, lr}
 800667e:	690b      	ldr	r3, [r1, #16]
 8006680:	4605      	mov	r5, r0
 8006682:	460c      	mov	r4, r1
 8006684:	b913      	cbnz	r3, 800668c <_fflush_r+0x10>
 8006686:	2500      	movs	r5, #0
 8006688:	4628      	mov	r0, r5
 800668a:	bd38      	pop	{r3, r4, r5, pc}
 800668c:	b118      	cbz	r0, 8006696 <_fflush_r+0x1a>
 800668e:	6a03      	ldr	r3, [r0, #32]
 8006690:	b90b      	cbnz	r3, 8006696 <_fflush_r+0x1a>
 8006692:	f7ff f9ff 	bl	8005a94 <__sinit>
 8006696:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d0f3      	beq.n	8006686 <_fflush_r+0xa>
 800669e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80066a0:	07d0      	lsls	r0, r2, #31
 80066a2:	d404      	bmi.n	80066ae <_fflush_r+0x32>
 80066a4:	0599      	lsls	r1, r3, #22
 80066a6:	d402      	bmi.n	80066ae <_fflush_r+0x32>
 80066a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80066aa:	f7ff fb50 	bl	8005d4e <__retarget_lock_acquire_recursive>
 80066ae:	4628      	mov	r0, r5
 80066b0:	4621      	mov	r1, r4
 80066b2:	f7ff ff5f 	bl	8006574 <__sflush_r>
 80066b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80066b8:	07da      	lsls	r2, r3, #31
 80066ba:	4605      	mov	r5, r0
 80066bc:	d4e4      	bmi.n	8006688 <_fflush_r+0xc>
 80066be:	89a3      	ldrh	r3, [r4, #12]
 80066c0:	059b      	lsls	r3, r3, #22
 80066c2:	d4e1      	bmi.n	8006688 <_fflush_r+0xc>
 80066c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80066c6:	f7ff fb43 	bl	8005d50 <__retarget_lock_release_recursive>
 80066ca:	e7dd      	b.n	8006688 <_fflush_r+0xc>

080066cc <fiprintf>:
 80066cc:	b40e      	push	{r1, r2, r3}
 80066ce:	b503      	push	{r0, r1, lr}
 80066d0:	4601      	mov	r1, r0
 80066d2:	ab03      	add	r3, sp, #12
 80066d4:	4805      	ldr	r0, [pc, #20]	@ (80066ec <fiprintf+0x20>)
 80066d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80066da:	6800      	ldr	r0, [r0, #0]
 80066dc:	9301      	str	r3, [sp, #4]
 80066de:	f000 f88f 	bl	8006800 <_vfiprintf_r>
 80066e2:	b002      	add	sp, #8
 80066e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80066e8:	b003      	add	sp, #12
 80066ea:	4770      	bx	lr
 80066ec:	2000001c 	.word	0x2000001c

080066f0 <memmove>:
 80066f0:	4288      	cmp	r0, r1
 80066f2:	b510      	push	{r4, lr}
 80066f4:	eb01 0402 	add.w	r4, r1, r2
 80066f8:	d902      	bls.n	8006700 <memmove+0x10>
 80066fa:	4284      	cmp	r4, r0
 80066fc:	4623      	mov	r3, r4
 80066fe:	d807      	bhi.n	8006710 <memmove+0x20>
 8006700:	1e43      	subs	r3, r0, #1
 8006702:	42a1      	cmp	r1, r4
 8006704:	d008      	beq.n	8006718 <memmove+0x28>
 8006706:	f811 2b01 	ldrb.w	r2, [r1], #1
 800670a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800670e:	e7f8      	b.n	8006702 <memmove+0x12>
 8006710:	4402      	add	r2, r0
 8006712:	4601      	mov	r1, r0
 8006714:	428a      	cmp	r2, r1
 8006716:	d100      	bne.n	800671a <memmove+0x2a>
 8006718:	bd10      	pop	{r4, pc}
 800671a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800671e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006722:	e7f7      	b.n	8006714 <memmove+0x24>

08006724 <_sbrk_r>:
 8006724:	b538      	push	{r3, r4, r5, lr}
 8006726:	4d06      	ldr	r5, [pc, #24]	@ (8006740 <_sbrk_r+0x1c>)
 8006728:	2300      	movs	r3, #0
 800672a:	4604      	mov	r4, r0
 800672c:	4608      	mov	r0, r1
 800672e:	602b      	str	r3, [r5, #0]
 8006730:	f7fa fad0 	bl	8000cd4 <_sbrk>
 8006734:	1c43      	adds	r3, r0, #1
 8006736:	d102      	bne.n	800673e <_sbrk_r+0x1a>
 8006738:	682b      	ldr	r3, [r5, #0]
 800673a:	b103      	cbz	r3, 800673e <_sbrk_r+0x1a>
 800673c:	6023      	str	r3, [r4, #0]
 800673e:	bd38      	pop	{r3, r4, r5, pc}
 8006740:	200011c0 	.word	0x200011c0

08006744 <abort>:
 8006744:	b508      	push	{r3, lr}
 8006746:	2006      	movs	r0, #6
 8006748:	f000 fa2e 	bl	8006ba8 <raise>
 800674c:	2001      	movs	r0, #1
 800674e:	f7fa fa49 	bl	8000be4 <_exit>

08006752 <_realloc_r>:
 8006752:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006756:	4607      	mov	r7, r0
 8006758:	4614      	mov	r4, r2
 800675a:	460d      	mov	r5, r1
 800675c:	b921      	cbnz	r1, 8006768 <_realloc_r+0x16>
 800675e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006762:	4611      	mov	r1, r2
 8006764:	f7ff bb96 	b.w	8005e94 <_malloc_r>
 8006768:	b92a      	cbnz	r2, 8006776 <_realloc_r+0x24>
 800676a:	f7ff fb1f 	bl	8005dac <_free_r>
 800676e:	4625      	mov	r5, r4
 8006770:	4628      	mov	r0, r5
 8006772:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006776:	f000 fa33 	bl	8006be0 <_malloc_usable_size_r>
 800677a:	4284      	cmp	r4, r0
 800677c:	4606      	mov	r6, r0
 800677e:	d802      	bhi.n	8006786 <_realloc_r+0x34>
 8006780:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006784:	d8f4      	bhi.n	8006770 <_realloc_r+0x1e>
 8006786:	4621      	mov	r1, r4
 8006788:	4638      	mov	r0, r7
 800678a:	f7ff fb83 	bl	8005e94 <_malloc_r>
 800678e:	4680      	mov	r8, r0
 8006790:	b908      	cbnz	r0, 8006796 <_realloc_r+0x44>
 8006792:	4645      	mov	r5, r8
 8006794:	e7ec      	b.n	8006770 <_realloc_r+0x1e>
 8006796:	42b4      	cmp	r4, r6
 8006798:	4622      	mov	r2, r4
 800679a:	4629      	mov	r1, r5
 800679c:	bf28      	it	cs
 800679e:	4632      	movcs	r2, r6
 80067a0:	f7ff fad7 	bl	8005d52 <memcpy>
 80067a4:	4629      	mov	r1, r5
 80067a6:	4638      	mov	r0, r7
 80067a8:	f7ff fb00 	bl	8005dac <_free_r>
 80067ac:	e7f1      	b.n	8006792 <_realloc_r+0x40>

080067ae <__sfputc_r>:
 80067ae:	6893      	ldr	r3, [r2, #8]
 80067b0:	3b01      	subs	r3, #1
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	b410      	push	{r4}
 80067b6:	6093      	str	r3, [r2, #8]
 80067b8:	da08      	bge.n	80067cc <__sfputc_r+0x1e>
 80067ba:	6994      	ldr	r4, [r2, #24]
 80067bc:	42a3      	cmp	r3, r4
 80067be:	db01      	blt.n	80067c4 <__sfputc_r+0x16>
 80067c0:	290a      	cmp	r1, #10
 80067c2:	d103      	bne.n	80067cc <__sfputc_r+0x1e>
 80067c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067c8:	f000 b932 	b.w	8006a30 <__swbuf_r>
 80067cc:	6813      	ldr	r3, [r2, #0]
 80067ce:	1c58      	adds	r0, r3, #1
 80067d0:	6010      	str	r0, [r2, #0]
 80067d2:	7019      	strb	r1, [r3, #0]
 80067d4:	4608      	mov	r0, r1
 80067d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067da:	4770      	bx	lr

080067dc <__sfputs_r>:
 80067dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067de:	4606      	mov	r6, r0
 80067e0:	460f      	mov	r7, r1
 80067e2:	4614      	mov	r4, r2
 80067e4:	18d5      	adds	r5, r2, r3
 80067e6:	42ac      	cmp	r4, r5
 80067e8:	d101      	bne.n	80067ee <__sfputs_r+0x12>
 80067ea:	2000      	movs	r0, #0
 80067ec:	e007      	b.n	80067fe <__sfputs_r+0x22>
 80067ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067f2:	463a      	mov	r2, r7
 80067f4:	4630      	mov	r0, r6
 80067f6:	f7ff ffda 	bl	80067ae <__sfputc_r>
 80067fa:	1c43      	adds	r3, r0, #1
 80067fc:	d1f3      	bne.n	80067e6 <__sfputs_r+0xa>
 80067fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006800 <_vfiprintf_r>:
 8006800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006804:	460d      	mov	r5, r1
 8006806:	b09d      	sub	sp, #116	@ 0x74
 8006808:	4614      	mov	r4, r2
 800680a:	4698      	mov	r8, r3
 800680c:	4606      	mov	r6, r0
 800680e:	b118      	cbz	r0, 8006818 <_vfiprintf_r+0x18>
 8006810:	6a03      	ldr	r3, [r0, #32]
 8006812:	b90b      	cbnz	r3, 8006818 <_vfiprintf_r+0x18>
 8006814:	f7ff f93e 	bl	8005a94 <__sinit>
 8006818:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800681a:	07d9      	lsls	r1, r3, #31
 800681c:	d405      	bmi.n	800682a <_vfiprintf_r+0x2a>
 800681e:	89ab      	ldrh	r3, [r5, #12]
 8006820:	059a      	lsls	r2, r3, #22
 8006822:	d402      	bmi.n	800682a <_vfiprintf_r+0x2a>
 8006824:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006826:	f7ff fa92 	bl	8005d4e <__retarget_lock_acquire_recursive>
 800682a:	89ab      	ldrh	r3, [r5, #12]
 800682c:	071b      	lsls	r3, r3, #28
 800682e:	d501      	bpl.n	8006834 <_vfiprintf_r+0x34>
 8006830:	692b      	ldr	r3, [r5, #16]
 8006832:	b99b      	cbnz	r3, 800685c <_vfiprintf_r+0x5c>
 8006834:	4629      	mov	r1, r5
 8006836:	4630      	mov	r0, r6
 8006838:	f000 f938 	bl	8006aac <__swsetup_r>
 800683c:	b170      	cbz	r0, 800685c <_vfiprintf_r+0x5c>
 800683e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006840:	07dc      	lsls	r4, r3, #31
 8006842:	d504      	bpl.n	800684e <_vfiprintf_r+0x4e>
 8006844:	f04f 30ff 	mov.w	r0, #4294967295
 8006848:	b01d      	add	sp, #116	@ 0x74
 800684a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800684e:	89ab      	ldrh	r3, [r5, #12]
 8006850:	0598      	lsls	r0, r3, #22
 8006852:	d4f7      	bmi.n	8006844 <_vfiprintf_r+0x44>
 8006854:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006856:	f7ff fa7b 	bl	8005d50 <__retarget_lock_release_recursive>
 800685a:	e7f3      	b.n	8006844 <_vfiprintf_r+0x44>
 800685c:	2300      	movs	r3, #0
 800685e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006860:	2320      	movs	r3, #32
 8006862:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006866:	f8cd 800c 	str.w	r8, [sp, #12]
 800686a:	2330      	movs	r3, #48	@ 0x30
 800686c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006a1c <_vfiprintf_r+0x21c>
 8006870:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006874:	f04f 0901 	mov.w	r9, #1
 8006878:	4623      	mov	r3, r4
 800687a:	469a      	mov	sl, r3
 800687c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006880:	b10a      	cbz	r2, 8006886 <_vfiprintf_r+0x86>
 8006882:	2a25      	cmp	r2, #37	@ 0x25
 8006884:	d1f9      	bne.n	800687a <_vfiprintf_r+0x7a>
 8006886:	ebba 0b04 	subs.w	fp, sl, r4
 800688a:	d00b      	beq.n	80068a4 <_vfiprintf_r+0xa4>
 800688c:	465b      	mov	r3, fp
 800688e:	4622      	mov	r2, r4
 8006890:	4629      	mov	r1, r5
 8006892:	4630      	mov	r0, r6
 8006894:	f7ff ffa2 	bl	80067dc <__sfputs_r>
 8006898:	3001      	adds	r0, #1
 800689a:	f000 80a7 	beq.w	80069ec <_vfiprintf_r+0x1ec>
 800689e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80068a0:	445a      	add	r2, fp
 80068a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80068a4:	f89a 3000 	ldrb.w	r3, [sl]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	f000 809f 	beq.w	80069ec <_vfiprintf_r+0x1ec>
 80068ae:	2300      	movs	r3, #0
 80068b0:	f04f 32ff 	mov.w	r2, #4294967295
 80068b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068b8:	f10a 0a01 	add.w	sl, sl, #1
 80068bc:	9304      	str	r3, [sp, #16]
 80068be:	9307      	str	r3, [sp, #28]
 80068c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80068c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80068c6:	4654      	mov	r4, sl
 80068c8:	2205      	movs	r2, #5
 80068ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068ce:	4853      	ldr	r0, [pc, #332]	@ (8006a1c <_vfiprintf_r+0x21c>)
 80068d0:	f7f9 fc7e 	bl	80001d0 <memchr>
 80068d4:	9a04      	ldr	r2, [sp, #16]
 80068d6:	b9d8      	cbnz	r0, 8006910 <_vfiprintf_r+0x110>
 80068d8:	06d1      	lsls	r1, r2, #27
 80068da:	bf44      	itt	mi
 80068dc:	2320      	movmi	r3, #32
 80068de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068e2:	0713      	lsls	r3, r2, #28
 80068e4:	bf44      	itt	mi
 80068e6:	232b      	movmi	r3, #43	@ 0x2b
 80068e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068ec:	f89a 3000 	ldrb.w	r3, [sl]
 80068f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80068f2:	d015      	beq.n	8006920 <_vfiprintf_r+0x120>
 80068f4:	9a07      	ldr	r2, [sp, #28]
 80068f6:	4654      	mov	r4, sl
 80068f8:	2000      	movs	r0, #0
 80068fa:	f04f 0c0a 	mov.w	ip, #10
 80068fe:	4621      	mov	r1, r4
 8006900:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006904:	3b30      	subs	r3, #48	@ 0x30
 8006906:	2b09      	cmp	r3, #9
 8006908:	d94b      	bls.n	80069a2 <_vfiprintf_r+0x1a2>
 800690a:	b1b0      	cbz	r0, 800693a <_vfiprintf_r+0x13a>
 800690c:	9207      	str	r2, [sp, #28]
 800690e:	e014      	b.n	800693a <_vfiprintf_r+0x13a>
 8006910:	eba0 0308 	sub.w	r3, r0, r8
 8006914:	fa09 f303 	lsl.w	r3, r9, r3
 8006918:	4313      	orrs	r3, r2
 800691a:	9304      	str	r3, [sp, #16]
 800691c:	46a2      	mov	sl, r4
 800691e:	e7d2      	b.n	80068c6 <_vfiprintf_r+0xc6>
 8006920:	9b03      	ldr	r3, [sp, #12]
 8006922:	1d19      	adds	r1, r3, #4
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	9103      	str	r1, [sp, #12]
 8006928:	2b00      	cmp	r3, #0
 800692a:	bfbb      	ittet	lt
 800692c:	425b      	neglt	r3, r3
 800692e:	f042 0202 	orrlt.w	r2, r2, #2
 8006932:	9307      	strge	r3, [sp, #28]
 8006934:	9307      	strlt	r3, [sp, #28]
 8006936:	bfb8      	it	lt
 8006938:	9204      	strlt	r2, [sp, #16]
 800693a:	7823      	ldrb	r3, [r4, #0]
 800693c:	2b2e      	cmp	r3, #46	@ 0x2e
 800693e:	d10a      	bne.n	8006956 <_vfiprintf_r+0x156>
 8006940:	7863      	ldrb	r3, [r4, #1]
 8006942:	2b2a      	cmp	r3, #42	@ 0x2a
 8006944:	d132      	bne.n	80069ac <_vfiprintf_r+0x1ac>
 8006946:	9b03      	ldr	r3, [sp, #12]
 8006948:	1d1a      	adds	r2, r3, #4
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	9203      	str	r2, [sp, #12]
 800694e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006952:	3402      	adds	r4, #2
 8006954:	9305      	str	r3, [sp, #20]
 8006956:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006a2c <_vfiprintf_r+0x22c>
 800695a:	7821      	ldrb	r1, [r4, #0]
 800695c:	2203      	movs	r2, #3
 800695e:	4650      	mov	r0, sl
 8006960:	f7f9 fc36 	bl	80001d0 <memchr>
 8006964:	b138      	cbz	r0, 8006976 <_vfiprintf_r+0x176>
 8006966:	9b04      	ldr	r3, [sp, #16]
 8006968:	eba0 000a 	sub.w	r0, r0, sl
 800696c:	2240      	movs	r2, #64	@ 0x40
 800696e:	4082      	lsls	r2, r0
 8006970:	4313      	orrs	r3, r2
 8006972:	3401      	adds	r4, #1
 8006974:	9304      	str	r3, [sp, #16]
 8006976:	f814 1b01 	ldrb.w	r1, [r4], #1
 800697a:	4829      	ldr	r0, [pc, #164]	@ (8006a20 <_vfiprintf_r+0x220>)
 800697c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006980:	2206      	movs	r2, #6
 8006982:	f7f9 fc25 	bl	80001d0 <memchr>
 8006986:	2800      	cmp	r0, #0
 8006988:	d03f      	beq.n	8006a0a <_vfiprintf_r+0x20a>
 800698a:	4b26      	ldr	r3, [pc, #152]	@ (8006a24 <_vfiprintf_r+0x224>)
 800698c:	bb1b      	cbnz	r3, 80069d6 <_vfiprintf_r+0x1d6>
 800698e:	9b03      	ldr	r3, [sp, #12]
 8006990:	3307      	adds	r3, #7
 8006992:	f023 0307 	bic.w	r3, r3, #7
 8006996:	3308      	adds	r3, #8
 8006998:	9303      	str	r3, [sp, #12]
 800699a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800699c:	443b      	add	r3, r7
 800699e:	9309      	str	r3, [sp, #36]	@ 0x24
 80069a0:	e76a      	b.n	8006878 <_vfiprintf_r+0x78>
 80069a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80069a6:	460c      	mov	r4, r1
 80069a8:	2001      	movs	r0, #1
 80069aa:	e7a8      	b.n	80068fe <_vfiprintf_r+0xfe>
 80069ac:	2300      	movs	r3, #0
 80069ae:	3401      	adds	r4, #1
 80069b0:	9305      	str	r3, [sp, #20]
 80069b2:	4619      	mov	r1, r3
 80069b4:	f04f 0c0a 	mov.w	ip, #10
 80069b8:	4620      	mov	r0, r4
 80069ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069be:	3a30      	subs	r2, #48	@ 0x30
 80069c0:	2a09      	cmp	r2, #9
 80069c2:	d903      	bls.n	80069cc <_vfiprintf_r+0x1cc>
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d0c6      	beq.n	8006956 <_vfiprintf_r+0x156>
 80069c8:	9105      	str	r1, [sp, #20]
 80069ca:	e7c4      	b.n	8006956 <_vfiprintf_r+0x156>
 80069cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80069d0:	4604      	mov	r4, r0
 80069d2:	2301      	movs	r3, #1
 80069d4:	e7f0      	b.n	80069b8 <_vfiprintf_r+0x1b8>
 80069d6:	ab03      	add	r3, sp, #12
 80069d8:	9300      	str	r3, [sp, #0]
 80069da:	462a      	mov	r2, r5
 80069dc:	4b12      	ldr	r3, [pc, #72]	@ (8006a28 <_vfiprintf_r+0x228>)
 80069de:	a904      	add	r1, sp, #16
 80069e0:	4630      	mov	r0, r6
 80069e2:	f3af 8000 	nop.w
 80069e6:	4607      	mov	r7, r0
 80069e8:	1c78      	adds	r0, r7, #1
 80069ea:	d1d6      	bne.n	800699a <_vfiprintf_r+0x19a>
 80069ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069ee:	07d9      	lsls	r1, r3, #31
 80069f0:	d405      	bmi.n	80069fe <_vfiprintf_r+0x1fe>
 80069f2:	89ab      	ldrh	r3, [r5, #12]
 80069f4:	059a      	lsls	r2, r3, #22
 80069f6:	d402      	bmi.n	80069fe <_vfiprintf_r+0x1fe>
 80069f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80069fa:	f7ff f9a9 	bl	8005d50 <__retarget_lock_release_recursive>
 80069fe:	89ab      	ldrh	r3, [r5, #12]
 8006a00:	065b      	lsls	r3, r3, #25
 8006a02:	f53f af1f 	bmi.w	8006844 <_vfiprintf_r+0x44>
 8006a06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a08:	e71e      	b.n	8006848 <_vfiprintf_r+0x48>
 8006a0a:	ab03      	add	r3, sp, #12
 8006a0c:	9300      	str	r3, [sp, #0]
 8006a0e:	462a      	mov	r2, r5
 8006a10:	4b05      	ldr	r3, [pc, #20]	@ (8006a28 <_vfiprintf_r+0x228>)
 8006a12:	a904      	add	r1, sp, #16
 8006a14:	4630      	mov	r0, r6
 8006a16:	f7ff fc8f 	bl	8006338 <_printf_i>
 8006a1a:	e7e4      	b.n	80069e6 <_vfiprintf_r+0x1e6>
 8006a1c:	08006f07 	.word	0x08006f07
 8006a20:	08006f11 	.word	0x08006f11
 8006a24:	00000000 	.word	0x00000000
 8006a28:	080067dd 	.word	0x080067dd
 8006a2c:	08006f0d 	.word	0x08006f0d

08006a30 <__swbuf_r>:
 8006a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a32:	460e      	mov	r6, r1
 8006a34:	4614      	mov	r4, r2
 8006a36:	4605      	mov	r5, r0
 8006a38:	b118      	cbz	r0, 8006a42 <__swbuf_r+0x12>
 8006a3a:	6a03      	ldr	r3, [r0, #32]
 8006a3c:	b90b      	cbnz	r3, 8006a42 <__swbuf_r+0x12>
 8006a3e:	f7ff f829 	bl	8005a94 <__sinit>
 8006a42:	69a3      	ldr	r3, [r4, #24]
 8006a44:	60a3      	str	r3, [r4, #8]
 8006a46:	89a3      	ldrh	r3, [r4, #12]
 8006a48:	071a      	lsls	r2, r3, #28
 8006a4a:	d501      	bpl.n	8006a50 <__swbuf_r+0x20>
 8006a4c:	6923      	ldr	r3, [r4, #16]
 8006a4e:	b943      	cbnz	r3, 8006a62 <__swbuf_r+0x32>
 8006a50:	4621      	mov	r1, r4
 8006a52:	4628      	mov	r0, r5
 8006a54:	f000 f82a 	bl	8006aac <__swsetup_r>
 8006a58:	b118      	cbz	r0, 8006a62 <__swbuf_r+0x32>
 8006a5a:	f04f 37ff 	mov.w	r7, #4294967295
 8006a5e:	4638      	mov	r0, r7
 8006a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a62:	6823      	ldr	r3, [r4, #0]
 8006a64:	6922      	ldr	r2, [r4, #16]
 8006a66:	1a98      	subs	r0, r3, r2
 8006a68:	6963      	ldr	r3, [r4, #20]
 8006a6a:	b2f6      	uxtb	r6, r6
 8006a6c:	4283      	cmp	r3, r0
 8006a6e:	4637      	mov	r7, r6
 8006a70:	dc05      	bgt.n	8006a7e <__swbuf_r+0x4e>
 8006a72:	4621      	mov	r1, r4
 8006a74:	4628      	mov	r0, r5
 8006a76:	f7ff fe01 	bl	800667c <_fflush_r>
 8006a7a:	2800      	cmp	r0, #0
 8006a7c:	d1ed      	bne.n	8006a5a <__swbuf_r+0x2a>
 8006a7e:	68a3      	ldr	r3, [r4, #8]
 8006a80:	3b01      	subs	r3, #1
 8006a82:	60a3      	str	r3, [r4, #8]
 8006a84:	6823      	ldr	r3, [r4, #0]
 8006a86:	1c5a      	adds	r2, r3, #1
 8006a88:	6022      	str	r2, [r4, #0]
 8006a8a:	701e      	strb	r6, [r3, #0]
 8006a8c:	6962      	ldr	r2, [r4, #20]
 8006a8e:	1c43      	adds	r3, r0, #1
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d004      	beq.n	8006a9e <__swbuf_r+0x6e>
 8006a94:	89a3      	ldrh	r3, [r4, #12]
 8006a96:	07db      	lsls	r3, r3, #31
 8006a98:	d5e1      	bpl.n	8006a5e <__swbuf_r+0x2e>
 8006a9a:	2e0a      	cmp	r6, #10
 8006a9c:	d1df      	bne.n	8006a5e <__swbuf_r+0x2e>
 8006a9e:	4621      	mov	r1, r4
 8006aa0:	4628      	mov	r0, r5
 8006aa2:	f7ff fdeb 	bl	800667c <_fflush_r>
 8006aa6:	2800      	cmp	r0, #0
 8006aa8:	d0d9      	beq.n	8006a5e <__swbuf_r+0x2e>
 8006aaa:	e7d6      	b.n	8006a5a <__swbuf_r+0x2a>

08006aac <__swsetup_r>:
 8006aac:	b538      	push	{r3, r4, r5, lr}
 8006aae:	4b29      	ldr	r3, [pc, #164]	@ (8006b54 <__swsetup_r+0xa8>)
 8006ab0:	4605      	mov	r5, r0
 8006ab2:	6818      	ldr	r0, [r3, #0]
 8006ab4:	460c      	mov	r4, r1
 8006ab6:	b118      	cbz	r0, 8006ac0 <__swsetup_r+0x14>
 8006ab8:	6a03      	ldr	r3, [r0, #32]
 8006aba:	b90b      	cbnz	r3, 8006ac0 <__swsetup_r+0x14>
 8006abc:	f7fe ffea 	bl	8005a94 <__sinit>
 8006ac0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ac4:	0719      	lsls	r1, r3, #28
 8006ac6:	d422      	bmi.n	8006b0e <__swsetup_r+0x62>
 8006ac8:	06da      	lsls	r2, r3, #27
 8006aca:	d407      	bmi.n	8006adc <__swsetup_r+0x30>
 8006acc:	2209      	movs	r2, #9
 8006ace:	602a      	str	r2, [r5, #0]
 8006ad0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ad4:	81a3      	strh	r3, [r4, #12]
 8006ad6:	f04f 30ff 	mov.w	r0, #4294967295
 8006ada:	e033      	b.n	8006b44 <__swsetup_r+0x98>
 8006adc:	0758      	lsls	r0, r3, #29
 8006ade:	d512      	bpl.n	8006b06 <__swsetup_r+0x5a>
 8006ae0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ae2:	b141      	cbz	r1, 8006af6 <__swsetup_r+0x4a>
 8006ae4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ae8:	4299      	cmp	r1, r3
 8006aea:	d002      	beq.n	8006af2 <__swsetup_r+0x46>
 8006aec:	4628      	mov	r0, r5
 8006aee:	f7ff f95d 	bl	8005dac <_free_r>
 8006af2:	2300      	movs	r3, #0
 8006af4:	6363      	str	r3, [r4, #52]	@ 0x34
 8006af6:	89a3      	ldrh	r3, [r4, #12]
 8006af8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006afc:	81a3      	strh	r3, [r4, #12]
 8006afe:	2300      	movs	r3, #0
 8006b00:	6063      	str	r3, [r4, #4]
 8006b02:	6923      	ldr	r3, [r4, #16]
 8006b04:	6023      	str	r3, [r4, #0]
 8006b06:	89a3      	ldrh	r3, [r4, #12]
 8006b08:	f043 0308 	orr.w	r3, r3, #8
 8006b0c:	81a3      	strh	r3, [r4, #12]
 8006b0e:	6923      	ldr	r3, [r4, #16]
 8006b10:	b94b      	cbnz	r3, 8006b26 <__swsetup_r+0x7a>
 8006b12:	89a3      	ldrh	r3, [r4, #12]
 8006b14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006b18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b1c:	d003      	beq.n	8006b26 <__swsetup_r+0x7a>
 8006b1e:	4621      	mov	r1, r4
 8006b20:	4628      	mov	r0, r5
 8006b22:	f000 f88b 	bl	8006c3c <__smakebuf_r>
 8006b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b2a:	f013 0201 	ands.w	r2, r3, #1
 8006b2e:	d00a      	beq.n	8006b46 <__swsetup_r+0x9a>
 8006b30:	2200      	movs	r2, #0
 8006b32:	60a2      	str	r2, [r4, #8]
 8006b34:	6962      	ldr	r2, [r4, #20]
 8006b36:	4252      	negs	r2, r2
 8006b38:	61a2      	str	r2, [r4, #24]
 8006b3a:	6922      	ldr	r2, [r4, #16]
 8006b3c:	b942      	cbnz	r2, 8006b50 <__swsetup_r+0xa4>
 8006b3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006b42:	d1c5      	bne.n	8006ad0 <__swsetup_r+0x24>
 8006b44:	bd38      	pop	{r3, r4, r5, pc}
 8006b46:	0799      	lsls	r1, r3, #30
 8006b48:	bf58      	it	pl
 8006b4a:	6962      	ldrpl	r2, [r4, #20]
 8006b4c:	60a2      	str	r2, [r4, #8]
 8006b4e:	e7f4      	b.n	8006b3a <__swsetup_r+0x8e>
 8006b50:	2000      	movs	r0, #0
 8006b52:	e7f7      	b.n	8006b44 <__swsetup_r+0x98>
 8006b54:	2000001c 	.word	0x2000001c

08006b58 <_raise_r>:
 8006b58:	291f      	cmp	r1, #31
 8006b5a:	b538      	push	{r3, r4, r5, lr}
 8006b5c:	4605      	mov	r5, r0
 8006b5e:	460c      	mov	r4, r1
 8006b60:	d904      	bls.n	8006b6c <_raise_r+0x14>
 8006b62:	2316      	movs	r3, #22
 8006b64:	6003      	str	r3, [r0, #0]
 8006b66:	f04f 30ff 	mov.w	r0, #4294967295
 8006b6a:	bd38      	pop	{r3, r4, r5, pc}
 8006b6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006b6e:	b112      	cbz	r2, 8006b76 <_raise_r+0x1e>
 8006b70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006b74:	b94b      	cbnz	r3, 8006b8a <_raise_r+0x32>
 8006b76:	4628      	mov	r0, r5
 8006b78:	f000 f830 	bl	8006bdc <_getpid_r>
 8006b7c:	4622      	mov	r2, r4
 8006b7e:	4601      	mov	r1, r0
 8006b80:	4628      	mov	r0, r5
 8006b82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b86:	f000 b817 	b.w	8006bb8 <_kill_r>
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d00a      	beq.n	8006ba4 <_raise_r+0x4c>
 8006b8e:	1c59      	adds	r1, r3, #1
 8006b90:	d103      	bne.n	8006b9a <_raise_r+0x42>
 8006b92:	2316      	movs	r3, #22
 8006b94:	6003      	str	r3, [r0, #0]
 8006b96:	2001      	movs	r0, #1
 8006b98:	e7e7      	b.n	8006b6a <_raise_r+0x12>
 8006b9a:	2100      	movs	r1, #0
 8006b9c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006ba0:	4620      	mov	r0, r4
 8006ba2:	4798      	blx	r3
 8006ba4:	2000      	movs	r0, #0
 8006ba6:	e7e0      	b.n	8006b6a <_raise_r+0x12>

08006ba8 <raise>:
 8006ba8:	4b02      	ldr	r3, [pc, #8]	@ (8006bb4 <raise+0xc>)
 8006baa:	4601      	mov	r1, r0
 8006bac:	6818      	ldr	r0, [r3, #0]
 8006bae:	f7ff bfd3 	b.w	8006b58 <_raise_r>
 8006bb2:	bf00      	nop
 8006bb4:	2000001c 	.word	0x2000001c

08006bb8 <_kill_r>:
 8006bb8:	b538      	push	{r3, r4, r5, lr}
 8006bba:	4d07      	ldr	r5, [pc, #28]	@ (8006bd8 <_kill_r+0x20>)
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	4604      	mov	r4, r0
 8006bc0:	4608      	mov	r0, r1
 8006bc2:	4611      	mov	r1, r2
 8006bc4:	602b      	str	r3, [r5, #0]
 8006bc6:	f7f9 fffd 	bl	8000bc4 <_kill>
 8006bca:	1c43      	adds	r3, r0, #1
 8006bcc:	d102      	bne.n	8006bd4 <_kill_r+0x1c>
 8006bce:	682b      	ldr	r3, [r5, #0]
 8006bd0:	b103      	cbz	r3, 8006bd4 <_kill_r+0x1c>
 8006bd2:	6023      	str	r3, [r4, #0]
 8006bd4:	bd38      	pop	{r3, r4, r5, pc}
 8006bd6:	bf00      	nop
 8006bd8:	200011c0 	.word	0x200011c0

08006bdc <_getpid_r>:
 8006bdc:	f7f9 bfea 	b.w	8000bb4 <_getpid>

08006be0 <_malloc_usable_size_r>:
 8006be0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006be4:	1f18      	subs	r0, r3, #4
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	bfbc      	itt	lt
 8006bea:	580b      	ldrlt	r3, [r1, r0]
 8006bec:	18c0      	addlt	r0, r0, r3
 8006bee:	4770      	bx	lr

08006bf0 <__swhatbuf_r>:
 8006bf0:	b570      	push	{r4, r5, r6, lr}
 8006bf2:	460c      	mov	r4, r1
 8006bf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bf8:	2900      	cmp	r1, #0
 8006bfa:	b096      	sub	sp, #88	@ 0x58
 8006bfc:	4615      	mov	r5, r2
 8006bfe:	461e      	mov	r6, r3
 8006c00:	da0d      	bge.n	8006c1e <__swhatbuf_r+0x2e>
 8006c02:	89a3      	ldrh	r3, [r4, #12]
 8006c04:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006c08:	f04f 0100 	mov.w	r1, #0
 8006c0c:	bf14      	ite	ne
 8006c0e:	2340      	movne	r3, #64	@ 0x40
 8006c10:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006c14:	2000      	movs	r0, #0
 8006c16:	6031      	str	r1, [r6, #0]
 8006c18:	602b      	str	r3, [r5, #0]
 8006c1a:	b016      	add	sp, #88	@ 0x58
 8006c1c:	bd70      	pop	{r4, r5, r6, pc}
 8006c1e:	466a      	mov	r2, sp
 8006c20:	f000 f848 	bl	8006cb4 <_fstat_r>
 8006c24:	2800      	cmp	r0, #0
 8006c26:	dbec      	blt.n	8006c02 <__swhatbuf_r+0x12>
 8006c28:	9901      	ldr	r1, [sp, #4]
 8006c2a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006c2e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006c32:	4259      	negs	r1, r3
 8006c34:	4159      	adcs	r1, r3
 8006c36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c3a:	e7eb      	b.n	8006c14 <__swhatbuf_r+0x24>

08006c3c <__smakebuf_r>:
 8006c3c:	898b      	ldrh	r3, [r1, #12]
 8006c3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c40:	079d      	lsls	r5, r3, #30
 8006c42:	4606      	mov	r6, r0
 8006c44:	460c      	mov	r4, r1
 8006c46:	d507      	bpl.n	8006c58 <__smakebuf_r+0x1c>
 8006c48:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006c4c:	6023      	str	r3, [r4, #0]
 8006c4e:	6123      	str	r3, [r4, #16]
 8006c50:	2301      	movs	r3, #1
 8006c52:	6163      	str	r3, [r4, #20]
 8006c54:	b003      	add	sp, #12
 8006c56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c58:	ab01      	add	r3, sp, #4
 8006c5a:	466a      	mov	r2, sp
 8006c5c:	f7ff ffc8 	bl	8006bf0 <__swhatbuf_r>
 8006c60:	9f00      	ldr	r7, [sp, #0]
 8006c62:	4605      	mov	r5, r0
 8006c64:	4639      	mov	r1, r7
 8006c66:	4630      	mov	r0, r6
 8006c68:	f7ff f914 	bl	8005e94 <_malloc_r>
 8006c6c:	b948      	cbnz	r0, 8006c82 <__smakebuf_r+0x46>
 8006c6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c72:	059a      	lsls	r2, r3, #22
 8006c74:	d4ee      	bmi.n	8006c54 <__smakebuf_r+0x18>
 8006c76:	f023 0303 	bic.w	r3, r3, #3
 8006c7a:	f043 0302 	orr.w	r3, r3, #2
 8006c7e:	81a3      	strh	r3, [r4, #12]
 8006c80:	e7e2      	b.n	8006c48 <__smakebuf_r+0xc>
 8006c82:	89a3      	ldrh	r3, [r4, #12]
 8006c84:	6020      	str	r0, [r4, #0]
 8006c86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c8a:	81a3      	strh	r3, [r4, #12]
 8006c8c:	9b01      	ldr	r3, [sp, #4]
 8006c8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006c92:	b15b      	cbz	r3, 8006cac <__smakebuf_r+0x70>
 8006c94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c98:	4630      	mov	r0, r6
 8006c9a:	f000 f81d 	bl	8006cd8 <_isatty_r>
 8006c9e:	b128      	cbz	r0, 8006cac <__smakebuf_r+0x70>
 8006ca0:	89a3      	ldrh	r3, [r4, #12]
 8006ca2:	f023 0303 	bic.w	r3, r3, #3
 8006ca6:	f043 0301 	orr.w	r3, r3, #1
 8006caa:	81a3      	strh	r3, [r4, #12]
 8006cac:	89a3      	ldrh	r3, [r4, #12]
 8006cae:	431d      	orrs	r5, r3
 8006cb0:	81a5      	strh	r5, [r4, #12]
 8006cb2:	e7cf      	b.n	8006c54 <__smakebuf_r+0x18>

08006cb4 <_fstat_r>:
 8006cb4:	b538      	push	{r3, r4, r5, lr}
 8006cb6:	4d07      	ldr	r5, [pc, #28]	@ (8006cd4 <_fstat_r+0x20>)
 8006cb8:	2300      	movs	r3, #0
 8006cba:	4604      	mov	r4, r0
 8006cbc:	4608      	mov	r0, r1
 8006cbe:	4611      	mov	r1, r2
 8006cc0:	602b      	str	r3, [r5, #0]
 8006cc2:	f7f9 ffdf 	bl	8000c84 <_fstat>
 8006cc6:	1c43      	adds	r3, r0, #1
 8006cc8:	d102      	bne.n	8006cd0 <_fstat_r+0x1c>
 8006cca:	682b      	ldr	r3, [r5, #0]
 8006ccc:	b103      	cbz	r3, 8006cd0 <_fstat_r+0x1c>
 8006cce:	6023      	str	r3, [r4, #0]
 8006cd0:	bd38      	pop	{r3, r4, r5, pc}
 8006cd2:	bf00      	nop
 8006cd4:	200011c0 	.word	0x200011c0

08006cd8 <_isatty_r>:
 8006cd8:	b538      	push	{r3, r4, r5, lr}
 8006cda:	4d06      	ldr	r5, [pc, #24]	@ (8006cf4 <_isatty_r+0x1c>)
 8006cdc:	2300      	movs	r3, #0
 8006cde:	4604      	mov	r4, r0
 8006ce0:	4608      	mov	r0, r1
 8006ce2:	602b      	str	r3, [r5, #0]
 8006ce4:	f7f9 ffde 	bl	8000ca4 <_isatty>
 8006ce8:	1c43      	adds	r3, r0, #1
 8006cea:	d102      	bne.n	8006cf2 <_isatty_r+0x1a>
 8006cec:	682b      	ldr	r3, [r5, #0]
 8006cee:	b103      	cbz	r3, 8006cf2 <_isatty_r+0x1a>
 8006cf0:	6023      	str	r3, [r4, #0]
 8006cf2:	bd38      	pop	{r3, r4, r5, pc}
 8006cf4:	200011c0 	.word	0x200011c0

08006cf8 <_gettimeofday>:
 8006cf8:	4b02      	ldr	r3, [pc, #8]	@ (8006d04 <_gettimeofday+0xc>)
 8006cfa:	2258      	movs	r2, #88	@ 0x58
 8006cfc:	601a      	str	r2, [r3, #0]
 8006cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8006d02:	4770      	bx	lr
 8006d04:	200011c0 	.word	0x200011c0

08006d08 <_init>:
 8006d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d0a:	bf00      	nop
 8006d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d0e:	bc08      	pop	{r3}
 8006d10:	469e      	mov	lr, r3
 8006d12:	4770      	bx	lr

08006d14 <_fini>:
 8006d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d16:	bf00      	nop
 8006d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d1a:	bc08      	pop	{r3}
 8006d1c:	469e      	mov	lr, r3
 8006d1e:	4770      	bx	lr
