
HW2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000684  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800080c  08000814  00010814  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  0800080c  0800080c  0001080c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000810  08000810  00010810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010814  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00010814  2**0
                  CONTENTS
  7 .bss          00000020  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000200  20000020  20000020  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00010814  2**0
                  CONTENTS, READONLY
 10 .debug_info   00001e2f  00000000  00000000  00010844  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000078b  00000000  00000000  00012673  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000228  00000000  00000000  00012e00  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001c0  00000000  00000000  00013028  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00000eef  00000000  00000000  000131e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00000f4c  00000000  00000000  000140d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00015023  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000654  00000000  00000000  000150a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  000156f4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080007f4 	.word	0x080007f4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080007f4 	.word	0x080007f4

080001c8 <HAL_IncTick>:
  *         The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
  uwTick++;
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <HAL_IncTick+0x18>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	3301      	adds	r3, #1
 80001d2:	4a03      	ldr	r2, [pc, #12]	; (80001e0 <HAL_IncTick+0x18>)
 80001d4:	6013      	str	r3, [r2, #0]
}
 80001d6:	bf00      	nop
 80001d8:	46bd      	mov	sp, r7
 80001da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001de:	4770      	bx	lr
 80001e0:	2000001c 	.word	0x2000001c

080001e4 <delay>:
#include "ds18b20.h"

void delay(int t){
 80001e4:	b480      	push	{r7}
 80001e6:	b085      	sub	sp, #20
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
	for(int i=0; i < t; i++);
 80001ec:	2300      	movs	r3, #0
 80001ee:	60fb      	str	r3, [r7, #12]
 80001f0:	e002      	b.n	80001f8 <delay+0x14>
 80001f2:	68fb      	ldr	r3, [r7, #12]
 80001f4:	3301      	adds	r3, #1
 80001f6:	60fb      	str	r3, [r7, #12]
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	429a      	cmp	r2, r3
 80001fe:	dbf8      	blt.n	80001f2 <delay+0xe>
}
 8000200:	bf00      	nop
 8000202:	3714      	adds	r7, #20
 8000204:	46bd      	mov	sp, r7
 8000206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020a:	4770      	bx	lr

0800020c <reset_ds18b20>:

void reset_ds18b20() {
 800020c:	b580      	push	{r7, lr}
 800020e:	af00      	add	r7, sp, #0
	GPIOA->MODER &= ~GPIO_MODER_MODER1;
 8000210:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000214:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	f023 030c 	bic.w	r3, r3, #12
 800021e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER1_0;
 8000220:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000224:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	f043 0304 	orr.w	r3, r3, #4
 800022e:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER |= GPIO_OTYPER_OT_1;
 8000230:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000234:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000238:	685b      	ldr	r3, [r3, #4]
 800023a:	f043 0302 	orr.w	r3, r3, #2
 800023e:	6053      	str	r3, [r2, #4]
	GPIOA->ODR &= ~GPIO_ODR_1;
 8000240:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000244:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000248:	695b      	ldr	r3, [r3, #20]
 800024a:	f023 0302 	bic.w	r3, r3, #2
 800024e:	6153      	str	r3, [r2, #20]
	delay(385);
 8000250:	f240 1081 	movw	r0, #385	; 0x181
 8000254:	f7ff ffc6 	bl	80001e4 <delay>
	GPIOA->MODER &= ~GPIO_MODER_MODER1;
 8000258:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800025c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	f023 030c 	bic.w	r3, r3, #12
 8000266:	6013      	str	r3, [r2, #0]
	delay(66);
 8000268:	2042      	movs	r0, #66	; 0x42
 800026a:	f7ff ffbb 	bl	80001e4 <delay>
}
 800026e:	bf00      	nop
 8000270:	bd80      	pop	{r7, pc}
	...

08000274 <readbit_ds18b20>:

uint8_t readbit_ds18b20() {
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
	uint8_t bit = 0;
 800027a:	2300      	movs	r3, #0
 800027c:	71fb      	strb	r3, [r7, #7]
	GPIOA->ODR &= ~GPIO_ODR_1;
 800027e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000282:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000286:	695b      	ldr	r3, [r3, #20]
 8000288:	f023 0302 	bic.w	r3, r3, #2
 800028c:	6153      	str	r3, [r2, #20]
	delay(1);
 800028e:	2001      	movs	r0, #1
 8000290:	f7ff ffa8 	bl	80001e4 <delay>
	GPIOB->ODR |= GPIO_ODR_1;
 8000294:	4a0d      	ldr	r2, [pc, #52]	; (80002cc <readbit_ds18b20+0x58>)
 8000296:	4b0d      	ldr	r3, [pc, #52]	; (80002cc <readbit_ds18b20+0x58>)
 8000298:	695b      	ldr	r3, [r3, #20]
 800029a:	f043 0302 	orr.w	r3, r3, #2
 800029e:	6153      	str	r3, [r2, #20]
	delay(10);
 80002a0:	200a      	movs	r0, #10
 80002a2:	f7ff ff9f 	bl	80001e4 <delay>
	bit = (GPIOB->IDR & GPIO_IDR_1 ? 1 : 0);
 80002a6:	4b09      	ldr	r3, [pc, #36]	; (80002cc <readbit_ds18b20+0x58>)
 80002a8:	691b      	ldr	r3, [r3, #16]
 80002aa:	f003 0302 	and.w	r3, r3, #2
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	bf14      	ite	ne
 80002b2:	2301      	movne	r3, #1
 80002b4:	2300      	moveq	r3, #0
 80002b6:	b2db      	uxtb	r3, r3
 80002b8:	71fb      	strb	r3, [r7, #7]
	delay(45);
 80002ba:	202d      	movs	r0, #45	; 0x2d
 80002bc:	f7ff ff92 	bl	80001e4 <delay>
	return bit;
 80002c0:	79fb      	ldrb	r3, [r7, #7]
}
 80002c2:	4618      	mov	r0, r3
 80002c4:	3708      	adds	r7, #8
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd80      	pop	{r7, pc}
 80002ca:	bf00      	nop
 80002cc:	48000400 	.word	0x48000400

080002d0 <readbyte_ds18b20>:

uint8_t readbyte_ds18b20() {
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b082      	sub	sp, #8
 80002d4:	af00      	add	r7, sp, #0
  uint8_t data = 0;
 80002d6:	2300      	movs	r3, #0
 80002d8:	71fb      	strb	r3, [r7, #7]
      for (uint8_t i = 0; i <= 7; i++) {
 80002da:	2300      	movs	r3, #0
 80002dc:	71bb      	strb	r3, [r7, #6]
 80002de:	e00d      	b.n	80002fc <readbyte_ds18b20+0x2c>
            data += readbit_ds18b20() << i;
 80002e0:	f7ff ffc8 	bl	8000274 <readbit_ds18b20>
 80002e4:	4603      	mov	r3, r0
 80002e6:	461a      	mov	r2, r3
 80002e8:	79bb      	ldrb	r3, [r7, #6]
 80002ea:	fa02 f303 	lsl.w	r3, r2, r3
 80002ee:	b2da      	uxtb	r2, r3
 80002f0:	79fb      	ldrb	r3, [r7, #7]
 80002f2:	4413      	add	r3, r2
 80002f4:	71fb      	strb	r3, [r7, #7]
      for (uint8_t i = 0; i <= 7; i++) {
 80002f6:	79bb      	ldrb	r3, [r7, #6]
 80002f8:	3301      	adds	r3, #1
 80002fa:	71bb      	strb	r3, [r7, #6]
 80002fc:	79bb      	ldrb	r3, [r7, #6]
 80002fe:	2b07      	cmp	r3, #7
 8000300:	d9ee      	bls.n	80002e0 <readbyte_ds18b20+0x10>
      }
  return data;
 8000302:	79fb      	ldrb	r3, [r7, #7]
}
 8000304:	4618      	mov	r0, r3
 8000306:	3708      	adds	r7, #8
 8000308:	46bd      	mov	sp, r7
 800030a:	bd80      	pop	{r7, pc}

0800030c <writebit_ds18b20>:

void writebit_ds18b20 (uint8_t bit) {
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0
 8000312:	4603      	mov	r3, r0
 8000314:	71fb      	strb	r3, [r7, #7]
	GPIOA->MODER &= ~GPIO_MODER_MODER1;
 8000316:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800031a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	f023 030c 	bic.w	r3, r3, #12
 8000324:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER1_0;
 8000326:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800032a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	f043 0304 	orr.w	r3, r3, #4
 8000334:	6013      	str	r3, [r2, #0]
	GPIOA->ODR &= ~GPIO_ODR_1;
 8000336:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800033a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800033e:	695b      	ldr	r3, [r3, #20]
 8000340:	f023 0302 	bic.w	r3, r3, #2
 8000344:	6153      	str	r3, [r2, #20]
	delay(bit ? 1 : 66);
 8000346:	79fb      	ldrb	r3, [r7, #7]
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <writebit_ds18b20+0x44>
 800034c:	2301      	movs	r3, #1
 800034e:	e000      	b.n	8000352 <writebit_ds18b20+0x46>
 8000350:	2342      	movs	r3, #66	; 0x42
 8000352:	4618      	mov	r0, r3
 8000354:	f7ff ff46 	bl	80001e4 <delay>
	GPIOA->ODR |= GPIO_ODR_1;
 8000358:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800035c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000360:	695b      	ldr	r3, [r3, #20]
 8000362:	f043 0302 	orr.w	r3, r3, #2
 8000366:	6153      	str	r3, [r2, #20]
	delay(bit ? 66 : 1);
 8000368:	79fb      	ldrb	r3, [r7, #7]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <writebit_ds18b20+0x66>
 800036e:	2342      	movs	r3, #66	; 0x42
 8000370:	e000      	b.n	8000374 <writebit_ds18b20+0x68>
 8000372:	2301      	movs	r3, #1
 8000374:	4618      	mov	r0, r3
 8000376:	f7ff ff35 	bl	80001e4 <delay>

}
 800037a:	bf00      	nop
 800037c:	3708      	adds	r7, #8
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}

08000382 <writebyte_ds18b20>:

void writebyte_ds18b20 (uint8_t dt) {
 8000382:	b580      	push	{r7, lr}
 8000384:	b084      	sub	sp, #16
 8000386:	af00      	add	r7, sp, #0
 8000388:	4603      	mov	r3, r0
 800038a:	71fb      	strb	r3, [r7, #7]
	GPIOA->MODER &= ~GPIO_MODER_MODER1;
 800038c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000390:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	f023 030c 	bic.w	r3, r3, #12
 800039a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER1_0;
 800039c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	f043 0304 	orr.w	r3, r3, #4
 80003aa:	6013      	str	r3, [r2, #0]
	for (uint8_t i = 0; i < 8; i++) {
 80003ac:	2300      	movs	r3, #0
 80003ae:	73fb      	strb	r3, [r7, #15]
 80003b0:	e00d      	b.n	80003ce <writebyte_ds18b20+0x4c>
	    writebit_ds18b20(dt >> i & 1);
 80003b2:	79fa      	ldrb	r2, [r7, #7]
 80003b4:	7bfb      	ldrb	r3, [r7, #15]
 80003b6:	fa42 f303 	asr.w	r3, r2, r3
 80003ba:	b2db      	uxtb	r3, r3
 80003bc:	f003 0301 	and.w	r3, r3, #1
 80003c0:	b2db      	uxtb	r3, r3
 80003c2:	4618      	mov	r0, r3
 80003c4:	f7ff ffa2 	bl	800030c <writebit_ds18b20>
	for (uint8_t i = 0; i < 8; i++) {
 80003c8:	7bfb      	ldrb	r3, [r7, #15]
 80003ca:	3301      	adds	r3, #1
 80003cc:	73fb      	strb	r3, [r7, #15]
 80003ce:	7bfb      	ldrb	r3, [r7, #15]
 80003d0:	2b07      	cmp	r3, #7
 80003d2:	d9ee      	bls.n	80003b2 <writebyte_ds18b20+0x30>
	}
}
 80003d4:	bf00      	nop
 80003d6:	3710      	adds	r7, #16
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}

080003dc <ConvertT>:

void ConvertT() {
 80003dc:	b580      	push	{r7, lr}
 80003de:	af00      	add	r7, sp, #0
	reset_ds18b20();
 80003e0:	f7ff ff14 	bl	800020c <reset_ds18b20>
	writebyte_ds18b20(0xCC);
 80003e4:	20cc      	movs	r0, #204	; 0xcc
 80003e6:	f7ff ffcc 	bl	8000382 <writebyte_ds18b20>
	writebyte_ds18b20(0x44);
 80003ea:	2044      	movs	r0, #68	; 0x44
 80003ec:	f7ff ffc9 	bl	8000382 <writebyte_ds18b20>
	GPIOA->MODER &= ~GPIO_MODER_MODER1_0;
 80003f0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003f4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	f023 0304 	bic.w	r3, r3, #4
 80003fe:	6013      	str	r3, [r2, #0]
	delay(800);
 8000400:	f44f 7048 	mov.w	r0, #800	; 0x320
 8000404:	f7ff feee 	bl	80001e4 <delay>
}
 8000408:	bf00      	nop
 800040a:	bd80      	pop	{r7, pc}

0800040c <ReadScratchpad>:

void ReadScratchpad(uint8_t *Data) {
 800040c:	b590      	push	{r4, r7, lr}
 800040e:	b085      	sub	sp, #20
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
	reset_ds18b20();
 8000414:	f7ff fefa 	bl	800020c <reset_ds18b20>
	writebyte_ds18b20(0xCC);
 8000418:	20cc      	movs	r0, #204	; 0xcc
 800041a:	f7ff ffb2 	bl	8000382 <writebyte_ds18b20>
	readbyte_ds18b20(0xBE);
 800041e:	20be      	movs	r0, #190	; 0xbe
 8000420:	f7ff ff56 	bl	80002d0 <readbyte_ds18b20>
	for (int i = 0; i <= 7; i++) {
 8000424:	2300      	movs	r3, #0
 8000426:	60fb      	str	r3, [r7, #12]
 8000428:	e009      	b.n	800043e <ReadScratchpad+0x32>
		Data[i] = readbyte_ds18b20();
 800042a:	68fb      	ldr	r3, [r7, #12]
 800042c:	687a      	ldr	r2, [r7, #4]
 800042e:	18d4      	adds	r4, r2, r3
 8000430:	f7ff ff4e 	bl	80002d0 <readbyte_ds18b20>
 8000434:	4603      	mov	r3, r0
 8000436:	7023      	strb	r3, [r4, #0]
	for (int i = 0; i <= 7; i++) {
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	3301      	adds	r3, #1
 800043c:	60fb      	str	r3, [r7, #12]
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	2b07      	cmp	r3, #7
 8000442:	ddf2      	ble.n	800042a <ReadScratchpad+0x1e>
	}
}
 8000444:	bf00      	nop
 8000446:	3714      	adds	r7, #20
 8000448:	46bd      	mov	sp, r7
 800044a:	bd90      	pop	{r4, r7, pc}

0800044c <convert_ds18b20>:

float convert_ds18b20(uint16_t dt) {
 800044c:	b480      	push	{r7}
 800044e:	b085      	sub	sp, #20
 8000450:	af00      	add	r7, sp, #0
 8000452:	4603      	mov	r3, r0
 8000454:	80fb      	strh	r3, [r7, #6]
  float t;
  t = (float) (dt>>4); //отборосим знаковые и дробные биты
 8000456:	88fb      	ldrh	r3, [r7, #6]
 8000458:	091b      	lsrs	r3, r3, #4
 800045a:	b29b      	uxth	r3, r3
 800045c:	ee07 3a90 	vmov	s15, r3
 8000460:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000464:	edc7 7a03 	vstr	s15, [r7, #12]
  //Прибавим дробную часть
  t += (float)(dt&0x000F) / 16.0f;
 8000468:	88fb      	ldrh	r3, [r7, #6]
 800046a:	f003 030f 	and.w	r3, r3, #15
 800046e:	ee07 3a90 	vmov	s15, r3
 8000472:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000476:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800047a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800047e:	ed97 7a03 	vldr	s14, [r7, #12]
 8000482:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000486:	edc7 7a03 	vstr	s15, [r7, #12]
  return t;
 800048a:	68fb      	ldr	r3, [r7, #12]
 800048c:	ee07 3a90 	vmov	s15, r3
}
 8000490:	eeb0 0a67 	vmov.f32	s0, s15
 8000494:	3714      	adds	r7, #20
 8000496:	46bd      	mov	sp, r7
 8000498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049c:	4770      	bx	lr
	...

080004a0 <gpioa_init>:
#include "main.h"
#include "stdint.h"
#include "stdio.h"


void gpioa_init(){
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
	 RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 80004a4:	4a09      	ldr	r2, [pc, #36]	; (80004cc <gpioa_init+0x2c>)
 80004a6:	4b09      	ldr	r3, [pc, #36]	; (80004cc <gpioa_init+0x2c>)
 80004a8:	695b      	ldr	r3, [r3, #20]
 80004aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004ae:	6153      	str	r3, [r2, #20]
	 GPIOA->MODER |= GPIO_MODER_MODER1_0;
 80004b0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004b4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	f043 0304 	orr.w	r3, r3, #4
 80004be:	6013      	str	r3, [r2, #0]
}
 80004c0:	bf00      	nop
 80004c2:	46bd      	mov	sp, r7
 80004c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop
 80004cc:	40021000 	.word	0x40021000

080004d0 <gptoe_init>:
void gptoe_init(){
 80004d0:	b480      	push	{r7}
 80004d2:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOEEN;
 80004d4:	4a05      	ldr	r2, [pc, #20]	; (80004ec <gptoe_init+0x1c>)
 80004d6:	4b05      	ldr	r3, [pc, #20]	; (80004ec <gptoe_init+0x1c>)
 80004d8:	695b      	ldr	r3, [r3, #20]
 80004da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80004de:	6153      	str	r3, [r2, #20]
}
 80004e0:	bf00      	nop
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	40021000 	.word	0x40021000

080004f0 <main>:

int main(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b086      	sub	sp, #24
 80004f4:	af00      	add	r7, sp, #0
gpioa_init();
 80004f6:	f7ff ffd3 	bl	80004a0 <gpioa_init>

gptoe_init();
 80004fa:	f7ff ffe9 	bl	80004d0 <gptoe_init>

uint16_t raw_temper;

float temp;

pwm_init_tim1();
 80004fe:	f000 f83d 	bl	800057c <pwm_init_tim1>

while(1){
	ConvertT();
 8000502:	f7ff ff6b 	bl	80003dc <ConvertT>

	ReadScratchpad(dt);
 8000506:	1d3b      	adds	r3, r7, #4
 8000508:	4618      	mov	r0, r3
 800050a:	f7ff ff7f 	bl	800040c <ReadScratchpad>

	raw_temper = ((uint16_t)dt[1]<<8)|dt[0];
 800050e:	797b      	ldrb	r3, [r7, #5]
 8000510:	021b      	lsls	r3, r3, #8
 8000512:	b21a      	sxth	r2, r3
 8000514:	793b      	ldrb	r3, [r7, #4]
 8000516:	b21b      	sxth	r3, r3
 8000518:	4313      	orrs	r3, r2
 800051a:	b21b      	sxth	r3, r3
 800051c:	82fb      	strh	r3, [r7, #22]

	temp = convert_ds18b20(raw_temper);
 800051e:	8afb      	ldrh	r3, [r7, #22]
 8000520:	4618      	mov	r0, r3
 8000522:	f7ff ff93 	bl	800044c <convert_ds18b20>
 8000526:	ed87 0a04 	vstr	s0, [r7, #16]

	pwm_transform(temp);
 800052a:	ed97 0a04 	vldr	s0, [r7, #16]
 800052e:	f000 f85d 	bl	80005ec <pwm_transform>
	ConvertT();
 8000532:	e7e6      	b.n	8000502 <main+0x12>

08000534 <pwm_gpio_init>:
#include "pwm.h"


void pwm_gpio_init() {
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8000538:	4a0e      	ldr	r2, [pc, #56]	; (8000574 <pwm_gpio_init+0x40>)
 800053a:	4b0e      	ldr	r3, [pc, #56]	; (8000574 <pwm_gpio_init+0x40>)
 800053c:	699b      	ldr	r3, [r3, #24]
 800053e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000542:	6193      	str	r3, [r2, #24]
	GPIOE->MODER |= GPIO_MODER_MODER9_1;
 8000544:	4a0c      	ldr	r2, [pc, #48]	; (8000578 <pwm_gpio_init+0x44>)
 8000546:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <pwm_gpio_init+0x44>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800054e:	6013      	str	r3, [r2, #0]
	GPIOE->AFR[1] &= ~(0xF << (4 * 3));
 8000550:	4a09      	ldr	r2, [pc, #36]	; (8000578 <pwm_gpio_init+0x44>)
 8000552:	4b09      	ldr	r3, [pc, #36]	; (8000578 <pwm_gpio_init+0x44>)
 8000554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000556:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800055a:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOE->AFR[1] |=  (0x2 << (4 * 3));
 800055c:	4a06      	ldr	r2, [pc, #24]	; (8000578 <pwm_gpio_init+0x44>)
 800055e:	4b06      	ldr	r3, [pc, #24]	; (8000578 <pwm_gpio_init+0x44>)
 8000560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000562:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000566:	6253      	str	r3, [r2, #36]	; 0x24
}
 8000568:	bf00      	nop
 800056a:	46bd      	mov	sp, r7
 800056c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop
 8000574:	40021000 	.word	0x40021000
 8000578:	48001000 	.word	0x48001000

0800057c <pwm_init_tim1>:
    TIM2->CCER |= TIM_CCER_CC1E;

    TIM2->CR1 |= TIM_CR1_CEN;
}

void pwm_init_tim1() {
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
		pwm_gpio_init();
 8000580:	f7ff ffd8 	bl	8000534 <pwm_gpio_init>

		TIM1->CCMR1 &= ~TIM_CCMR1_CC1S;
 8000584:	4a18      	ldr	r2, [pc, #96]	; (80005e8 <pwm_init_tim1+0x6c>)
 8000586:	4b18      	ldr	r3, [pc, #96]	; (80005e8 <pwm_init_tim1+0x6c>)
 8000588:	699b      	ldr	r3, [r3, #24]
 800058a:	f023 0303 	bic.w	r3, r3, #3
 800058e:	6193      	str	r3, [r2, #24]

		TIM1->CCMR1 &= ~TIM_CCMR1_OC2M;
 8000590:	4a15      	ldr	r2, [pc, #84]	; (80005e8 <pwm_init_tim1+0x6c>)
 8000592:	4b15      	ldr	r3, [pc, #84]	; (80005e8 <pwm_init_tim1+0x6c>)
 8000594:	699b      	ldr	r3, [r3, #24]
 8000596:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800059a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800059e:	6193      	str	r3, [r2, #24]

		TIM1->CCMR1 |= TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2;
 80005a0:	4a11      	ldr	r2, [pc, #68]	; (80005e8 <pwm_init_tim1+0x6c>)
 80005a2:	4b11      	ldr	r3, [pc, #68]	; (80005e8 <pwm_init_tim1+0x6c>)
 80005a4:	699b      	ldr	r3, [r3, #24]
 80005a6:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 80005aa:	6193      	str	r3, [r2, #24]

		TIM1->CCER |= TIM_CCER_CC2E;
 80005ac:	4a0e      	ldr	r2, [pc, #56]	; (80005e8 <pwm_init_tim1+0x6c>)
 80005ae:	4b0e      	ldr	r3, [pc, #56]	; (80005e8 <pwm_init_tim1+0x6c>)
 80005b0:	6a1b      	ldr	r3, [r3, #32]
 80005b2:	f043 0310 	orr.w	r3, r3, #16
 80005b6:	6213      	str	r3, [r2, #32]

		TIM1->BDTR |= TIM_BDTR_MOE;
 80005b8:	4a0b      	ldr	r2, [pc, #44]	; (80005e8 <pwm_init_tim1+0x6c>)
 80005ba:	4b0b      	ldr	r3, [pc, #44]	; (80005e8 <pwm_init_tim1+0x6c>)
 80005bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80005c2:	6453      	str	r3, [r2, #68]	; 0x44

		TIM1->PSC = 7;
 80005c4:	4b08      	ldr	r3, [pc, #32]	; (80005e8 <pwm_init_tim1+0x6c>)
 80005c6:	2207      	movs	r2, #7
 80005c8:	629a      	str	r2, [r3, #40]	; 0x28

		TIM1->ARR = 999;
 80005ca:	4b07      	ldr	r3, [pc, #28]	; (80005e8 <pwm_init_tim1+0x6c>)
 80005cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80005d0:	62da      	str	r2, [r3, #44]	; 0x2c

		TIM1->CCR2 = 50;
 80005d2:	4b05      	ldr	r3, [pc, #20]	; (80005e8 <pwm_init_tim1+0x6c>)
 80005d4:	2232      	movs	r2, #50	; 0x32
 80005d6:	639a      	str	r2, [r3, #56]	; 0x38

		TIM1->CR1 |= TIM_CR1_CEN;
 80005d8:	4a03      	ldr	r2, [pc, #12]	; (80005e8 <pwm_init_tim1+0x6c>)
 80005da:	4b03      	ldr	r3, [pc, #12]	; (80005e8 <pwm_init_tim1+0x6c>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	f043 0301 	orr.w	r3, r3, #1
 80005e2:	6013      	str	r3, [r2, #0]
}
 80005e4:	bf00      	nop
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	40012c00 	.word	0x40012c00

080005ec <pwm_transform>:

void pwm_transform(float temp){
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	ed87 0a01 	vstr	s0, [r7, #4]

	TIM1->CCR2 = TIM1->ARR*(temp/40);
 80005f6:	4b1a      	ldr	r3, [pc, #104]	; (8000660 <pwm_transform+0x74>)
 80005f8:	4a19      	ldr	r2, [pc, #100]	; (8000660 <pwm_transform+0x74>)
 80005fa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80005fc:	ee07 2a90 	vmov	s15, r2
 8000600:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000604:	edd7 6a01 	vldr	s13, [r7, #4]
 8000608:	ed9f 6a16 	vldr	s12, [pc, #88]	; 8000664 <pwm_transform+0x78>
 800060c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000610:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000614:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000618:	ee17 2a90 	vmov	r2, s15
 800061c:	639a      	str	r2, [r3, #56]	; 0x38

	if(temp>40){
 800061e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000622:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8000664 <pwm_transform+0x78>
 8000626:	eef4 7ac7 	vcmpe.f32	s15, s14
 800062a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800062e:	dd03      	ble.n	8000638 <pwm_transform+0x4c>
		TIM1->CCR2=1000;
 8000630:	4b0b      	ldr	r3, [pc, #44]	; (8000660 <pwm_transform+0x74>)
 8000632:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000636:	639a      	str	r2, [r3, #56]	; 0x38
	}
	if(temp<10){
 8000638:	edd7 7a01 	vldr	s15, [r7, #4]
 800063c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000640:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000648:	d400      	bmi.n	800064c <pwm_transform+0x60>
			TIM1->CCR2=100;
	}
}
 800064a:	e002      	b.n	8000652 <pwm_transform+0x66>
			TIM1->CCR2=100;
 800064c:	4b04      	ldr	r3, [pc, #16]	; (8000660 <pwm_transform+0x74>)
 800064e:	2264      	movs	r2, #100	; 0x64
 8000650:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000652:	bf00      	nop
 8000654:	370c      	adds	r7, #12
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	40012c00 	.word	0x40012c00
 8000664:	42200000 	.word	0x42200000

08000668 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000668:	f8df d034 	ldr.w	sp, [pc, #52]	; 80006a0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800066c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800066e:	e003      	b.n	8000678 <LoopCopyDataInit>

08000670 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000670:	4b0c      	ldr	r3, [pc, #48]	; (80006a4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000672:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000674:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000676:	3104      	adds	r1, #4

08000678 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000678:	480b      	ldr	r0, [pc, #44]	; (80006a8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800067a:	4b0c      	ldr	r3, [pc, #48]	; (80006ac <LoopForever+0xe>)
	adds	r2, r0, r1
 800067c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800067e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000680:	d3f6      	bcc.n	8000670 <CopyDataInit>
	ldr	r2, =_sbss
 8000682:	4a0b      	ldr	r2, [pc, #44]	; (80006b0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000684:	e002      	b.n	800068c <LoopFillZerobss>

08000686 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000686:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000688:	f842 3b04 	str.w	r3, [r2], #4

0800068c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800068c:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <LoopForever+0x16>)
	cmp	r2, r3
 800068e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000690:	d3f9      	bcc.n	8000686 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000692:	f000 f841 	bl	8000718 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000696:	f000 f889 	bl	80007ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800069a:	f7ff ff29 	bl	80004f0 <main>

0800069e <LoopForever>:

LoopForever:
    b LoopForever
 800069e:	e7fe      	b.n	800069e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006a0:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 80006a4:	08000814 	.word	0x08000814
	ldr	r0, =_sdata
 80006a8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80006ac:	20000000 	.word	0x20000000
	ldr	r2, =_sbss
 80006b0:	20000000 	.word	0x20000000
	ldr	r3, = _ebss
 80006b4:	20000020 	.word	0x20000020

080006b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006b8:	e7fe      	b.n	80006b8 <ADC1_2_IRQHandler>

080006ba <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80006ba:	b480      	push	{r7}
 80006bc:	af00      	add	r7, sp, #0
}
 80006be:	bf00      	nop
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr

080006c8 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80006cc:	e7fe      	b.n	80006cc <HardFault_Handler+0x4>

080006ce <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80006ce:	b480      	push	{r7}
 80006d0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80006d2:	e7fe      	b.n	80006d2 <MemManage_Handler+0x4>

080006d4 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80006d8:	e7fe      	b.n	80006d8 <BusFault_Handler+0x4>

080006da <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80006da:	b480      	push	{r7}
 80006dc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80006de:	e7fe      	b.n	80006de <UsageFault_Handler+0x4>

080006e0 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
}
 80006e4:	bf00      	nop
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr

080006ee <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80006ee:	b480      	push	{r7}
 80006f0:	af00      	add	r7, sp, #0
}
 80006f2:	bf00      	nop
 80006f4:	46bd      	mov	sp, r7
 80006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fa:	4770      	bx	lr

080006fc <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
}
 8000700:	bf00      	nop
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr

0800070a <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800070a:	b580      	push	{r7, lr}
 800070c:	af00      	add	r7, sp, #0
  HAL_IncTick();
 800070e:	f7ff fd5b 	bl	80001c8 <HAL_IncTick>
}
 8000712:	bf00      	nop
 8000714:	bd80      	pop	{r7, pc}
	...

08000718 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800071c:	4a1f      	ldr	r2, [pc, #124]	; (800079c <SystemInit+0x84>)
 800071e:	4b1f      	ldr	r3, [pc, #124]	; (800079c <SystemInit+0x84>)
 8000720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000724:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000728:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800072c:	4a1c      	ldr	r2, [pc, #112]	; (80007a0 <SystemInit+0x88>)
 800072e:	4b1c      	ldr	r3, [pc, #112]	; (80007a0 <SystemInit+0x88>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	f043 0301 	orr.w	r3, r3, #1
 8000736:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8000738:	4919      	ldr	r1, [pc, #100]	; (80007a0 <SystemInit+0x88>)
 800073a:	4b19      	ldr	r3, [pc, #100]	; (80007a0 <SystemInit+0x88>)
 800073c:	685a      	ldr	r2, [r3, #4]
 800073e:	4b19      	ldr	r3, [pc, #100]	; (80007a4 <SystemInit+0x8c>)
 8000740:	4013      	ands	r3, r2
 8000742:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000744:	4a16      	ldr	r2, [pc, #88]	; (80007a0 <SystemInit+0x88>)
 8000746:	4b16      	ldr	r3, [pc, #88]	; (80007a0 <SystemInit+0x88>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800074e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000752:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000754:	4a12      	ldr	r2, [pc, #72]	; (80007a0 <SystemInit+0x88>)
 8000756:	4b12      	ldr	r3, [pc, #72]	; (80007a0 <SystemInit+0x88>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800075e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000760:	4a0f      	ldr	r2, [pc, #60]	; (80007a0 <SystemInit+0x88>)
 8000762:	4b0f      	ldr	r3, [pc, #60]	; (80007a0 <SystemInit+0x88>)
 8000764:	685b      	ldr	r3, [r3, #4]
 8000766:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800076a:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 800076c:	4a0c      	ldr	r2, [pc, #48]	; (80007a0 <SystemInit+0x88>)
 800076e:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <SystemInit+0x88>)
 8000770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000772:	f023 030f 	bic.w	r3, r3, #15
 8000776:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8000778:	4909      	ldr	r1, [pc, #36]	; (80007a0 <SystemInit+0x88>)
 800077a:	4b09      	ldr	r3, [pc, #36]	; (80007a0 <SystemInit+0x88>)
 800077c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800077e:	4b0a      	ldr	r3, [pc, #40]	; (80007a8 <SystemInit+0x90>)
 8000780:	4013      	ands	r3, r2
 8000782:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000784:	4b06      	ldr	r3, [pc, #24]	; (80007a0 <SystemInit+0x88>)
 8000786:	2200      	movs	r2, #0
 8000788:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800078a:	4b04      	ldr	r3, [pc, #16]	; (800079c <SystemInit+0x84>)
 800078c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000790:	609a      	str	r2, [r3, #8]
#endif
}
 8000792:	bf00      	nop
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr
 800079c:	e000ed00 	.word	0xe000ed00
 80007a0:	40021000 	.word	0x40021000
 80007a4:	f87fc00c 	.word	0xf87fc00c
 80007a8:	ff00fccc 	.word	0xff00fccc

080007ac <__libc_init_array>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	4e0d      	ldr	r6, [pc, #52]	; (80007e4 <__libc_init_array+0x38>)
 80007b0:	4c0d      	ldr	r4, [pc, #52]	; (80007e8 <__libc_init_array+0x3c>)
 80007b2:	1ba4      	subs	r4, r4, r6
 80007b4:	10a4      	asrs	r4, r4, #2
 80007b6:	2500      	movs	r5, #0
 80007b8:	42a5      	cmp	r5, r4
 80007ba:	d109      	bne.n	80007d0 <__libc_init_array+0x24>
 80007bc:	4e0b      	ldr	r6, [pc, #44]	; (80007ec <__libc_init_array+0x40>)
 80007be:	4c0c      	ldr	r4, [pc, #48]	; (80007f0 <__libc_init_array+0x44>)
 80007c0:	f000 f818 	bl	80007f4 <_init>
 80007c4:	1ba4      	subs	r4, r4, r6
 80007c6:	10a4      	asrs	r4, r4, #2
 80007c8:	2500      	movs	r5, #0
 80007ca:	42a5      	cmp	r5, r4
 80007cc:	d105      	bne.n	80007da <__libc_init_array+0x2e>
 80007ce:	bd70      	pop	{r4, r5, r6, pc}
 80007d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80007d4:	4798      	blx	r3
 80007d6:	3501      	adds	r5, #1
 80007d8:	e7ee      	b.n	80007b8 <__libc_init_array+0xc>
 80007da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80007de:	4798      	blx	r3
 80007e0:	3501      	adds	r5, #1
 80007e2:	e7f2      	b.n	80007ca <__libc_init_array+0x1e>
 80007e4:	0800080c 	.word	0x0800080c
 80007e8:	0800080c 	.word	0x0800080c
 80007ec:	0800080c 	.word	0x0800080c
 80007f0:	08000810 	.word	0x08000810

080007f4 <_init>:
 80007f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007f6:	bf00      	nop
 80007f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007fa:	bc08      	pop	{r3}
 80007fc:	469e      	mov	lr, r3
 80007fe:	4770      	bx	lr

08000800 <_fini>:
 8000800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000802:	bf00      	nop
 8000804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000806:	bc08      	pop	{r3}
 8000808:	469e      	mov	lr, r3
 800080a:	4770      	bx	lr
