
hal_adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e84  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003010  08003010  00004010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003050  08003050  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003050  08003050  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003050  08003050  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003050  08003050  00004050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003054  08003054  00004054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003058  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  2000000c  08003064  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000094  08003064  00005094  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000080e5  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001728  00000000  00000000  0000d121  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000888  00000000  00000000  0000e850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000657  00000000  00000000  0000f0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021950  00000000  00000000  0000f72f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000090c0  00000000  00000000  0003107f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d261a  00000000  00000000  0003a13f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010c759  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021ec  00000000  00000000  0010c79c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  0010e988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08002ff8 	.word	0x08002ff8

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	08002ff8 	.word	0x08002ff8

080001cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d0:	f000 f9db 	bl	800058a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d4:	f000 f81c 	bl	8000210 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d8:	f000 f8c4 	bl	8000364 <MX_GPIO_Init>
  MX_ADC1_Init();
 80001dc:	f000 f85e 	bl	800029c <MX_ADC1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start(&hadc1);
 80001e0:	4809      	ldr	r0, [pc, #36]	@ (8000208 <main+0x3c>)
 80001e2:	f000 fd75 	bl	8000cd0 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 20);
 80001e6:	2114      	movs	r1, #20
 80001e8:	4807      	ldr	r0, [pc, #28]	@ (8000208 <main+0x3c>)
 80001ea:	f000 fdd4 	bl	8000d96 <HAL_ADC_PollForConversion>
	  val = HAL_ADC_GetValue(&hadc1);
 80001ee:	4806      	ldr	r0, [pc, #24]	@ (8000208 <main+0x3c>)
 80001f0:	f000 fe60 	bl	8000eb4 <HAL_ADC_GetValue>
 80001f4:	4603      	mov	r3, r0
 80001f6:	b29a      	uxth	r2, r3
 80001f8:	4b04      	ldr	r3, [pc, #16]	@ (800020c <main+0x40>)
 80001fa:	801a      	strh	r2, [r3, #0]
	  HAL_Delay(50);
 80001fc:	2032      	movs	r0, #50	@ 0x32
 80001fe:	f000 fa39 	bl	8000674 <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 8000202:	bf00      	nop
 8000204:	e7ec      	b.n	80001e0 <main+0x14>
 8000206:	bf00      	nop
 8000208:	20000028 	.word	0x20000028
 800020c:	2000008c 	.word	0x2000008c

08000210 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b096      	sub	sp, #88	@ 0x58
 8000214:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000216:	f107 0314 	add.w	r3, r7, #20
 800021a:	2244      	movs	r2, #68	@ 0x44
 800021c:	2100      	movs	r1, #0
 800021e:	4618      	mov	r0, r3
 8000220:	f002 febe 	bl	8002fa0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000224:	463b      	mov	r3, r7
 8000226:	2200      	movs	r2, #0
 8000228:	601a      	str	r2, [r3, #0]
 800022a:	605a      	str	r2, [r3, #4]
 800022c:	609a      	str	r2, [r3, #8]
 800022e:	60da      	str	r2, [r3, #12]
 8000230:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000232:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000236:	f001 fd21 	bl	8001c7c <HAL_PWREx_ControlVoltageScaling>
 800023a:	4603      	mov	r3, r0
 800023c:	2b00      	cmp	r3, #0
 800023e:	d001      	beq.n	8000244 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000240:	f000 f8a8 	bl	8000394 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000244:	2310      	movs	r3, #16
 8000246:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000248:	2301      	movs	r3, #1
 800024a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800024c:	2300      	movs	r3, #0
 800024e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000250:	2360      	movs	r3, #96	@ 0x60
 8000252:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000254:	2300      	movs	r3, #0
 8000256:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000258:	f107 0314 	add.w	r3, r7, #20
 800025c:	4618      	mov	r0, r3
 800025e:	f001 fd63 	bl	8001d28 <HAL_RCC_OscConfig>
 8000262:	4603      	mov	r3, r0
 8000264:	2b00      	cmp	r3, #0
 8000266:	d001      	beq.n	800026c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000268:	f000 f894 	bl	8000394 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800026c:	230f      	movs	r3, #15
 800026e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000270:	2300      	movs	r3, #0
 8000272:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000274:	2300      	movs	r3, #0
 8000276:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000278:	2300      	movs	r3, #0
 800027a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800027c:	2300      	movs	r3, #0
 800027e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000280:	463b      	mov	r3, r7
 8000282:	2100      	movs	r1, #0
 8000284:	4618      	mov	r0, r3
 8000286:	f002 f963 	bl	8002550 <HAL_RCC_ClockConfig>
 800028a:	4603      	mov	r3, r0
 800028c:	2b00      	cmp	r3, #0
 800028e:	d001      	beq.n	8000294 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000290:	f000 f880 	bl	8000394 <Error_Handler>
  }
}
 8000294:	bf00      	nop
 8000296:	3758      	adds	r7, #88	@ 0x58
 8000298:	46bd      	mov	sp, r7
 800029a:	bd80      	pop	{r7, pc}

0800029c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b086      	sub	sp, #24
 80002a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002a2:	463b      	mov	r3, r7
 80002a4:	2200      	movs	r2, #0
 80002a6:	601a      	str	r2, [r3, #0]
 80002a8:	605a      	str	r2, [r3, #4]
 80002aa:	609a      	str	r2, [r3, #8]
 80002ac:	60da      	str	r2, [r3, #12]
 80002ae:	611a      	str	r2, [r3, #16]
 80002b0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80002b2:	4b29      	ldr	r3, [pc, #164]	@ (8000358 <MX_ADC1_Init+0xbc>)
 80002b4:	4a29      	ldr	r2, [pc, #164]	@ (800035c <MX_ADC1_Init+0xc0>)
 80002b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80002b8:	4b27      	ldr	r3, [pc, #156]	@ (8000358 <MX_ADC1_Init+0xbc>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80002be:	4b26      	ldr	r3, [pc, #152]	@ (8000358 <MX_ADC1_Init+0xbc>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002c4:	4b24      	ldr	r3, [pc, #144]	@ (8000358 <MX_ADC1_Init+0xbc>)
 80002c6:	2200      	movs	r2, #0
 80002c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002ca:	4b23      	ldr	r3, [pc, #140]	@ (8000358 <MX_ADC1_Init+0xbc>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80002d0:	4b21      	ldr	r3, [pc, #132]	@ (8000358 <MX_ADC1_Init+0xbc>)
 80002d2:	2204      	movs	r2, #4
 80002d4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80002d6:	4b20      	ldr	r3, [pc, #128]	@ (8000358 <MX_ADC1_Init+0xbc>)
 80002d8:	2200      	movs	r2, #0
 80002da:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80002dc:	4b1e      	ldr	r3, [pc, #120]	@ (8000358 <MX_ADC1_Init+0xbc>)
 80002de:	2200      	movs	r2, #0
 80002e0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80002e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000358 <MX_ADC1_Init+0xbc>)
 80002e4:	2201      	movs	r2, #1
 80002e6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000358 <MX_ADC1_Init+0xbc>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002f0:	4b19      	ldr	r3, [pc, #100]	@ (8000358 <MX_ADC1_Init+0xbc>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80002f6:	4b18      	ldr	r3, [pc, #96]	@ (8000358 <MX_ADC1_Init+0xbc>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80002fc:	4b16      	ldr	r3, [pc, #88]	@ (8000358 <MX_ADC1_Init+0xbc>)
 80002fe:	2200      	movs	r2, #0
 8000300:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000304:	4b14      	ldr	r3, [pc, #80]	@ (8000358 <MX_ADC1_Init+0xbc>)
 8000306:	2200      	movs	r2, #0
 8000308:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800030a:	4b13      	ldr	r3, [pc, #76]	@ (8000358 <MX_ADC1_Init+0xbc>)
 800030c:	2200      	movs	r2, #0
 800030e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000312:	4811      	ldr	r0, [pc, #68]	@ (8000358 <MX_ADC1_Init+0xbc>)
 8000314:	f000 fb9a 	bl	8000a4c <HAL_ADC_Init>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d001      	beq.n	8000322 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800031e:	f000 f839 	bl	8000394 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000322:	4b0f      	ldr	r3, [pc, #60]	@ (8000360 <MX_ADC1_Init+0xc4>)
 8000324:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000326:	2306      	movs	r3, #6
 8000328:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800032a:	2300      	movs	r3, #0
 800032c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800032e:	237f      	movs	r3, #127	@ 0x7f
 8000330:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000332:	2304      	movs	r3, #4
 8000334:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000336:	2300      	movs	r3, #0
 8000338:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800033a:	463b      	mov	r3, r7
 800033c:	4619      	mov	r1, r3
 800033e:	4806      	ldr	r0, [pc, #24]	@ (8000358 <MX_ADC1_Init+0xbc>)
 8000340:	f000 fdc6 	bl	8000ed0 <HAL_ADC_ConfigChannel>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800034a:	f000 f823 	bl	8000394 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800034e:	bf00      	nop
 8000350:	3718      	adds	r7, #24
 8000352:	46bd      	mov	sp, r7
 8000354:	bd80      	pop	{r7, pc}
 8000356:	bf00      	nop
 8000358:	20000028 	.word	0x20000028
 800035c:	50040000 	.word	0x50040000
 8000360:	04300002 	.word	0x04300002

08000364 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000364:	b480      	push	{r7}
 8000366:	b083      	sub	sp, #12
 8000368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800036a:	4b09      	ldr	r3, [pc, #36]	@ (8000390 <MX_GPIO_Init+0x2c>)
 800036c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800036e:	4a08      	ldr	r2, [pc, #32]	@ (8000390 <MX_GPIO_Init+0x2c>)
 8000370:	f043 0304 	orr.w	r3, r3, #4
 8000374:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000376:	4b06      	ldr	r3, [pc, #24]	@ (8000390 <MX_GPIO_Init+0x2c>)
 8000378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800037a:	f003 0304 	and.w	r3, r3, #4
 800037e:	607b      	str	r3, [r7, #4]
 8000380:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000382:	bf00      	nop
 8000384:	370c      	adds	r7, #12
 8000386:	46bd      	mov	sp, r7
 8000388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop
 8000390:	40021000 	.word	0x40021000

08000394 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000398:	b672      	cpsid	i
}
 800039a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800039c:	bf00      	nop
 800039e:	e7fd      	b.n	800039c <Error_Handler+0x8>

080003a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	b083      	sub	sp, #12
 80003a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003a6:	4b0f      	ldr	r3, [pc, #60]	@ (80003e4 <HAL_MspInit+0x44>)
 80003a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80003aa:	4a0e      	ldr	r2, [pc, #56]	@ (80003e4 <HAL_MspInit+0x44>)
 80003ac:	f043 0301 	orr.w	r3, r3, #1
 80003b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80003b2:	4b0c      	ldr	r3, [pc, #48]	@ (80003e4 <HAL_MspInit+0x44>)
 80003b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80003b6:	f003 0301 	and.w	r3, r3, #1
 80003ba:	607b      	str	r3, [r7, #4]
 80003bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003be:	4b09      	ldr	r3, [pc, #36]	@ (80003e4 <HAL_MspInit+0x44>)
 80003c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003c2:	4a08      	ldr	r2, [pc, #32]	@ (80003e4 <HAL_MspInit+0x44>)
 80003c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80003ca:	4b06      	ldr	r3, [pc, #24]	@ (80003e4 <HAL_MspInit+0x44>)
 80003cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003d2:	603b      	str	r3, [r7, #0]
 80003d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003d6:	bf00      	nop
 80003d8:	370c      	adds	r7, #12
 80003da:	46bd      	mov	sp, r7
 80003dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e0:	4770      	bx	lr
 80003e2:	bf00      	nop
 80003e4:	40021000 	.word	0x40021000

080003e8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b0a2      	sub	sp, #136	@ 0x88
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80003f4:	2200      	movs	r2, #0
 80003f6:	601a      	str	r2, [r3, #0]
 80003f8:	605a      	str	r2, [r3, #4]
 80003fa:	609a      	str	r2, [r3, #8]
 80003fc:	60da      	str	r2, [r3, #12]
 80003fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000400:	f107 0314 	add.w	r3, r7, #20
 8000404:	2260      	movs	r2, #96	@ 0x60
 8000406:	2100      	movs	r1, #0
 8000408:	4618      	mov	r0, r3
 800040a:	f002 fdc9 	bl	8002fa0 <memset>
  if(hadc->Instance==ADC1)
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	4a25      	ldr	r2, [pc, #148]	@ (80004a8 <HAL_ADC_MspInit+0xc0>)
 8000414:	4293      	cmp	r3, r2
 8000416:	d142      	bne.n	800049e <HAL_ADC_MspInit+0xb6>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000418:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800041c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800041e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000422:	66bb      	str	r3, [r7, #104]	@ 0x68
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000424:	2301      	movs	r3, #1
 8000426:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000428:	2301      	movs	r3, #1
 800042a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 800042c:	2310      	movs	r3, #16
 800042e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000430:	2307      	movs	r3, #7
 8000432:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000434:	2302      	movs	r3, #2
 8000436:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000438:	2302      	movs	r3, #2
 800043a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800043c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000440:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000442:	f107 0314 	add.w	r3, r7, #20
 8000446:	4618      	mov	r0, r3
 8000448:	f002 fa6e 	bl	8002928 <HAL_RCCEx_PeriphCLKConfig>
 800044c:	4603      	mov	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d001      	beq.n	8000456 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8000452:	f7ff ff9f 	bl	8000394 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000456:	4b15      	ldr	r3, [pc, #84]	@ (80004ac <HAL_ADC_MspInit+0xc4>)
 8000458:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800045a:	4a14      	ldr	r2, [pc, #80]	@ (80004ac <HAL_ADC_MspInit+0xc4>)
 800045c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000460:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000462:	4b12      	ldr	r3, [pc, #72]	@ (80004ac <HAL_ADC_MspInit+0xc4>)
 8000464:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000466:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800046a:	613b      	str	r3, [r7, #16]
 800046c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800046e:	4b0f      	ldr	r3, [pc, #60]	@ (80004ac <HAL_ADC_MspInit+0xc4>)
 8000470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000472:	4a0e      	ldr	r2, [pc, #56]	@ (80004ac <HAL_ADC_MspInit+0xc4>)
 8000474:	f043 0304 	orr.w	r3, r3, #4
 8000478:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800047a:	4b0c      	ldr	r3, [pc, #48]	@ (80004ac <HAL_ADC_MspInit+0xc4>)
 800047c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800047e:	f003 0304 	and.w	r3, r3, #4
 8000482:	60fb      	str	r3, [r7, #12]
 8000484:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000486:	2301      	movs	r3, #1
 8000488:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800048a:	230b      	movs	r3, #11
 800048c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800048e:	2300      	movs	r3, #0
 8000490:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000492:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000496:	4619      	mov	r1, r3
 8000498:	4805      	ldr	r0, [pc, #20]	@ (80004b0 <HAL_ADC_MspInit+0xc8>)
 800049a:	f001 fa67 	bl	800196c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800049e:	bf00      	nop
 80004a0:	3788      	adds	r7, #136	@ 0x88
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	50040000 	.word	0x50040000
 80004ac:	40021000 	.word	0x40021000
 80004b0:	48000800 	.word	0x48000800

080004b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004b8:	bf00      	nop
 80004ba:	e7fd      	b.n	80004b8 <NMI_Handler+0x4>

080004bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004c0:	bf00      	nop
 80004c2:	e7fd      	b.n	80004c0 <HardFault_Handler+0x4>

080004c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004c8:	bf00      	nop
 80004ca:	e7fd      	b.n	80004c8 <MemManage_Handler+0x4>

080004cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004d0:	bf00      	nop
 80004d2:	e7fd      	b.n	80004d0 <BusFault_Handler+0x4>

080004d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004d8:	bf00      	nop
 80004da:	e7fd      	b.n	80004d8 <UsageFault_Handler+0x4>

080004dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004e0:	bf00      	nop
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr

080004ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004ea:	b480      	push	{r7}
 80004ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004ee:	bf00      	nop
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr

080004f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004fc:	bf00      	nop
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr

08000506 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000506:	b580      	push	{r7, lr}
 8000508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800050a:	f000 f893 	bl	8000634 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800050e:	bf00      	nop
 8000510:	bd80      	pop	{r7, pc}
	...

08000514 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000518:	4b06      	ldr	r3, [pc, #24]	@ (8000534 <SystemInit+0x20>)
 800051a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800051e:	4a05      	ldr	r2, [pc, #20]	@ (8000534 <SystemInit+0x20>)
 8000520:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000524:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000528:	bf00      	nop
 800052a:	46bd      	mov	sp, r7
 800052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	e000ed00 	.word	0xe000ed00

08000538 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000538:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000570 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800053c:	f7ff ffea 	bl	8000514 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000540:	480c      	ldr	r0, [pc, #48]	@ (8000574 <LoopForever+0x6>)
  ldr r1, =_edata
 8000542:	490d      	ldr	r1, [pc, #52]	@ (8000578 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000544:	4a0d      	ldr	r2, [pc, #52]	@ (800057c <LoopForever+0xe>)
  movs r3, #0
 8000546:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000548:	e002      	b.n	8000550 <LoopCopyDataInit>

0800054a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800054a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800054c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800054e:	3304      	adds	r3, #4

08000550 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000550:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000552:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000554:	d3f9      	bcc.n	800054a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000556:	4a0a      	ldr	r2, [pc, #40]	@ (8000580 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000558:	4c0a      	ldr	r4, [pc, #40]	@ (8000584 <LoopForever+0x16>)
  movs r3, #0
 800055a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800055c:	e001      	b.n	8000562 <LoopFillZerobss>

0800055e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800055e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000560:	3204      	adds	r2, #4

08000562 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000562:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000564:	d3fb      	bcc.n	800055e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000566:	f002 fd23 	bl	8002fb0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800056a:	f7ff fe2f 	bl	80001cc <main>

0800056e <LoopForever>:

LoopForever:
    b LoopForever
 800056e:	e7fe      	b.n	800056e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000570:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8000574:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000578:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800057c:	08003058 	.word	0x08003058
  ldr r2, =_sbss
 8000580:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000584:	20000094 	.word	0x20000094

08000588 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000588:	e7fe      	b.n	8000588 <ADC1_IRQHandler>

0800058a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800058a:	b580      	push	{r7, lr}
 800058c:	b082      	sub	sp, #8
 800058e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000590:	2300      	movs	r3, #0
 8000592:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000594:	2003      	movs	r0, #3
 8000596:	f001 f9b5 	bl	8001904 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800059a:	200f      	movs	r0, #15
 800059c:	f000 f80e 	bl	80005bc <HAL_InitTick>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d002      	beq.n	80005ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80005a6:	2301      	movs	r3, #1
 80005a8:	71fb      	strb	r3, [r7, #7]
 80005aa:	e001      	b.n	80005b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80005ac:	f7ff fef8 	bl	80003a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005b0:	79fb      	ldrb	r3, [r7, #7]
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	3708      	adds	r7, #8
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
	...

080005bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005c4:	2300      	movs	r3, #0
 80005c6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80005c8:	4b17      	ldr	r3, [pc, #92]	@ (8000628 <HAL_InitTick+0x6c>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d023      	beq.n	8000618 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80005d0:	4b16      	ldr	r3, [pc, #88]	@ (800062c <HAL_InitTick+0x70>)
 80005d2:	681a      	ldr	r2, [r3, #0]
 80005d4:	4b14      	ldr	r3, [pc, #80]	@ (8000628 <HAL_InitTick+0x6c>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	4619      	mov	r1, r3
 80005da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005de:	fbb3 f3f1 	udiv	r3, r3, r1
 80005e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80005e6:	4618      	mov	r0, r3
 80005e8:	f001 f9b3 	bl	8001952 <HAL_SYSTICK_Config>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d10f      	bne.n	8000612 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	2b0f      	cmp	r3, #15
 80005f6:	d809      	bhi.n	800060c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005f8:	2200      	movs	r2, #0
 80005fa:	6879      	ldr	r1, [r7, #4]
 80005fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000600:	f001 f98b 	bl	800191a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000604:	4a0a      	ldr	r2, [pc, #40]	@ (8000630 <HAL_InitTick+0x74>)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	6013      	str	r3, [r2, #0]
 800060a:	e007      	b.n	800061c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800060c:	2301      	movs	r3, #1
 800060e:	73fb      	strb	r3, [r7, #15]
 8000610:	e004      	b.n	800061c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000612:	2301      	movs	r3, #1
 8000614:	73fb      	strb	r3, [r7, #15]
 8000616:	e001      	b.n	800061c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000618:	2301      	movs	r3, #1
 800061a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800061c:	7bfb      	ldrb	r3, [r7, #15]
}
 800061e:	4618      	mov	r0, r3
 8000620:	3710      	adds	r7, #16
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	20000008 	.word	0x20000008
 800062c:	20000000 	.word	0x20000000
 8000630:	20000004 	.word	0x20000004

08000634 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000638:	4b06      	ldr	r3, [pc, #24]	@ (8000654 <HAL_IncTick+0x20>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	461a      	mov	r2, r3
 800063e:	4b06      	ldr	r3, [pc, #24]	@ (8000658 <HAL_IncTick+0x24>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4413      	add	r3, r2
 8000644:	4a04      	ldr	r2, [pc, #16]	@ (8000658 <HAL_IncTick+0x24>)
 8000646:	6013      	str	r3, [r2, #0]
}
 8000648:	bf00      	nop
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	20000008 	.word	0x20000008
 8000658:	20000090 	.word	0x20000090

0800065c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  return uwTick;
 8000660:	4b03      	ldr	r3, [pc, #12]	@ (8000670 <HAL_GetTick+0x14>)
 8000662:	681b      	ldr	r3, [r3, #0]
}
 8000664:	4618      	mov	r0, r3
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	20000090 	.word	0x20000090

08000674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800067c:	f7ff ffee 	bl	800065c <HAL_GetTick>
 8000680:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800068c:	d005      	beq.n	800069a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800068e:	4b0a      	ldr	r3, [pc, #40]	@ (80006b8 <HAL_Delay+0x44>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	461a      	mov	r2, r3
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	4413      	add	r3, r2
 8000698:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800069a:	bf00      	nop
 800069c:	f7ff ffde 	bl	800065c <HAL_GetTick>
 80006a0:	4602      	mov	r2, r0
 80006a2:	68bb      	ldr	r3, [r7, #8]
 80006a4:	1ad3      	subs	r3, r2, r3
 80006a6:	68fa      	ldr	r2, [r7, #12]
 80006a8:	429a      	cmp	r2, r3
 80006aa:	d8f7      	bhi.n	800069c <HAL_Delay+0x28>
  {
  }
}
 80006ac:	bf00      	nop
 80006ae:	bf00      	nop
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	20000008 	.word	0x20000008

080006bc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	689b      	ldr	r3, [r3, #8]
 80006ca:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80006ce:	683b      	ldr	r3, [r7, #0]
 80006d0:	431a      	orrs	r2, r3
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	609a      	str	r2, [r3, #8]
}
 80006d6:	bf00      	nop
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr

080006e2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80006e2:	b480      	push	{r7}
 80006e4:	b083      	sub	sp, #12
 80006e6:	af00      	add	r7, sp, #0
 80006e8:	6078      	str	r0, [r7, #4]
 80006ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	689b      	ldr	r3, [r3, #8]
 80006f0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	431a      	orrs	r2, r3
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	609a      	str	r2, [r3, #8]
}
 80006fc:	bf00      	nop
 80006fe:	370c      	adds	r7, #12
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr

08000708 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	689b      	ldr	r3, [r3, #8]
 8000714:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000718:	4618      	mov	r0, r3
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr

08000724 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000724:	b480      	push	{r7}
 8000726:	b087      	sub	sp, #28
 8000728:	af00      	add	r7, sp, #0
 800072a:	60f8      	str	r0, [r7, #12]
 800072c:	60b9      	str	r1, [r7, #8]
 800072e:	607a      	str	r2, [r7, #4]
 8000730:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	3360      	adds	r3, #96	@ 0x60
 8000736:	461a      	mov	r2, r3
 8000738:	68bb      	ldr	r3, [r7, #8]
 800073a:	009b      	lsls	r3, r3, #2
 800073c:	4413      	add	r3, r2
 800073e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000740:	697b      	ldr	r3, [r7, #20]
 8000742:	681a      	ldr	r2, [r3, #0]
 8000744:	4b08      	ldr	r3, [pc, #32]	@ (8000768 <LL_ADC_SetOffset+0x44>)
 8000746:	4013      	ands	r3, r2
 8000748:	687a      	ldr	r2, [r7, #4]
 800074a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800074e:	683a      	ldr	r2, [r7, #0]
 8000750:	430a      	orrs	r2, r1
 8000752:	4313      	orrs	r3, r2
 8000754:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000758:	697b      	ldr	r3, [r7, #20]
 800075a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800075c:	bf00      	nop
 800075e:	371c      	adds	r7, #28
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr
 8000768:	03fff000 	.word	0x03fff000

0800076c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800076c:	b480      	push	{r7}
 800076e:	b085      	sub	sp, #20
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	3360      	adds	r3, #96	@ 0x60
 800077a:	461a      	mov	r2, r3
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	009b      	lsls	r3, r3, #2
 8000780:	4413      	add	r3, r2
 8000782:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800078c:	4618      	mov	r0, r3
 800078e:	3714      	adds	r7, #20
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr

08000798 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000798:	b480      	push	{r7}
 800079a:	b087      	sub	sp, #28
 800079c:	af00      	add	r7, sp, #0
 800079e:	60f8      	str	r0, [r7, #12]
 80007a0:	60b9      	str	r1, [r7, #8]
 80007a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	3360      	adds	r3, #96	@ 0x60
 80007a8:	461a      	mov	r2, r3
 80007aa:	68bb      	ldr	r3, [r7, #8]
 80007ac:	009b      	lsls	r3, r3, #2
 80007ae:	4413      	add	r3, r2
 80007b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80007b2:	697b      	ldr	r3, [r7, #20]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	431a      	orrs	r2, r3
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80007c2:	bf00      	nop
 80007c4:	371c      	adds	r7, #28
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr

080007ce <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80007ce:	b480      	push	{r7}
 80007d0:	b083      	sub	sp, #12
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	68db      	ldr	r3, [r3, #12]
 80007da:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d101      	bne.n	80007e6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80007e2:	2301      	movs	r3, #1
 80007e4:	e000      	b.n	80007e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80007e6:	2300      	movs	r3, #0
}
 80007e8:	4618      	mov	r0, r3
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr

080007f4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b087      	sub	sp, #28
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	60f8      	str	r0, [r7, #12]
 80007fc:	60b9      	str	r1, [r7, #8]
 80007fe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	3330      	adds	r3, #48	@ 0x30
 8000804:	461a      	mov	r2, r3
 8000806:	68bb      	ldr	r3, [r7, #8]
 8000808:	0a1b      	lsrs	r3, r3, #8
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	f003 030c 	and.w	r3, r3, #12
 8000810:	4413      	add	r3, r2
 8000812:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	681a      	ldr	r2, [r3, #0]
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	f003 031f 	and.w	r3, r3, #31
 800081e:	211f      	movs	r1, #31
 8000820:	fa01 f303 	lsl.w	r3, r1, r3
 8000824:	43db      	mvns	r3, r3
 8000826:	401a      	ands	r2, r3
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	0e9b      	lsrs	r3, r3, #26
 800082c:	f003 011f 	and.w	r1, r3, #31
 8000830:	68bb      	ldr	r3, [r7, #8]
 8000832:	f003 031f 	and.w	r3, r3, #31
 8000836:	fa01 f303 	lsl.w	r3, r1, r3
 800083a:	431a      	orrs	r2, r3
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000840:	bf00      	nop
 8000842:	371c      	adds	r7, #28
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr

0800084c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800084c:	b480      	push	{r7}
 800084e:	b087      	sub	sp, #28
 8000850:	af00      	add	r7, sp, #0
 8000852:	60f8      	str	r0, [r7, #12]
 8000854:	60b9      	str	r1, [r7, #8]
 8000856:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	3314      	adds	r3, #20
 800085c:	461a      	mov	r2, r3
 800085e:	68bb      	ldr	r3, [r7, #8]
 8000860:	0e5b      	lsrs	r3, r3, #25
 8000862:	009b      	lsls	r3, r3, #2
 8000864:	f003 0304 	and.w	r3, r3, #4
 8000868:	4413      	add	r3, r2
 800086a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	0d1b      	lsrs	r3, r3, #20
 8000874:	f003 031f 	and.w	r3, r3, #31
 8000878:	2107      	movs	r1, #7
 800087a:	fa01 f303 	lsl.w	r3, r1, r3
 800087e:	43db      	mvns	r3, r3
 8000880:	401a      	ands	r2, r3
 8000882:	68bb      	ldr	r3, [r7, #8]
 8000884:	0d1b      	lsrs	r3, r3, #20
 8000886:	f003 031f 	and.w	r3, r3, #31
 800088a:	6879      	ldr	r1, [r7, #4]
 800088c:	fa01 f303 	lsl.w	r3, r1, r3
 8000890:	431a      	orrs	r2, r3
 8000892:	697b      	ldr	r3, [r7, #20]
 8000894:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000896:	bf00      	nop
 8000898:	371c      	adds	r7, #28
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr
	...

080008a4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b085      	sub	sp, #20
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	60f8      	str	r0, [r7, #12]
 80008ac:	60b9      	str	r1, [r7, #8]
 80008ae:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80008b6:	68bb      	ldr	r3, [r7, #8]
 80008b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80008bc:	43db      	mvns	r3, r3
 80008be:	401a      	ands	r2, r3
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	f003 0318 	and.w	r3, r3, #24
 80008c6:	4908      	ldr	r1, [pc, #32]	@ (80008e8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80008c8:	40d9      	lsrs	r1, r3
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	400b      	ands	r3, r1
 80008ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80008d2:	431a      	orrs	r2, r3
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80008da:	bf00      	nop
 80008dc:	3714      	adds	r7, #20
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	0007ffff 	.word	0x0007ffff

080008ec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	689b      	ldr	r3, [r3, #8]
 80008f8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80008fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000900:	687a      	ldr	r2, [r7, #4]
 8000902:	6093      	str	r3, [r2, #8]
}
 8000904:	bf00      	nop
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr

08000910 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000910:	b480      	push	{r7}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	689b      	ldr	r3, [r3, #8]
 800091c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000920:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000924:	d101      	bne.n	800092a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000926:	2301      	movs	r3, #1
 8000928:	e000      	b.n	800092c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800092a:	2300      	movs	r3, #0
}
 800092c:	4618      	mov	r0, r3
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr

08000938 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	689b      	ldr	r3, [r3, #8]
 8000944:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8000948:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800094c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000954:	bf00      	nop
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	689b      	ldr	r3, [r3, #8]
 800096c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000970:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000974:	d101      	bne.n	800097a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000976:	2301      	movs	r3, #1
 8000978:	e000      	b.n	800097c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800097a:	2300      	movs	r3, #0
}
 800097c:	4618      	mov	r0, r3
 800097e:	370c      	adds	r7, #12
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr

08000988 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000988:	b480      	push	{r7}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	689b      	ldr	r3, [r3, #8]
 8000994:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000998:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800099c:	f043 0201 	orr.w	r2, r3, #1
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	689b      	ldr	r3, [r3, #8]
 80009bc:	f003 0301 	and.w	r3, r3, #1
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d101      	bne.n	80009c8 <LL_ADC_IsEnabled+0x18>
 80009c4:	2301      	movs	r3, #1
 80009c6:	e000      	b.n	80009ca <LL_ADC_IsEnabled+0x1a>
 80009c8:	2300      	movs	r3, #0
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	370c      	adds	r7, #12
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr

080009d6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80009d6:	b480      	push	{r7}
 80009d8:	b083      	sub	sp, #12
 80009da:	af00      	add	r7, sp, #0
 80009dc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	689b      	ldr	r3, [r3, #8]
 80009e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80009e6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80009ea:	f043 0204 	orr.w	r2, r3, #4
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80009f2:	bf00      	nop
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr

080009fe <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80009fe:	b480      	push	{r7}
 8000a00:	b083      	sub	sp, #12
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	689b      	ldr	r3, [r3, #8]
 8000a0a:	f003 0304 	and.w	r3, r3, #4
 8000a0e:	2b04      	cmp	r3, #4
 8000a10:	d101      	bne.n	8000a16 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000a12:	2301      	movs	r3, #1
 8000a14:	e000      	b.n	8000a18 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000a16:	2300      	movs	r3, #0
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr

08000a24 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	689b      	ldr	r3, [r3, #8]
 8000a30:	f003 0308 	and.w	r3, r3, #8
 8000a34:	2b08      	cmp	r3, #8
 8000a36:	d101      	bne.n	8000a3c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000a38:	2301      	movs	r3, #1
 8000a3a:	e000      	b.n	8000a3e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000a3c:	2300      	movs	r3, #0
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	370c      	adds	r7, #12
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
	...

08000a4c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b088      	sub	sp, #32
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a54:	2300      	movs	r3, #0
 8000a56:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d101      	bne.n	8000a66 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8000a62:	2301      	movs	r3, #1
 8000a64:	e126      	b.n	8000cb4 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	691b      	ldr	r3, [r3, #16]
 8000a6a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d109      	bne.n	8000a88 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a74:	6878      	ldr	r0, [r7, #4]
 8000a76:	f7ff fcb7 	bl	80003e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	2200      	movs	r2, #0
 8000a84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f7ff ff3f 	bl	8000910 <LL_ADC_IsDeepPowerDownEnabled>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d004      	beq.n	8000aa2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff ff25 	bl	80008ec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f7ff ff5a 	bl	8000960 <LL_ADC_IsInternalRegulatorEnabled>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d115      	bne.n	8000ade <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f7ff ff3e 	bl	8000938 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000abc:	4b7f      	ldr	r3, [pc, #508]	@ (8000cbc <HAL_ADC_Init+0x270>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	099b      	lsrs	r3, r3, #6
 8000ac2:	4a7f      	ldr	r2, [pc, #508]	@ (8000cc0 <HAL_ADC_Init+0x274>)
 8000ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8000ac8:	099b      	lsrs	r3, r3, #6
 8000aca:	3301      	adds	r3, #1
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000ad0:	e002      	b.n	8000ad8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	3b01      	subs	r3, #1
 8000ad6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d1f9      	bne.n	8000ad2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f7ff ff3c 	bl	8000960 <LL_ADC_IsInternalRegulatorEnabled>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d10d      	bne.n	8000b0a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000af2:	f043 0210 	orr.w	r2, r3, #16
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000afe:	f043 0201 	orr.w	r2, r3, #1
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8000b06:	2301      	movs	r3, #1
 8000b08:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff ff75 	bl	80009fe <LL_ADC_REG_IsConversionOngoing>
 8000b14:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b1a:	f003 0310 	and.w	r3, r3, #16
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	f040 80bf 	bne.w	8000ca2 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	f040 80bb 	bne.w	8000ca2 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b30:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000b34:	f043 0202 	orr.w	r2, r3, #2
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff ff35 	bl	80009b0 <LL_ADC_IsEnabled>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d10b      	bne.n	8000b64 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000b4c:	485d      	ldr	r0, [pc, #372]	@ (8000cc4 <HAL_ADC_Init+0x278>)
 8000b4e:	f7ff ff2f 	bl	80009b0 <LL_ADC_IsEnabled>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d105      	bne.n	8000b64 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	485a      	ldr	r0, [pc, #360]	@ (8000cc8 <HAL_ADC_Init+0x27c>)
 8000b60:	f7ff fdac 	bl	80006bc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	7e5b      	ldrb	r3, [r3, #25]
 8000b68:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000b6e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8000b74:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8000b7a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b82:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000b84:	4313      	orrs	r3, r2
 8000b86:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b8e:	2b01      	cmp	r3, #1
 8000b90:	d106      	bne.n	8000ba0 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b96:	3b01      	subs	r3, #1
 8000b98:	045b      	lsls	r3, r3, #17
 8000b9a:	69ba      	ldr	r2, [r7, #24]
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d009      	beq.n	8000bbc <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bac:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bb4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000bb6:	69ba      	ldr	r2, [r7, #24]
 8000bb8:	4313      	orrs	r3, r2
 8000bba:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	68da      	ldr	r2, [r3, #12]
 8000bc2:	4b42      	ldr	r3, [pc, #264]	@ (8000ccc <HAL_ADC_Init+0x280>)
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	6812      	ldr	r2, [r2, #0]
 8000bca:	69b9      	ldr	r1, [r7, #24]
 8000bcc:	430b      	orrs	r3, r1
 8000bce:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff ff25 	bl	8000a24 <LL_ADC_INJ_IsConversionOngoing>
 8000bda:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d13d      	bne.n	8000c5e <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000be2:	693b      	ldr	r3, [r7, #16]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d13a      	bne.n	8000c5e <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000bec:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000bf4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000bf6:	4313      	orrs	r3, r2
 8000bf8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000c04:	f023 0302 	bic.w	r3, r3, #2
 8000c08:	687a      	ldr	r2, [r7, #4]
 8000c0a:	6812      	ldr	r2, [r2, #0]
 8000c0c:	69b9      	ldr	r1, [r7, #24]
 8000c0e:	430b      	orrs	r3, r1
 8000c10:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d118      	bne.n	8000c4e <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	691b      	ldr	r3, [r3, #16]
 8000c22:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000c26:	f023 0304 	bic.w	r3, r3, #4
 8000c2a:	687a      	ldr	r2, [r7, #4]
 8000c2c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8000c2e:	687a      	ldr	r2, [r7, #4]
 8000c30:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000c32:	4311      	orrs	r1, r2
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8000c38:	4311      	orrs	r1, r2
 8000c3a:	687a      	ldr	r2, [r7, #4]
 8000c3c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8000c3e:	430a      	orrs	r2, r1
 8000c40:	431a      	orrs	r2, r3
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f042 0201 	orr.w	r2, r2, #1
 8000c4a:	611a      	str	r2, [r3, #16]
 8000c4c:	e007      	b.n	8000c5e <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	691a      	ldr	r2, [r3, #16]
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f022 0201 	bic.w	r2, r2, #1
 8000c5c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	691b      	ldr	r3, [r3, #16]
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d10c      	bne.n	8000c80 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6c:	f023 010f 	bic.w	r1, r3, #15
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	69db      	ldr	r3, [r3, #28]
 8000c74:	1e5a      	subs	r2, r3, #1
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	430a      	orrs	r2, r1
 8000c7c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000c7e:	e007      	b.n	8000c90 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f022 020f 	bic.w	r2, r2, #15
 8000c8e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000c94:	f023 0303 	bic.w	r3, r3, #3
 8000c98:	f043 0201 	orr.w	r2, r3, #1
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	655a      	str	r2, [r3, #84]	@ 0x54
 8000ca0:	e007      	b.n	8000cb2 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000ca6:	f043 0210 	orr.w	r2, r3, #16
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8000cb2:	7ffb      	ldrb	r3, [r7, #31]
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3720      	adds	r7, #32
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20000000 	.word	0x20000000
 8000cc0:	053e2d63 	.word	0x053e2d63
 8000cc4:	50040000 	.word	0x50040000
 8000cc8:	50040300 	.word	0x50040300
 8000ccc:	fff0c007 	.word	0xfff0c007

08000cd0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b084      	sub	sp, #16
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff fe8e 	bl	80009fe <LL_ADC_REG_IsConversionOngoing>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d14f      	bne.n	8000d88 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d101      	bne.n	8000cf6 <HAL_ADC_Start+0x26>
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	e04b      	b.n	8000d8e <HAL_ADC_Start+0xbe>
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000cfe:	6878      	ldr	r0, [r7, #4]
 8000d00:	f000 fcc8 	bl	8001694 <ADC_Enable>
 8000d04:	4603      	mov	r3, r0
 8000d06:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000d08:	7bfb      	ldrb	r3, [r7, #15]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d137      	bne.n	8000d7e <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000d12:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000d16:	f023 0301 	bic.w	r3, r3, #1
 8000d1a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000d26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000d2e:	d106      	bne.n	8000d3e <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d34:	f023 0206 	bic.w	r2, r3, #6
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	659a      	str	r2, [r3, #88]	@ 0x58
 8000d3c:	e002      	b.n	8000d44 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2200      	movs	r2, #0
 8000d42:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	221c      	movs	r2, #28
 8000d4a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2200      	movs	r2, #0
 8000d50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	68db      	ldr	r3, [r3, #12]
 8000d5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d007      	beq.n	8000d72 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000d66:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000d6a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4618      	mov	r0, r3
 8000d78:	f7ff fe2d 	bl	80009d6 <LL_ADC_REG_StartConversion>
 8000d7c:	e006      	b.n	8000d8c <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2200      	movs	r2, #0
 8000d82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8000d86:	e001      	b.n	8000d8c <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000d88:	2302      	movs	r3, #2
 8000d8a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8000d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3710      	adds	r7, #16
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b086      	sub	sp, #24
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
 8000d9e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	695b      	ldr	r3, [r3, #20]
 8000da4:	2b08      	cmp	r3, #8
 8000da6:	d102      	bne.n	8000dae <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8000da8:	2308      	movs	r3, #8
 8000daa:	617b      	str	r3, [r7, #20]
 8000dac:	e010      	b.n	8000dd0 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	f003 0301 	and.w	r3, r3, #1
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d007      	beq.n	8000dcc <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000dc0:	f043 0220 	orr.w	r2, r3, #32
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_ERROR;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	e06f      	b.n	8000eac <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8000dcc:	2304      	movs	r3, #4
 8000dce:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8000dd0:	f7ff fc44 	bl	800065c <HAL_GetTick>
 8000dd4:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000dd6:	e021      	b.n	8000e1c <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dde:	d01d      	beq.n	8000e1c <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8000de0:	f7ff fc3c 	bl	800065c <HAL_GetTick>
 8000de4:	4602      	mov	r2, r0
 8000de6:	693b      	ldr	r3, [r7, #16]
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	683a      	ldr	r2, [r7, #0]
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d302      	bcc.n	8000df6 <HAL_ADC_PollForConversion+0x60>
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d112      	bne.n	8000e1c <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	4013      	ands	r3, r2
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d10b      	bne.n	8000e1c <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e08:	f043 0204 	orr.w	r2, r3, #4
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2200      	movs	r2, #0
 8000e14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	e047      	b.n	8000eac <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	4013      	ands	r3, r2
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d0d6      	beq.n	8000dd8 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e2e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff fcc7 	bl	80007ce <LL_ADC_REG_IsTriggerSourceSWStart>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d01c      	beq.n	8000e80 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	7e5b      	ldrb	r3, [r3, #25]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d118      	bne.n	8000e80 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f003 0308 	and.w	r3, r3, #8
 8000e58:	2b08      	cmp	r3, #8
 8000e5a:	d111      	bne.n	8000e80 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e60:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e6c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d105      	bne.n	8000e80 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e78:	f043 0201 	orr.w	r2, r3, #1
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	655a      	str	r2, [r3, #84]	@ 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	68db      	ldr	r3, [r3, #12]
 8000e86:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	2b08      	cmp	r3, #8
 8000e8c:	d104      	bne.n	8000e98 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2208      	movs	r2, #8
 8000e94:	601a      	str	r2, [r3, #0]
 8000e96:	e008      	b.n	8000eaa <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d103      	bne.n	8000eaa <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	220c      	movs	r2, #12
 8000ea8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8000eaa:	2300      	movs	r3, #0
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	3718      	adds	r7, #24
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	370c      	adds	r7, #12
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
	...

08000ed0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b0b6      	sub	sp, #216	@ 0xd8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000eda:	2300      	movs	r3, #0
 8000edc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d101      	bne.n	8000ef2 <HAL_ADC_ConfigChannel+0x22>
 8000eee:	2302      	movs	r3, #2
 8000ef0:	e3bb      	b.n	800166a <HAL_ADC_ConfigChannel+0x79a>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff fd7d 	bl	80009fe <LL_ADC_REG_IsConversionOngoing>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	f040 83a0 	bne.w	800164c <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	2b05      	cmp	r3, #5
 8000f1a:	d824      	bhi.n	8000f66 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	3b02      	subs	r3, #2
 8000f22:	2b03      	cmp	r3, #3
 8000f24:	d81b      	bhi.n	8000f5e <HAL_ADC_ConfigChannel+0x8e>
 8000f26:	a201      	add	r2, pc, #4	@ (adr r2, 8000f2c <HAL_ADC_ConfigChannel+0x5c>)
 8000f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f2c:	08000f3d 	.word	0x08000f3d
 8000f30:	08000f45 	.word	0x08000f45
 8000f34:	08000f4d 	.word	0x08000f4d
 8000f38:	08000f55 	.word	0x08000f55
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8000f3c:	230c      	movs	r3, #12
 8000f3e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000f42:	e010      	b.n	8000f66 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8000f44:	2312      	movs	r3, #18
 8000f46:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000f4a:	e00c      	b.n	8000f66 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8000f4c:	2318      	movs	r3, #24
 8000f4e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000f52:	e008      	b.n	8000f66 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8000f54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000f5c:	e003      	b.n	8000f66 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8000f5e:	2306      	movs	r3, #6
 8000f60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000f64:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6818      	ldr	r0, [r3, #0]
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	461a      	mov	r2, r3
 8000f70:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8000f74:	f7ff fc3e 	bl	80007f4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff fd3e 	bl	80009fe <LL_ADC_REG_IsConversionOngoing>
 8000f82:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff fd4a 	bl	8000a24 <LL_ADC_INJ_IsConversionOngoing>
 8000f90:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000f94:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	f040 81a4 	bne.w	80012e6 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000f9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	f040 819f 	bne.w	80012e6 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6818      	ldr	r0, [r3, #0]
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	6819      	ldr	r1, [r3, #0]
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	f7ff fc49 	bl	800084c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	695a      	ldr	r2, [r3, #20]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	08db      	lsrs	r3, r3, #3
 8000fc6:	f003 0303 	and.w	r3, r3, #3
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	691b      	ldr	r3, [r3, #16]
 8000fd8:	2b04      	cmp	r3, #4
 8000fda:	d00a      	beq.n	8000ff2 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6818      	ldr	r0, [r3, #0]
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	6919      	ldr	r1, [r3, #16]
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000fec:	f7ff fb9a 	bl	8000724 <LL_ADC_SetOffset>
 8000ff0:	e179      	b.n	80012e6 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff fbb7 	bl	800076c <LL_ADC_GetOffsetChannel>
 8000ffe:	4603      	mov	r3, r0
 8001000:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001004:	2b00      	cmp	r3, #0
 8001006:	d10a      	bne.n	800101e <HAL_ADC_ConfigChannel+0x14e>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff fbac 	bl	800076c <LL_ADC_GetOffsetChannel>
 8001014:	4603      	mov	r3, r0
 8001016:	0e9b      	lsrs	r3, r3, #26
 8001018:	f003 021f 	and.w	r2, r3, #31
 800101c:	e01e      	b.n	800105c <HAL_ADC_ConfigChannel+0x18c>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	2100      	movs	r1, #0
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff fba1 	bl	800076c <LL_ADC_GetOffsetChannel>
 800102a:	4603      	mov	r3, r0
 800102c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001030:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001034:	fa93 f3a3 	rbit	r3, r3
 8001038:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800103c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001040:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001044:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001048:	2b00      	cmp	r3, #0
 800104a:	d101      	bne.n	8001050 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 800104c:	2320      	movs	r3, #32
 800104e:	e004      	b.n	800105a <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8001050:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001054:	fab3 f383 	clz	r3, r3
 8001058:	b2db      	uxtb	r3, r3
 800105a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001064:	2b00      	cmp	r3, #0
 8001066:	d105      	bne.n	8001074 <HAL_ADC_ConfigChannel+0x1a4>
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	0e9b      	lsrs	r3, r3, #26
 800106e:	f003 031f 	and.w	r3, r3, #31
 8001072:	e018      	b.n	80010a6 <HAL_ADC_ConfigChannel+0x1d6>
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800107c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001080:	fa93 f3a3 	rbit	r3, r3
 8001084:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001088:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800108c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8001090:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d101      	bne.n	800109c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8001098:	2320      	movs	r3, #32
 800109a:	e004      	b.n	80010a6 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 800109c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80010a0:	fab3 f383 	clz	r3, r3
 80010a4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d106      	bne.n	80010b8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	2200      	movs	r2, #0
 80010b0:	2100      	movs	r1, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff fb70 	bl	8000798 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2101      	movs	r1, #1
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff fb54 	bl	800076c <LL_ADC_GetOffsetChannel>
 80010c4:	4603      	mov	r3, r0
 80010c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d10a      	bne.n	80010e4 <HAL_ADC_ConfigChannel+0x214>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2101      	movs	r1, #1
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff fb49 	bl	800076c <LL_ADC_GetOffsetChannel>
 80010da:	4603      	mov	r3, r0
 80010dc:	0e9b      	lsrs	r3, r3, #26
 80010de:	f003 021f 	and.w	r2, r3, #31
 80010e2:	e01e      	b.n	8001122 <HAL_ADC_ConfigChannel+0x252>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2101      	movs	r1, #1
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fb3e 	bl	800076c <LL_ADC_GetOffsetChannel>
 80010f0:	4603      	mov	r3, r0
 80010f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80010fa:	fa93 f3a3 	rbit	r3, r3
 80010fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8001102:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001106:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800110a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800110e:	2b00      	cmp	r3, #0
 8001110:	d101      	bne.n	8001116 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8001112:	2320      	movs	r3, #32
 8001114:	e004      	b.n	8001120 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8001116:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800111a:	fab3 f383 	clz	r3, r3
 800111e:	b2db      	uxtb	r3, r3
 8001120:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800112a:	2b00      	cmp	r3, #0
 800112c:	d105      	bne.n	800113a <HAL_ADC_ConfigChannel+0x26a>
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	0e9b      	lsrs	r3, r3, #26
 8001134:	f003 031f 	and.w	r3, r3, #31
 8001138:	e018      	b.n	800116c <HAL_ADC_ConfigChannel+0x29c>
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001142:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001146:	fa93 f3a3 	rbit	r3, r3
 800114a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800114e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001152:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001156:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800115a:	2b00      	cmp	r3, #0
 800115c:	d101      	bne.n	8001162 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800115e:	2320      	movs	r3, #32
 8001160:	e004      	b.n	800116c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8001162:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001166:	fab3 f383 	clz	r3, r3
 800116a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800116c:	429a      	cmp	r2, r3
 800116e:	d106      	bne.n	800117e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2200      	movs	r2, #0
 8001176:	2101      	movs	r1, #1
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff fb0d 	bl	8000798 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2102      	movs	r1, #2
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff faf1 	bl	800076c <LL_ADC_GetOffsetChannel>
 800118a:	4603      	mov	r3, r0
 800118c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001190:	2b00      	cmp	r3, #0
 8001192:	d10a      	bne.n	80011aa <HAL_ADC_ConfigChannel+0x2da>
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2102      	movs	r1, #2
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff fae6 	bl	800076c <LL_ADC_GetOffsetChannel>
 80011a0:	4603      	mov	r3, r0
 80011a2:	0e9b      	lsrs	r3, r3, #26
 80011a4:	f003 021f 	and.w	r2, r3, #31
 80011a8:	e01e      	b.n	80011e8 <HAL_ADC_ConfigChannel+0x318>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2102      	movs	r1, #2
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fadb 	bl	800076c <LL_ADC_GetOffsetChannel>
 80011b6:	4603      	mov	r3, r0
 80011b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80011c0:	fa93 f3a3 	rbit	r3, r3
 80011c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80011c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80011cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80011d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d101      	bne.n	80011dc <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80011d8:	2320      	movs	r3, #32
 80011da:	e004      	b.n	80011e6 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80011dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80011e0:	fab3 f383 	clz	r3, r3
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d105      	bne.n	8001200 <HAL_ADC_ConfigChannel+0x330>
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	0e9b      	lsrs	r3, r3, #26
 80011fa:	f003 031f 	and.w	r3, r3, #31
 80011fe:	e014      	b.n	800122a <HAL_ADC_ConfigChannel+0x35a>
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001206:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001208:	fa93 f3a3 	rbit	r3, r3
 800120c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800120e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001210:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8001214:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001218:	2b00      	cmp	r3, #0
 800121a:	d101      	bne.n	8001220 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 800121c:	2320      	movs	r3, #32
 800121e:	e004      	b.n	800122a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8001220:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001224:	fab3 f383 	clz	r3, r3
 8001228:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800122a:	429a      	cmp	r2, r3
 800122c:	d106      	bne.n	800123c <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2200      	movs	r2, #0
 8001234:	2102      	movs	r1, #2
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff faae 	bl	8000798 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2103      	movs	r1, #3
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff fa92 	bl	800076c <LL_ADC_GetOffsetChannel>
 8001248:	4603      	mov	r3, r0
 800124a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800124e:	2b00      	cmp	r3, #0
 8001250:	d10a      	bne.n	8001268 <HAL_ADC_ConfigChannel+0x398>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	2103      	movs	r1, #3
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff fa87 	bl	800076c <LL_ADC_GetOffsetChannel>
 800125e:	4603      	mov	r3, r0
 8001260:	0e9b      	lsrs	r3, r3, #26
 8001262:	f003 021f 	and.w	r2, r3, #31
 8001266:	e017      	b.n	8001298 <HAL_ADC_ConfigChannel+0x3c8>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2103      	movs	r1, #3
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff fa7c 	bl	800076c <LL_ADC_GetOffsetChannel>
 8001274:	4603      	mov	r3, r0
 8001276:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001278:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800127a:	fa93 f3a3 	rbit	r3, r3
 800127e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001280:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001282:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8001284:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001286:	2b00      	cmp	r3, #0
 8001288:	d101      	bne.n	800128e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800128a:	2320      	movs	r3, #32
 800128c:	e003      	b.n	8001296 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800128e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001290:	fab3 f383 	clz	r3, r3
 8001294:	b2db      	uxtb	r3, r3
 8001296:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d105      	bne.n	80012b0 <HAL_ADC_ConfigChannel+0x3e0>
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	0e9b      	lsrs	r3, r3, #26
 80012aa:	f003 031f 	and.w	r3, r3, #31
 80012ae:	e011      	b.n	80012d4 <HAL_ADC_ConfigChannel+0x404>
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80012b8:	fa93 f3a3 	rbit	r3, r3
 80012bc:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80012be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80012c0:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80012c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d101      	bne.n	80012cc <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80012c8:	2320      	movs	r3, #32
 80012ca:	e003      	b.n	80012d4 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80012cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80012ce:	fab3 f383 	clz	r3, r3
 80012d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d106      	bne.n	80012e6 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2200      	movs	r2, #0
 80012de:	2103      	movs	r1, #3
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff fa59 	bl	8000798 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff fb60 	bl	80009b0 <LL_ADC_IsEnabled>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	f040 8140 	bne.w	8001578 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6818      	ldr	r0, [r3, #0]
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	6819      	ldr	r1, [r3, #0]
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	461a      	mov	r2, r3
 8001306:	f7ff facd 	bl	80008a4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	68db      	ldr	r3, [r3, #12]
 800130e:	4a8f      	ldr	r2, [pc, #572]	@ (800154c <HAL_ADC_ConfigChannel+0x67c>)
 8001310:	4293      	cmp	r3, r2
 8001312:	f040 8131 	bne.w	8001578 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001322:	2b00      	cmp	r3, #0
 8001324:	d10b      	bne.n	800133e <HAL_ADC_ConfigChannel+0x46e>
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	0e9b      	lsrs	r3, r3, #26
 800132c:	3301      	adds	r3, #1
 800132e:	f003 031f 	and.w	r3, r3, #31
 8001332:	2b09      	cmp	r3, #9
 8001334:	bf94      	ite	ls
 8001336:	2301      	movls	r3, #1
 8001338:	2300      	movhi	r3, #0
 800133a:	b2db      	uxtb	r3, r3
 800133c:	e019      	b.n	8001372 <HAL_ADC_ConfigChannel+0x4a2>
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001344:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001346:	fa93 f3a3 	rbit	r3, r3
 800134a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800134c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800134e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8001350:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001352:	2b00      	cmp	r3, #0
 8001354:	d101      	bne.n	800135a <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8001356:	2320      	movs	r3, #32
 8001358:	e003      	b.n	8001362 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800135a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800135c:	fab3 f383 	clz	r3, r3
 8001360:	b2db      	uxtb	r3, r3
 8001362:	3301      	adds	r3, #1
 8001364:	f003 031f 	and.w	r3, r3, #31
 8001368:	2b09      	cmp	r3, #9
 800136a:	bf94      	ite	ls
 800136c:	2301      	movls	r3, #1
 800136e:	2300      	movhi	r3, #0
 8001370:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001372:	2b00      	cmp	r3, #0
 8001374:	d079      	beq.n	800146a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800137e:	2b00      	cmp	r3, #0
 8001380:	d107      	bne.n	8001392 <HAL_ADC_ConfigChannel+0x4c2>
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	0e9b      	lsrs	r3, r3, #26
 8001388:	3301      	adds	r3, #1
 800138a:	069b      	lsls	r3, r3, #26
 800138c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001390:	e015      	b.n	80013be <HAL_ADC_ConfigChannel+0x4ee>
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001398:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800139a:	fa93 f3a3 	rbit	r3, r3
 800139e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80013a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80013a2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80013a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d101      	bne.n	80013ae <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80013aa:	2320      	movs	r3, #32
 80013ac:	e003      	b.n	80013b6 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80013ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80013b0:	fab3 f383 	clz	r3, r3
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	3301      	adds	r3, #1
 80013b8:	069b      	lsls	r3, r3, #26
 80013ba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d109      	bne.n	80013de <HAL_ADC_ConfigChannel+0x50e>
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	0e9b      	lsrs	r3, r3, #26
 80013d0:	3301      	adds	r3, #1
 80013d2:	f003 031f 	and.w	r3, r3, #31
 80013d6:	2101      	movs	r1, #1
 80013d8:	fa01 f303 	lsl.w	r3, r1, r3
 80013dc:	e017      	b.n	800140e <HAL_ADC_ConfigChannel+0x53e>
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013e6:	fa93 f3a3 	rbit	r3, r3
 80013ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80013ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013ee:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80013f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80013f6:	2320      	movs	r3, #32
 80013f8:	e003      	b.n	8001402 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80013fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80013fc:	fab3 f383 	clz	r3, r3
 8001400:	b2db      	uxtb	r3, r3
 8001402:	3301      	adds	r3, #1
 8001404:	f003 031f 	and.w	r3, r3, #31
 8001408:	2101      	movs	r1, #1
 800140a:	fa01 f303 	lsl.w	r3, r1, r3
 800140e:	ea42 0103 	orr.w	r1, r2, r3
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800141a:	2b00      	cmp	r3, #0
 800141c:	d10a      	bne.n	8001434 <HAL_ADC_ConfigChannel+0x564>
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	0e9b      	lsrs	r3, r3, #26
 8001424:	3301      	adds	r3, #1
 8001426:	f003 021f 	and.w	r2, r3, #31
 800142a:	4613      	mov	r3, r2
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	4413      	add	r3, r2
 8001430:	051b      	lsls	r3, r3, #20
 8001432:	e018      	b.n	8001466 <HAL_ADC_ConfigChannel+0x596>
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800143a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800143c:	fa93 f3a3 	rbit	r3, r3
 8001440:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8001442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001444:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8001446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001448:	2b00      	cmp	r3, #0
 800144a:	d101      	bne.n	8001450 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 800144c:	2320      	movs	r3, #32
 800144e:	e003      	b.n	8001458 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8001450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001452:	fab3 f383 	clz	r3, r3
 8001456:	b2db      	uxtb	r3, r3
 8001458:	3301      	adds	r3, #1
 800145a:	f003 021f 	and.w	r2, r3, #31
 800145e:	4613      	mov	r3, r2
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	4413      	add	r3, r2
 8001464:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001466:	430b      	orrs	r3, r1
 8001468:	e081      	b.n	800156e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001472:	2b00      	cmp	r3, #0
 8001474:	d107      	bne.n	8001486 <HAL_ADC_ConfigChannel+0x5b6>
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	0e9b      	lsrs	r3, r3, #26
 800147c:	3301      	adds	r3, #1
 800147e:	069b      	lsls	r3, r3, #26
 8001480:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001484:	e015      	b.n	80014b2 <HAL_ADC_ConfigChannel+0x5e2>
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800148c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800148e:	fa93 f3a3 	rbit	r3, r3
 8001492:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8001494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001496:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8001498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800149a:	2b00      	cmp	r3, #0
 800149c:	d101      	bne.n	80014a2 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800149e:	2320      	movs	r3, #32
 80014a0:	e003      	b.n	80014aa <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80014a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014a4:	fab3 f383 	clz	r3, r3
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	3301      	adds	r3, #1
 80014ac:	069b      	lsls	r3, r3, #26
 80014ae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d109      	bne.n	80014d2 <HAL_ADC_ConfigChannel+0x602>
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	0e9b      	lsrs	r3, r3, #26
 80014c4:	3301      	adds	r3, #1
 80014c6:	f003 031f 	and.w	r3, r3, #31
 80014ca:	2101      	movs	r1, #1
 80014cc:	fa01 f303 	lsl.w	r3, r1, r3
 80014d0:	e017      	b.n	8001502 <HAL_ADC_ConfigChannel+0x632>
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	fa93 f3a3 	rbit	r3, r3
 80014de:	61bb      	str	r3, [r7, #24]
  return result;
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80014e4:	6a3b      	ldr	r3, [r7, #32]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d101      	bne.n	80014ee <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80014ea:	2320      	movs	r3, #32
 80014ec:	e003      	b.n	80014f6 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80014ee:	6a3b      	ldr	r3, [r7, #32]
 80014f0:	fab3 f383 	clz	r3, r3
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	3301      	adds	r3, #1
 80014f8:	f003 031f 	and.w	r3, r3, #31
 80014fc:	2101      	movs	r1, #1
 80014fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001502:	ea42 0103 	orr.w	r1, r2, r3
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800150e:	2b00      	cmp	r3, #0
 8001510:	d10d      	bne.n	800152e <HAL_ADC_ConfigChannel+0x65e>
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	0e9b      	lsrs	r3, r3, #26
 8001518:	3301      	adds	r3, #1
 800151a:	f003 021f 	and.w	r2, r3, #31
 800151e:	4613      	mov	r3, r2
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	4413      	add	r3, r2
 8001524:	3b1e      	subs	r3, #30
 8001526:	051b      	lsls	r3, r3, #20
 8001528:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800152c:	e01e      	b.n	800156c <HAL_ADC_ConfigChannel+0x69c>
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	fa93 f3a3 	rbit	r3, r3
 800153a:	60fb      	str	r3, [r7, #12]
  return result;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d104      	bne.n	8001550 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8001546:	2320      	movs	r3, #32
 8001548:	e006      	b.n	8001558 <HAL_ADC_ConfigChannel+0x688>
 800154a:	bf00      	nop
 800154c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	fab3 f383 	clz	r3, r3
 8001556:	b2db      	uxtb	r3, r3
 8001558:	3301      	adds	r3, #1
 800155a:	f003 021f 	and.w	r2, r3, #31
 800155e:	4613      	mov	r3, r2
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	4413      	add	r3, r2
 8001564:	3b1e      	subs	r3, #30
 8001566:	051b      	lsls	r3, r3, #20
 8001568:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800156c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800156e:	683a      	ldr	r2, [r7, #0]
 8001570:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001572:	4619      	mov	r1, r3
 8001574:	f7ff f96a 	bl	800084c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	4b3d      	ldr	r3, [pc, #244]	@ (8001674 <HAL_ADC_ConfigChannel+0x7a4>)
 800157e:	4013      	ands	r3, r2
 8001580:	2b00      	cmp	r3, #0
 8001582:	d06c      	beq.n	800165e <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001584:	483c      	ldr	r0, [pc, #240]	@ (8001678 <HAL_ADC_ConfigChannel+0x7a8>)
 8001586:	f7ff f8bf 	bl	8000708 <LL_ADC_GetCommonPathInternalCh>
 800158a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a3a      	ldr	r2, [pc, #232]	@ (800167c <HAL_ADC_ConfigChannel+0x7ac>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d127      	bne.n	80015e8 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001598:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800159c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d121      	bne.n	80015e8 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a35      	ldr	r2, [pc, #212]	@ (8001680 <HAL_ADC_ConfigChannel+0x7b0>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d157      	bne.n	800165e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80015ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80015b2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80015b6:	4619      	mov	r1, r3
 80015b8:	482f      	ldr	r0, [pc, #188]	@ (8001678 <HAL_ADC_ConfigChannel+0x7a8>)
 80015ba:	f7ff f892 	bl	80006e2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80015be:	4b31      	ldr	r3, [pc, #196]	@ (8001684 <HAL_ADC_ConfigChannel+0x7b4>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	099b      	lsrs	r3, r3, #6
 80015c4:	4a30      	ldr	r2, [pc, #192]	@ (8001688 <HAL_ADC_ConfigChannel+0x7b8>)
 80015c6:	fba2 2303 	umull	r2, r3, r2, r3
 80015ca:	099b      	lsrs	r3, r3, #6
 80015cc:	1c5a      	adds	r2, r3, #1
 80015ce:	4613      	mov	r3, r2
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	4413      	add	r3, r2
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80015d8:	e002      	b.n	80015e0 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	3b01      	subs	r3, #1
 80015de:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d1f9      	bne.n	80015da <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80015e6:	e03a      	b.n	800165e <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a27      	ldr	r2, [pc, #156]	@ (800168c <HAL_ADC_ConfigChannel+0x7bc>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d113      	bne.n	800161a <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80015f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80015f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d10d      	bne.n	800161a <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a1f      	ldr	r2, [pc, #124]	@ (8001680 <HAL_ADC_ConfigChannel+0x7b0>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d12a      	bne.n	800165e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001608:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800160c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001610:	4619      	mov	r1, r3
 8001612:	4819      	ldr	r0, [pc, #100]	@ (8001678 <HAL_ADC_ConfigChannel+0x7a8>)
 8001614:	f7ff f865 	bl	80006e2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001618:	e021      	b.n	800165e <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a1c      	ldr	r2, [pc, #112]	@ (8001690 <HAL_ADC_ConfigChannel+0x7c0>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d11c      	bne.n	800165e <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001624:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001628:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800162c:	2b00      	cmp	r3, #0
 800162e:	d116      	bne.n	800165e <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a12      	ldr	r2, [pc, #72]	@ (8001680 <HAL_ADC_ConfigChannel+0x7b0>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d111      	bne.n	800165e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800163a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800163e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001642:	4619      	mov	r1, r3
 8001644:	480c      	ldr	r0, [pc, #48]	@ (8001678 <HAL_ADC_ConfigChannel+0x7a8>)
 8001646:	f7ff f84c 	bl	80006e2 <LL_ADC_SetCommonPathInternalCh>
 800164a:	e008      	b.n	800165e <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001650:	f043 0220 	orr.w	r2, r3, #32
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2200      	movs	r2, #0
 8001662:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001666:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800166a:	4618      	mov	r0, r3
 800166c:	37d8      	adds	r7, #216	@ 0xd8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	80080000 	.word	0x80080000
 8001678:	50040300 	.word	0x50040300
 800167c:	c7520000 	.word	0xc7520000
 8001680:	50040000 	.word	0x50040000
 8001684:	20000000 	.word	0x20000000
 8001688:	053e2d63 	.word	0x053e2d63
 800168c:	cb840000 	.word	0xcb840000
 8001690:	80000001 	.word	0x80000001

08001694 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800169c:	2300      	movs	r3, #0
 800169e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7ff f983 	bl	80009b0 <LL_ADC_IsEnabled>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d169      	bne.n	8001784 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	689a      	ldr	r2, [r3, #8]
 80016b6:	4b36      	ldr	r3, [pc, #216]	@ (8001790 <ADC_Enable+0xfc>)
 80016b8:	4013      	ands	r3, r2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d00d      	beq.n	80016da <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016c2:	f043 0210 	orr.w	r2, r3, #16
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ce:	f043 0201 	orr.w	r2, r3, #1
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	e055      	b.n	8001786 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff f952 	bl	8000988 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80016e4:	482b      	ldr	r0, [pc, #172]	@ (8001794 <ADC_Enable+0x100>)
 80016e6:	f7ff f80f 	bl	8000708 <LL_ADC_GetCommonPathInternalCh>
 80016ea:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80016ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d013      	beq.n	800171c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80016f4:	4b28      	ldr	r3, [pc, #160]	@ (8001798 <ADC_Enable+0x104>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	099b      	lsrs	r3, r3, #6
 80016fa:	4a28      	ldr	r2, [pc, #160]	@ (800179c <ADC_Enable+0x108>)
 80016fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001700:	099b      	lsrs	r3, r3, #6
 8001702:	1c5a      	adds	r2, r3, #1
 8001704:	4613      	mov	r3, r2
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	4413      	add	r3, r2
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800170e:	e002      	b.n	8001716 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	3b01      	subs	r3, #1
 8001714:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d1f9      	bne.n	8001710 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800171c:	f7fe ff9e 	bl	800065c <HAL_GetTick>
 8001720:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001722:	e028      	b.n	8001776 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff f941 	bl	80009b0 <LL_ADC_IsEnabled>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d104      	bne.n	800173e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff f925 	bl	8000988 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800173e:	f7fe ff8d 	bl	800065c <HAL_GetTick>
 8001742:	4602      	mov	r2, r0
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	2b02      	cmp	r3, #2
 800174a:	d914      	bls.n	8001776 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	2b01      	cmp	r3, #1
 8001758:	d00d      	beq.n	8001776 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800175e:	f043 0210 	orr.w	r2, r3, #16
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800176a:	f043 0201 	orr.w	r2, r3, #1
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e007      	b.n	8001786 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 0301 	and.w	r3, r3, #1
 8001780:	2b01      	cmp	r3, #1
 8001782:	d1cf      	bne.n	8001724 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	8000003f 	.word	0x8000003f
 8001794:	50040300 	.word	0x50040300
 8001798:	20000000 	.word	0x20000000
 800179c:	053e2d63 	.word	0x053e2d63

080017a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f003 0307 	and.w	r3, r3, #7
 80017ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017b0:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <__NVIC_SetPriorityGrouping+0x44>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017b6:	68ba      	ldr	r2, [r7, #8]
 80017b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017bc:	4013      	ands	r3, r2
 80017be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017d2:	4a04      	ldr	r2, [pc, #16]	@ (80017e4 <__NVIC_SetPriorityGrouping+0x44>)
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	60d3      	str	r3, [r2, #12]
}
 80017d8:	bf00      	nop
 80017da:	3714      	adds	r7, #20
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	e000ed00 	.word	0xe000ed00

080017e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017ec:	4b04      	ldr	r3, [pc, #16]	@ (8001800 <__NVIC_GetPriorityGrouping+0x18>)
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	0a1b      	lsrs	r3, r3, #8
 80017f2:	f003 0307 	and.w	r3, r3, #7
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	e000ed00 	.word	0xe000ed00

08001804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	6039      	str	r1, [r7, #0]
 800180e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001814:	2b00      	cmp	r3, #0
 8001816:	db0a      	blt.n	800182e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	b2da      	uxtb	r2, r3
 800181c:	490c      	ldr	r1, [pc, #48]	@ (8001850 <__NVIC_SetPriority+0x4c>)
 800181e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001822:	0112      	lsls	r2, r2, #4
 8001824:	b2d2      	uxtb	r2, r2
 8001826:	440b      	add	r3, r1
 8001828:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800182c:	e00a      	b.n	8001844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	b2da      	uxtb	r2, r3
 8001832:	4908      	ldr	r1, [pc, #32]	@ (8001854 <__NVIC_SetPriority+0x50>)
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	f003 030f 	and.w	r3, r3, #15
 800183a:	3b04      	subs	r3, #4
 800183c:	0112      	lsls	r2, r2, #4
 800183e:	b2d2      	uxtb	r2, r2
 8001840:	440b      	add	r3, r1
 8001842:	761a      	strb	r2, [r3, #24]
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	e000e100 	.word	0xe000e100
 8001854:	e000ed00 	.word	0xe000ed00

08001858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001858:	b480      	push	{r7}
 800185a:	b089      	sub	sp, #36	@ 0x24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	f1c3 0307 	rsb	r3, r3, #7
 8001872:	2b04      	cmp	r3, #4
 8001874:	bf28      	it	cs
 8001876:	2304      	movcs	r3, #4
 8001878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3304      	adds	r3, #4
 800187e:	2b06      	cmp	r3, #6
 8001880:	d902      	bls.n	8001888 <NVIC_EncodePriority+0x30>
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	3b03      	subs	r3, #3
 8001886:	e000      	b.n	800188a <NVIC_EncodePriority+0x32>
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800188c:	f04f 32ff 	mov.w	r2, #4294967295
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	43da      	mvns	r2, r3
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	401a      	ands	r2, r3
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018a0:	f04f 31ff 	mov.w	r1, #4294967295
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	fa01 f303 	lsl.w	r3, r1, r3
 80018aa:	43d9      	mvns	r1, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b0:	4313      	orrs	r3, r2
         );
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3724      	adds	r7, #36	@ 0x24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
	...

080018c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	3b01      	subs	r3, #1
 80018cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018d0:	d301      	bcc.n	80018d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018d2:	2301      	movs	r3, #1
 80018d4:	e00f      	b.n	80018f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001900 <SysTick_Config+0x40>)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	3b01      	subs	r3, #1
 80018dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018de:	210f      	movs	r1, #15
 80018e0:	f04f 30ff 	mov.w	r0, #4294967295
 80018e4:	f7ff ff8e 	bl	8001804 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018e8:	4b05      	ldr	r3, [pc, #20]	@ (8001900 <SysTick_Config+0x40>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ee:	4b04      	ldr	r3, [pc, #16]	@ (8001900 <SysTick_Config+0x40>)
 80018f0:	2207      	movs	r2, #7
 80018f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018f4:	2300      	movs	r3, #0
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	e000e010 	.word	0xe000e010

08001904 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f7ff ff47 	bl	80017a0 <__NVIC_SetPriorityGrouping>
}
 8001912:	bf00      	nop
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b086      	sub	sp, #24
 800191e:	af00      	add	r7, sp, #0
 8001920:	4603      	mov	r3, r0
 8001922:	60b9      	str	r1, [r7, #8]
 8001924:	607a      	str	r2, [r7, #4]
 8001926:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001928:	2300      	movs	r3, #0
 800192a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800192c:	f7ff ff5c 	bl	80017e8 <__NVIC_GetPriorityGrouping>
 8001930:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	68b9      	ldr	r1, [r7, #8]
 8001936:	6978      	ldr	r0, [r7, #20]
 8001938:	f7ff ff8e 	bl	8001858 <NVIC_EncodePriority>
 800193c:	4602      	mov	r2, r0
 800193e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001942:	4611      	mov	r1, r2
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff ff5d 	bl	8001804 <__NVIC_SetPriority>
}
 800194a:	bf00      	nop
 800194c:	3718      	adds	r7, #24
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b082      	sub	sp, #8
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f7ff ffb0 	bl	80018c0 <SysTick_Config>
 8001960:	4603      	mov	r3, r0
}
 8001962:	4618      	mov	r0, r3
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
	...

0800196c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800196c:	b480      	push	{r7}
 800196e:	b087      	sub	sp, #28
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001976:	2300      	movs	r3, #0
 8001978:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800197a:	e154      	b.n	8001c26 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	2101      	movs	r1, #1
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	fa01 f303 	lsl.w	r3, r1, r3
 8001988:	4013      	ands	r3, r2
 800198a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2b00      	cmp	r3, #0
 8001990:	f000 8146 	beq.w	8001c20 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f003 0303 	and.w	r3, r3, #3
 800199c:	2b01      	cmp	r3, #1
 800199e:	d005      	beq.n	80019ac <HAL_GPIO_Init+0x40>
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f003 0303 	and.w	r3, r3, #3
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d130      	bne.n	8001a0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	005b      	lsls	r3, r3, #1
 80019b6:	2203      	movs	r2, #3
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	43db      	mvns	r3, r3
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	4013      	ands	r3, r2
 80019c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	68da      	ldr	r2, [r3, #12]
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	fa02 f303 	lsl.w	r3, r2, r3
 80019d0:	693a      	ldr	r2, [r7, #16]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	693a      	ldr	r2, [r7, #16]
 80019da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019e2:	2201      	movs	r2, #1
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	43db      	mvns	r3, r3
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	4013      	ands	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	091b      	lsrs	r3, r3, #4
 80019f8:	f003 0201 	and.w	r2, r3, #1
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001a02:	693a      	ldr	r2, [r7, #16]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f003 0303 	and.w	r3, r3, #3
 8001a16:	2b03      	cmp	r3, #3
 8001a18:	d017      	beq.n	8001a4a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	68db      	ldr	r3, [r3, #12]
 8001a1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	005b      	lsls	r3, r3, #1
 8001a24:	2203      	movs	r2, #3
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	43db      	mvns	r3, r3
 8001a2c:	693a      	ldr	r2, [r7, #16]
 8001a2e:	4013      	ands	r3, r2
 8001a30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	689a      	ldr	r2, [r3, #8]
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	005b      	lsls	r3, r3, #1
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f003 0303 	and.w	r3, r3, #3
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d123      	bne.n	8001a9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	08da      	lsrs	r2, r3, #3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	3208      	adds	r2, #8
 8001a5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	f003 0307 	and.w	r3, r3, #7
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	220f      	movs	r2, #15
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	43db      	mvns	r3, r3
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	4013      	ands	r3, r2
 8001a78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	691a      	ldr	r2, [r3, #16]
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	f003 0307 	and.w	r3, r3, #7
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	08da      	lsrs	r2, r3, #3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	3208      	adds	r2, #8
 8001a98:	6939      	ldr	r1, [r7, #16]
 8001a9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	2203      	movs	r2, #3
 8001aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001aae:	43db      	mvns	r3, r3
 8001ab0:	693a      	ldr	r2, [r7, #16]
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	f003 0203 	and.w	r2, r3, #3
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	f000 80a0 	beq.w	8001c20 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ae0:	4b58      	ldr	r3, [pc, #352]	@ (8001c44 <HAL_GPIO_Init+0x2d8>)
 8001ae2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ae4:	4a57      	ldr	r2, [pc, #348]	@ (8001c44 <HAL_GPIO_Init+0x2d8>)
 8001ae6:	f043 0301 	orr.w	r3, r3, #1
 8001aea:	6613      	str	r3, [r2, #96]	@ 0x60
 8001aec:	4b55      	ldr	r3, [pc, #340]	@ (8001c44 <HAL_GPIO_Init+0x2d8>)
 8001aee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001af0:	f003 0301 	and.w	r3, r3, #1
 8001af4:	60bb      	str	r3, [r7, #8]
 8001af6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001af8:	4a53      	ldr	r2, [pc, #332]	@ (8001c48 <HAL_GPIO_Init+0x2dc>)
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	089b      	lsrs	r3, r3, #2
 8001afe:	3302      	adds	r3, #2
 8001b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	f003 0303 	and.w	r3, r3, #3
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	220f      	movs	r2, #15
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	43db      	mvns	r3, r3
 8001b16:	693a      	ldr	r2, [r7, #16]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001b22:	d019      	beq.n	8001b58 <HAL_GPIO_Init+0x1ec>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	4a49      	ldr	r2, [pc, #292]	@ (8001c4c <HAL_GPIO_Init+0x2e0>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d013      	beq.n	8001b54 <HAL_GPIO_Init+0x1e8>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	4a48      	ldr	r2, [pc, #288]	@ (8001c50 <HAL_GPIO_Init+0x2e4>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d00d      	beq.n	8001b50 <HAL_GPIO_Init+0x1e4>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	4a47      	ldr	r2, [pc, #284]	@ (8001c54 <HAL_GPIO_Init+0x2e8>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d007      	beq.n	8001b4c <HAL_GPIO_Init+0x1e0>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	4a46      	ldr	r2, [pc, #280]	@ (8001c58 <HAL_GPIO_Init+0x2ec>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d101      	bne.n	8001b48 <HAL_GPIO_Init+0x1dc>
 8001b44:	2304      	movs	r3, #4
 8001b46:	e008      	b.n	8001b5a <HAL_GPIO_Init+0x1ee>
 8001b48:	2307      	movs	r3, #7
 8001b4a:	e006      	b.n	8001b5a <HAL_GPIO_Init+0x1ee>
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e004      	b.n	8001b5a <HAL_GPIO_Init+0x1ee>
 8001b50:	2302      	movs	r3, #2
 8001b52:	e002      	b.n	8001b5a <HAL_GPIO_Init+0x1ee>
 8001b54:	2301      	movs	r3, #1
 8001b56:	e000      	b.n	8001b5a <HAL_GPIO_Init+0x1ee>
 8001b58:	2300      	movs	r3, #0
 8001b5a:	697a      	ldr	r2, [r7, #20]
 8001b5c:	f002 0203 	and.w	r2, r2, #3
 8001b60:	0092      	lsls	r2, r2, #2
 8001b62:	4093      	lsls	r3, r2
 8001b64:	693a      	ldr	r2, [r7, #16]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b6a:	4937      	ldr	r1, [pc, #220]	@ (8001c48 <HAL_GPIO_Init+0x2dc>)
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	089b      	lsrs	r3, r3, #2
 8001b70:	3302      	adds	r3, #2
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b78:	4b38      	ldr	r3, [pc, #224]	@ (8001c5c <HAL_GPIO_Init+0x2f0>)
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	43db      	mvns	r3, r3
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	4013      	ands	r3, r2
 8001b86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d003      	beq.n	8001b9c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b9c:	4a2f      	ldr	r2, [pc, #188]	@ (8001c5c <HAL_GPIO_Init+0x2f0>)
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ba2:	4b2e      	ldr	r3, [pc, #184]	@ (8001c5c <HAL_GPIO_Init+0x2f0>)
 8001ba4:	68db      	ldr	r3, [r3, #12]
 8001ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	43db      	mvns	r3, r3
 8001bac:	693a      	ldr	r2, [r7, #16]
 8001bae:	4013      	ands	r3, r2
 8001bb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d003      	beq.n	8001bc6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001bc6:	4a25      	ldr	r2, [pc, #148]	@ (8001c5c <HAL_GPIO_Init+0x2f0>)
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001bcc:	4b23      	ldr	r3, [pc, #140]	@ (8001c5c <HAL_GPIO_Init+0x2f0>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d003      	beq.n	8001bf0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001be8:	693a      	ldr	r2, [r7, #16]
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	4313      	orrs	r3, r2
 8001bee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001bf0:	4a1a      	ldr	r2, [pc, #104]	@ (8001c5c <HAL_GPIO_Init+0x2f0>)
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001bf6:	4b19      	ldr	r3, [pc, #100]	@ (8001c5c <HAL_GPIO_Init+0x2f0>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	43db      	mvns	r3, r3
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	4013      	ands	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d003      	beq.n	8001c1a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	4313      	orrs	r3, r2
 8001c18:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001c1a:	4a10      	ldr	r2, [pc, #64]	@ (8001c5c <HAL_GPIO_Init+0x2f0>)
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	3301      	adds	r3, #1
 8001c24:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	f47f aea3 	bne.w	800197c <HAL_GPIO_Init+0x10>
  }
}
 8001c36:	bf00      	nop
 8001c38:	bf00      	nop
 8001c3a:	371c      	adds	r7, #28
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	40021000 	.word	0x40021000
 8001c48:	40010000 	.word	0x40010000
 8001c4c:	48000400 	.word	0x48000400
 8001c50:	48000800 	.word	0x48000800
 8001c54:	48000c00 	.word	0x48000c00
 8001c58:	48001000 	.word	0x48001000
 8001c5c:	40010400 	.word	0x40010400

08001c60 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001c64:	4b04      	ldr	r3, [pc, #16]	@ (8001c78 <HAL_PWREx_GetVoltageRange+0x18>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	40007000 	.word	0x40007000

08001c7c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b085      	sub	sp, #20
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c8a:	d130      	bne.n	8001cee <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c8c:	4b23      	ldr	r3, [pc, #140]	@ (8001d1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c98:	d038      	beq.n	8001d0c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c9a:	4b20      	ldr	r3, [pc, #128]	@ (8001d1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ca2:	4a1e      	ldr	r2, [pc, #120]	@ (8001d1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ca4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ca8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001caa:	4b1d      	ldr	r3, [pc, #116]	@ (8001d20 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2232      	movs	r2, #50	@ 0x32
 8001cb0:	fb02 f303 	mul.w	r3, r2, r3
 8001cb4:	4a1b      	ldr	r2, [pc, #108]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cba:	0c9b      	lsrs	r3, r3, #18
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001cc0:	e002      	b.n	8001cc8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	3b01      	subs	r3, #1
 8001cc6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001cc8:	4b14      	ldr	r3, [pc, #80]	@ (8001d1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cca:	695b      	ldr	r3, [r3, #20]
 8001ccc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cd4:	d102      	bne.n	8001cdc <HAL_PWREx_ControlVoltageScaling+0x60>
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d1f2      	bne.n	8001cc2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001cdc:	4b0f      	ldr	r3, [pc, #60]	@ (8001d1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cde:	695b      	ldr	r3, [r3, #20]
 8001ce0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ce4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ce8:	d110      	bne.n	8001d0c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e00f      	b.n	8001d0e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001cee:	4b0b      	ldr	r3, [pc, #44]	@ (8001d1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001cf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cfa:	d007      	beq.n	8001d0c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001cfc:	4b07      	ldr	r3, [pc, #28]	@ (8001d1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d04:	4a05      	ldr	r2, [pc, #20]	@ (8001d1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d06:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d0a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001d0c:	2300      	movs	r3, #0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3714      	adds	r7, #20
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	40007000 	.word	0x40007000
 8001d20:	20000000 	.word	0x20000000
 8001d24:	431bde83 	.word	0x431bde83

08001d28 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b088      	sub	sp, #32
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d102      	bne.n	8001d3c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	f000 bc02 	b.w	8002540 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d3c:	4b96      	ldr	r3, [pc, #600]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	f003 030c 	and.w	r3, r3, #12
 8001d44:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d46:	4b94      	ldr	r3, [pc, #592]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	f003 0303 	and.w	r3, r3, #3
 8001d4e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0310 	and.w	r3, r3, #16
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	f000 80e4 	beq.w	8001f26 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d007      	beq.n	8001d74 <HAL_RCC_OscConfig+0x4c>
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	2b0c      	cmp	r3, #12
 8001d68:	f040 808b 	bne.w	8001e82 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	f040 8087 	bne.w	8001e82 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d74:	4b88      	ldr	r3, [pc, #544]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0302 	and.w	r3, r3, #2
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d005      	beq.n	8001d8c <HAL_RCC_OscConfig+0x64>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d101      	bne.n	8001d8c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e3d9      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a1a      	ldr	r2, [r3, #32]
 8001d90:	4b81      	ldr	r3, [pc, #516]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0308 	and.w	r3, r3, #8
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d004      	beq.n	8001da6 <HAL_RCC_OscConfig+0x7e>
 8001d9c:	4b7e      	ldr	r3, [pc, #504]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001da4:	e005      	b.n	8001db2 <HAL_RCC_OscConfig+0x8a>
 8001da6:	4b7c      	ldr	r3, [pc, #496]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001da8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001dac:	091b      	lsrs	r3, r3, #4
 8001dae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d223      	bcs.n	8001dfe <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6a1b      	ldr	r3, [r3, #32]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f000 fd54 	bl	8002868 <RCC_SetFlashLatencyFromMSIRange>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e3ba      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001dca:	4b73      	ldr	r3, [pc, #460]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a72      	ldr	r2, [pc, #456]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001dd0:	f043 0308 	orr.w	r3, r3, #8
 8001dd4:	6013      	str	r3, [r2, #0]
 8001dd6:	4b70      	ldr	r3, [pc, #448]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a1b      	ldr	r3, [r3, #32]
 8001de2:	496d      	ldr	r1, [pc, #436]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001de8:	4b6b      	ldr	r3, [pc, #428]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	69db      	ldr	r3, [r3, #28]
 8001df4:	021b      	lsls	r3, r3, #8
 8001df6:	4968      	ldr	r1, [pc, #416]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	604b      	str	r3, [r1, #4]
 8001dfc:	e025      	b.n	8001e4a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001dfe:	4b66      	ldr	r3, [pc, #408]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a65      	ldr	r2, [pc, #404]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001e04:	f043 0308 	orr.w	r3, r3, #8
 8001e08:	6013      	str	r3, [r2, #0]
 8001e0a:	4b63      	ldr	r3, [pc, #396]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	4960      	ldr	r1, [pc, #384]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e1c:	4b5e      	ldr	r3, [pc, #376]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	69db      	ldr	r3, [r3, #28]
 8001e28:	021b      	lsls	r3, r3, #8
 8001e2a:	495b      	ldr	r1, [pc, #364]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d109      	bne.n	8001e4a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a1b      	ldr	r3, [r3, #32]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f000 fd14 	bl	8002868 <RCC_SetFlashLatencyFromMSIRange>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e37a      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e4a:	f000 fc81 	bl	8002750 <HAL_RCC_GetSysClockFreq>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	4b51      	ldr	r3, [pc, #324]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	091b      	lsrs	r3, r3, #4
 8001e56:	f003 030f 	and.w	r3, r3, #15
 8001e5a:	4950      	ldr	r1, [pc, #320]	@ (8001f9c <HAL_RCC_OscConfig+0x274>)
 8001e5c:	5ccb      	ldrb	r3, [r1, r3]
 8001e5e:	f003 031f 	and.w	r3, r3, #31
 8001e62:	fa22 f303 	lsr.w	r3, r2, r3
 8001e66:	4a4e      	ldr	r2, [pc, #312]	@ (8001fa0 <HAL_RCC_OscConfig+0x278>)
 8001e68:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e6a:	4b4e      	ldr	r3, [pc, #312]	@ (8001fa4 <HAL_RCC_OscConfig+0x27c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7fe fba4 	bl	80005bc <HAL_InitTick>
 8001e74:	4603      	mov	r3, r0
 8001e76:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001e78:	7bfb      	ldrb	r3, [r7, #15]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d052      	beq.n	8001f24 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001e7e:	7bfb      	ldrb	r3, [r7, #15]
 8001e80:	e35e      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d032      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e8a:	4b43      	ldr	r3, [pc, #268]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a42      	ldr	r2, [pc, #264]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001e90:	f043 0301 	orr.w	r3, r3, #1
 8001e94:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e96:	f7fe fbe1 	bl	800065c <HAL_GetTick>
 8001e9a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e9c:	e008      	b.n	8001eb0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e9e:	f7fe fbdd 	bl	800065c <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e347      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001eb0:	4b39      	ldr	r3, [pc, #228]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0302 	and.w	r3, r3, #2
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d0f0      	beq.n	8001e9e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ebc:	4b36      	ldr	r3, [pc, #216]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a35      	ldr	r2, [pc, #212]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001ec2:	f043 0308 	orr.w	r3, r3, #8
 8001ec6:	6013      	str	r3, [r2, #0]
 8001ec8:	4b33      	ldr	r3, [pc, #204]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6a1b      	ldr	r3, [r3, #32]
 8001ed4:	4930      	ldr	r1, [pc, #192]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001eda:	4b2f      	ldr	r3, [pc, #188]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	69db      	ldr	r3, [r3, #28]
 8001ee6:	021b      	lsls	r3, r3, #8
 8001ee8:	492b      	ldr	r1, [pc, #172]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001eea:	4313      	orrs	r3, r2
 8001eec:	604b      	str	r3, [r1, #4]
 8001eee:	e01a      	b.n	8001f26 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ef0:	4b29      	ldr	r3, [pc, #164]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a28      	ldr	r2, [pc, #160]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001ef6:	f023 0301 	bic.w	r3, r3, #1
 8001efa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001efc:	f7fe fbae 	bl	800065c <HAL_GetTick>
 8001f00:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f02:	e008      	b.n	8001f16 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f04:	f7fe fbaa 	bl	800065c <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d901      	bls.n	8001f16 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e314      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f16:	4b20      	ldr	r3, [pc, #128]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0302 	and.w	r3, r3, #2
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d1f0      	bne.n	8001f04 <HAL_RCC_OscConfig+0x1dc>
 8001f22:	e000      	b.n	8001f26 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f24:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d073      	beq.n	800201a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	2b08      	cmp	r3, #8
 8001f36:	d005      	beq.n	8001f44 <HAL_RCC_OscConfig+0x21c>
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	2b0c      	cmp	r3, #12
 8001f3c:	d10e      	bne.n	8001f5c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	2b03      	cmp	r3, #3
 8001f42:	d10b      	bne.n	8001f5c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f44:	4b14      	ldr	r3, [pc, #80]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d063      	beq.n	8002018 <HAL_RCC_OscConfig+0x2f0>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d15f      	bne.n	8002018 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e2f1      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f64:	d106      	bne.n	8001f74 <HAL_RCC_OscConfig+0x24c>
 8001f66:	4b0c      	ldr	r3, [pc, #48]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a0b      	ldr	r2, [pc, #44]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001f6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f70:	6013      	str	r3, [r2, #0]
 8001f72:	e025      	b.n	8001fc0 <HAL_RCC_OscConfig+0x298>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f7c:	d114      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x280>
 8001f7e:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a05      	ldr	r2, [pc, #20]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001f84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f88:	6013      	str	r3, [r2, #0]
 8001f8a:	4b03      	ldr	r3, [pc, #12]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a02      	ldr	r2, [pc, #8]	@ (8001f98 <HAL_RCC_OscConfig+0x270>)
 8001f90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f94:	6013      	str	r3, [r2, #0]
 8001f96:	e013      	b.n	8001fc0 <HAL_RCC_OscConfig+0x298>
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	08003010 	.word	0x08003010
 8001fa0:	20000000 	.word	0x20000000
 8001fa4:	20000004 	.word	0x20000004
 8001fa8:	4ba0      	ldr	r3, [pc, #640]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a9f      	ldr	r2, [pc, #636]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8001fae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fb2:	6013      	str	r3, [r2, #0]
 8001fb4:	4b9d      	ldr	r3, [pc, #628]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a9c      	ldr	r2, [pc, #624]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8001fba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d013      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc8:	f7fe fb48 	bl	800065c <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fd0:	f7fe fb44 	bl	800065c <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b64      	cmp	r3, #100	@ 0x64
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e2ae      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fe2:	4b92      	ldr	r3, [pc, #584]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d0f0      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x2a8>
 8001fee:	e014      	b.n	800201a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff0:	f7fe fb34 	bl	800065c <HAL_GetTick>
 8001ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ff6:	e008      	b.n	800200a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ff8:	f7fe fb30 	bl	800065c <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	2b64      	cmp	r3, #100	@ 0x64
 8002004:	d901      	bls.n	800200a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e29a      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800200a:	4b88      	ldr	r3, [pc, #544]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d1f0      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x2d0>
 8002016:	e000      	b.n	800201a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002018:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	2b00      	cmp	r3, #0
 8002024:	d060      	beq.n	80020e8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	2b04      	cmp	r3, #4
 800202a:	d005      	beq.n	8002038 <HAL_RCC_OscConfig+0x310>
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	2b0c      	cmp	r3, #12
 8002030:	d119      	bne.n	8002066 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	2b02      	cmp	r3, #2
 8002036:	d116      	bne.n	8002066 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002038:	4b7c      	ldr	r3, [pc, #496]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002040:	2b00      	cmp	r3, #0
 8002042:	d005      	beq.n	8002050 <HAL_RCC_OscConfig+0x328>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d101      	bne.n	8002050 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e277      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002050:	4b76      	ldr	r3, [pc, #472]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	061b      	lsls	r3, r3, #24
 800205e:	4973      	ldr	r1, [pc, #460]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8002060:	4313      	orrs	r3, r2
 8002062:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002064:	e040      	b.n	80020e8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	68db      	ldr	r3, [r3, #12]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d023      	beq.n	80020b6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800206e:	4b6f      	ldr	r3, [pc, #444]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a6e      	ldr	r2, [pc, #440]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8002074:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002078:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800207a:	f7fe faef 	bl	800065c <HAL_GetTick>
 800207e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002080:	e008      	b.n	8002094 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002082:	f7fe faeb 	bl	800065c <HAL_GetTick>
 8002086:	4602      	mov	r2, r0
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	2b02      	cmp	r3, #2
 800208e:	d901      	bls.n	8002094 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e255      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002094:	4b65      	ldr	r3, [pc, #404]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800209c:	2b00      	cmp	r3, #0
 800209e:	d0f0      	beq.n	8002082 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020a0:	4b62      	ldr	r3, [pc, #392]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	691b      	ldr	r3, [r3, #16]
 80020ac:	061b      	lsls	r3, r3, #24
 80020ae:	495f      	ldr	r1, [pc, #380]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 80020b0:	4313      	orrs	r3, r2
 80020b2:	604b      	str	r3, [r1, #4]
 80020b4:	e018      	b.n	80020e8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020b6:	4b5d      	ldr	r3, [pc, #372]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a5c      	ldr	r2, [pc, #368]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 80020bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80020c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c2:	f7fe facb 	bl	800065c <HAL_GetTick>
 80020c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020c8:	e008      	b.n	80020dc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020ca:	f7fe fac7 	bl	800065c <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d901      	bls.n	80020dc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	e231      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020dc:	4b53      	ldr	r3, [pc, #332]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1f0      	bne.n	80020ca <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0308 	and.w	r3, r3, #8
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d03c      	beq.n	800216e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	695b      	ldr	r3, [r3, #20]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d01c      	beq.n	8002136 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020fc:	4b4b      	ldr	r3, [pc, #300]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 80020fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002102:	4a4a      	ldr	r2, [pc, #296]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800210c:	f7fe faa6 	bl	800065c <HAL_GetTick>
 8002110:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002112:	e008      	b.n	8002126 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002114:	f7fe faa2 	bl	800065c <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b02      	cmp	r3, #2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e20c      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002126:	4b41      	ldr	r3, [pc, #260]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8002128:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	2b00      	cmp	r3, #0
 8002132:	d0ef      	beq.n	8002114 <HAL_RCC_OscConfig+0x3ec>
 8002134:	e01b      	b.n	800216e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002136:	4b3d      	ldr	r3, [pc, #244]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8002138:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800213c:	4a3b      	ldr	r2, [pc, #236]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 800213e:	f023 0301 	bic.w	r3, r3, #1
 8002142:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002146:	f7fe fa89 	bl	800065c <HAL_GetTick>
 800214a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800214c:	e008      	b.n	8002160 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800214e:	f7fe fa85 	bl	800065c <HAL_GetTick>
 8002152:	4602      	mov	r2, r0
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	2b02      	cmp	r3, #2
 800215a:	d901      	bls.n	8002160 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e1ef      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002160:	4b32      	ldr	r3, [pc, #200]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8002162:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	2b00      	cmp	r3, #0
 800216c:	d1ef      	bne.n	800214e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0304 	and.w	r3, r3, #4
 8002176:	2b00      	cmp	r3, #0
 8002178:	f000 80a6 	beq.w	80022c8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800217c:	2300      	movs	r3, #0
 800217e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002180:	4b2a      	ldr	r3, [pc, #168]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8002182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002184:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d10d      	bne.n	80021a8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800218c:	4b27      	ldr	r3, [pc, #156]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 800218e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002190:	4a26      	ldr	r2, [pc, #152]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8002192:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002196:	6593      	str	r3, [r2, #88]	@ 0x58
 8002198:	4b24      	ldr	r3, [pc, #144]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 800219a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800219c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021a0:	60bb      	str	r3, [r7, #8]
 80021a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021a4:	2301      	movs	r3, #1
 80021a6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021a8:	4b21      	ldr	r3, [pc, #132]	@ (8002230 <HAL_RCC_OscConfig+0x508>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d118      	bne.n	80021e6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002230 <HAL_RCC_OscConfig+0x508>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a1d      	ldr	r2, [pc, #116]	@ (8002230 <HAL_RCC_OscConfig+0x508>)
 80021ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021be:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021c0:	f7fe fa4c 	bl	800065c <HAL_GetTick>
 80021c4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021c6:	e008      	b.n	80021da <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021c8:	f7fe fa48 	bl	800065c <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d901      	bls.n	80021da <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e1b2      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021da:	4b15      	ldr	r3, [pc, #84]	@ (8002230 <HAL_RCC_OscConfig+0x508>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d0f0      	beq.n	80021c8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d108      	bne.n	8002200 <HAL_RCC_OscConfig+0x4d8>
 80021ee:	4b0f      	ldr	r3, [pc, #60]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 80021f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021f4:	4a0d      	ldr	r2, [pc, #52]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 80021f6:	f043 0301 	orr.w	r3, r3, #1
 80021fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021fe:	e029      	b.n	8002254 <HAL_RCC_OscConfig+0x52c>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	2b05      	cmp	r3, #5
 8002206:	d115      	bne.n	8002234 <HAL_RCC_OscConfig+0x50c>
 8002208:	4b08      	ldr	r3, [pc, #32]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 800220a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800220e:	4a07      	ldr	r2, [pc, #28]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8002210:	f043 0304 	orr.w	r3, r3, #4
 8002214:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002218:	4b04      	ldr	r3, [pc, #16]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 800221a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800221e:	4a03      	ldr	r2, [pc, #12]	@ (800222c <HAL_RCC_OscConfig+0x504>)
 8002220:	f043 0301 	orr.w	r3, r3, #1
 8002224:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002228:	e014      	b.n	8002254 <HAL_RCC_OscConfig+0x52c>
 800222a:	bf00      	nop
 800222c:	40021000 	.word	0x40021000
 8002230:	40007000 	.word	0x40007000
 8002234:	4b9a      	ldr	r3, [pc, #616]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 8002236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800223a:	4a99      	ldr	r2, [pc, #612]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 800223c:	f023 0301 	bic.w	r3, r3, #1
 8002240:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002244:	4b96      	ldr	r3, [pc, #600]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 8002246:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800224a:	4a95      	ldr	r2, [pc, #596]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 800224c:	f023 0304 	bic.w	r3, r3, #4
 8002250:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d016      	beq.n	800228a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800225c:	f7fe f9fe 	bl	800065c <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002262:	e00a      	b.n	800227a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002264:	f7fe f9fa 	bl	800065c <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002272:	4293      	cmp	r3, r2
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e162      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800227a:	4b89      	ldr	r3, [pc, #548]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 800227c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002280:	f003 0302 	and.w	r3, r3, #2
 8002284:	2b00      	cmp	r3, #0
 8002286:	d0ed      	beq.n	8002264 <HAL_RCC_OscConfig+0x53c>
 8002288:	e015      	b.n	80022b6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800228a:	f7fe f9e7 	bl	800065c <HAL_GetTick>
 800228e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002290:	e00a      	b.n	80022a8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002292:	f7fe f9e3 	bl	800065c <HAL_GetTick>
 8002296:	4602      	mov	r2, r0
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d901      	bls.n	80022a8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80022a4:	2303      	movs	r3, #3
 80022a6:	e14b      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022a8:	4b7d      	ldr	r3, [pc, #500]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 80022aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022ae:	f003 0302 	and.w	r3, r3, #2
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d1ed      	bne.n	8002292 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022b6:	7ffb      	ldrb	r3, [r7, #31]
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d105      	bne.n	80022c8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022bc:	4b78      	ldr	r3, [pc, #480]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 80022be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c0:	4a77      	ldr	r2, [pc, #476]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 80022c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022c6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0320 	and.w	r3, r3, #32
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d03c      	beq.n	800234e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d01c      	beq.n	8002316 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80022dc:	4b70      	ldr	r3, [pc, #448]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 80022de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022e2:	4a6f      	ldr	r2, [pc, #444]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 80022e4:	f043 0301 	orr.w	r3, r3, #1
 80022e8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022ec:	f7fe f9b6 	bl	800065c <HAL_GetTick>
 80022f0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022f2:	e008      	b.n	8002306 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022f4:	f7fe f9b2 	bl	800065c <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e11c      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002306:	4b66      	ldr	r3, [pc, #408]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 8002308:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800230c:	f003 0302 	and.w	r3, r3, #2
 8002310:	2b00      	cmp	r3, #0
 8002312:	d0ef      	beq.n	80022f4 <HAL_RCC_OscConfig+0x5cc>
 8002314:	e01b      	b.n	800234e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002316:	4b62      	ldr	r3, [pc, #392]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 8002318:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800231c:	4a60      	ldr	r2, [pc, #384]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 800231e:	f023 0301 	bic.w	r3, r3, #1
 8002322:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002326:	f7fe f999 	bl	800065c <HAL_GetTick>
 800232a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800232c:	e008      	b.n	8002340 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800232e:	f7fe f995 	bl	800065c <HAL_GetTick>
 8002332:	4602      	mov	r2, r0
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	2b02      	cmp	r3, #2
 800233a:	d901      	bls.n	8002340 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800233c:	2303      	movs	r3, #3
 800233e:	e0ff      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002340:	4b57      	ldr	r3, [pc, #348]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 8002342:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d1ef      	bne.n	800232e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002352:	2b00      	cmp	r3, #0
 8002354:	f000 80f3 	beq.w	800253e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800235c:	2b02      	cmp	r3, #2
 800235e:	f040 80c9 	bne.w	80024f4 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002362:	4b4f      	ldr	r3, [pc, #316]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	f003 0203 	and.w	r2, r3, #3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002372:	429a      	cmp	r2, r3
 8002374:	d12c      	bne.n	80023d0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002380:	3b01      	subs	r3, #1
 8002382:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002384:	429a      	cmp	r2, r3
 8002386:	d123      	bne.n	80023d0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002392:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002394:	429a      	cmp	r2, r3
 8002396:	d11b      	bne.n	80023d0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023a2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d113      	bne.n	80023d0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023b2:	085b      	lsrs	r3, r3, #1
 80023b4:	3b01      	subs	r3, #1
 80023b6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d109      	bne.n	80023d0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c6:	085b      	lsrs	r3, r3, #1
 80023c8:	3b01      	subs	r3, #1
 80023ca:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d06b      	beq.n	80024a8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	2b0c      	cmp	r3, #12
 80023d4:	d062      	beq.n	800249c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80023d6:	4b32      	ldr	r3, [pc, #200]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e0ac      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80023e6:	4b2e      	ldr	r3, [pc, #184]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a2d      	ldr	r2, [pc, #180]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 80023ec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023f0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80023f2:	f7fe f933 	bl	800065c <HAL_GetTick>
 80023f6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023f8:	e008      	b.n	800240c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023fa:	f7fe f92f 	bl	800065c <HAL_GetTick>
 80023fe:	4602      	mov	r2, r0
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	2b02      	cmp	r3, #2
 8002406:	d901      	bls.n	800240c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002408:	2303      	movs	r3, #3
 800240a:	e099      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800240c:	4b24      	ldr	r3, [pc, #144]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d1f0      	bne.n	80023fa <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002418:	4b21      	ldr	r3, [pc, #132]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 800241a:	68da      	ldr	r2, [r3, #12]
 800241c:	4b21      	ldr	r3, [pc, #132]	@ (80024a4 <HAL_RCC_OscConfig+0x77c>)
 800241e:	4013      	ands	r3, r2
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002424:	687a      	ldr	r2, [r7, #4]
 8002426:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002428:	3a01      	subs	r2, #1
 800242a:	0112      	lsls	r2, r2, #4
 800242c:	4311      	orrs	r1, r2
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002432:	0212      	lsls	r2, r2, #8
 8002434:	4311      	orrs	r1, r2
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800243a:	0852      	lsrs	r2, r2, #1
 800243c:	3a01      	subs	r2, #1
 800243e:	0552      	lsls	r2, r2, #21
 8002440:	4311      	orrs	r1, r2
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002446:	0852      	lsrs	r2, r2, #1
 8002448:	3a01      	subs	r2, #1
 800244a:	0652      	lsls	r2, r2, #25
 800244c:	4311      	orrs	r1, r2
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002452:	06d2      	lsls	r2, r2, #27
 8002454:	430a      	orrs	r2, r1
 8002456:	4912      	ldr	r1, [pc, #72]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 8002458:	4313      	orrs	r3, r2
 800245a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800245c:	4b10      	ldr	r3, [pc, #64]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a0f      	ldr	r2, [pc, #60]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 8002462:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002466:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002468:	4b0d      	ldr	r3, [pc, #52]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	4a0c      	ldr	r2, [pc, #48]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 800246e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002472:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002474:	f7fe f8f2 	bl	800065c <HAL_GetTick>
 8002478:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800247a:	e008      	b.n	800248e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800247c:	f7fe f8ee 	bl	800065c <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d901      	bls.n	800248e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e058      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800248e:	4b04      	ldr	r3, [pc, #16]	@ (80024a0 <HAL_RCC_OscConfig+0x778>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d0f0      	beq.n	800247c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800249a:	e050      	b.n	800253e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	e04f      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
 80024a0:	40021000 	.word	0x40021000
 80024a4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024a8:	4b27      	ldr	r3, [pc, #156]	@ (8002548 <HAL_RCC_OscConfig+0x820>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d144      	bne.n	800253e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80024b4:	4b24      	ldr	r3, [pc, #144]	@ (8002548 <HAL_RCC_OscConfig+0x820>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a23      	ldr	r2, [pc, #140]	@ (8002548 <HAL_RCC_OscConfig+0x820>)
 80024ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024be:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80024c0:	4b21      	ldr	r3, [pc, #132]	@ (8002548 <HAL_RCC_OscConfig+0x820>)
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	4a20      	ldr	r2, [pc, #128]	@ (8002548 <HAL_RCC_OscConfig+0x820>)
 80024c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024ca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80024cc:	f7fe f8c6 	bl	800065c <HAL_GetTick>
 80024d0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024d2:	e008      	b.n	80024e6 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024d4:	f7fe f8c2 	bl	800065c <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d901      	bls.n	80024e6 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e02c      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024e6:	4b18      	ldr	r3, [pc, #96]	@ (8002548 <HAL_RCC_OscConfig+0x820>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d0f0      	beq.n	80024d4 <HAL_RCC_OscConfig+0x7ac>
 80024f2:	e024      	b.n	800253e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024f4:	69bb      	ldr	r3, [r7, #24]
 80024f6:	2b0c      	cmp	r3, #12
 80024f8:	d01f      	beq.n	800253a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024fa:	4b13      	ldr	r3, [pc, #76]	@ (8002548 <HAL_RCC_OscConfig+0x820>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a12      	ldr	r2, [pc, #72]	@ (8002548 <HAL_RCC_OscConfig+0x820>)
 8002500:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002504:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002506:	f7fe f8a9 	bl	800065c <HAL_GetTick>
 800250a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800250c:	e008      	b.n	8002520 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800250e:	f7fe f8a5 	bl	800065c <HAL_GetTick>
 8002512:	4602      	mov	r2, r0
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d901      	bls.n	8002520 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e00f      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002520:	4b09      	ldr	r3, [pc, #36]	@ (8002548 <HAL_RCC_OscConfig+0x820>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d1f0      	bne.n	800250e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800252c:	4b06      	ldr	r3, [pc, #24]	@ (8002548 <HAL_RCC_OscConfig+0x820>)
 800252e:	68da      	ldr	r2, [r3, #12]
 8002530:	4905      	ldr	r1, [pc, #20]	@ (8002548 <HAL_RCC_OscConfig+0x820>)
 8002532:	4b06      	ldr	r3, [pc, #24]	@ (800254c <HAL_RCC_OscConfig+0x824>)
 8002534:	4013      	ands	r3, r2
 8002536:	60cb      	str	r3, [r1, #12]
 8002538:	e001      	b.n	800253e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e000      	b.n	8002540 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800253e:	2300      	movs	r3, #0
}
 8002540:	4618      	mov	r0, r3
 8002542:	3720      	adds	r7, #32
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	40021000 	.word	0x40021000
 800254c:	feeefffc 	.word	0xfeeefffc

08002550 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d101      	bne.n	8002564 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e0e7      	b.n	8002734 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002564:	4b75      	ldr	r3, [pc, #468]	@ (800273c <HAL_RCC_ClockConfig+0x1ec>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0307 	and.w	r3, r3, #7
 800256c:	683a      	ldr	r2, [r7, #0]
 800256e:	429a      	cmp	r2, r3
 8002570:	d910      	bls.n	8002594 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002572:	4b72      	ldr	r3, [pc, #456]	@ (800273c <HAL_RCC_ClockConfig+0x1ec>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f023 0207 	bic.w	r2, r3, #7
 800257a:	4970      	ldr	r1, [pc, #448]	@ (800273c <HAL_RCC_ClockConfig+0x1ec>)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	4313      	orrs	r3, r2
 8002580:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002582:	4b6e      	ldr	r3, [pc, #440]	@ (800273c <HAL_RCC_ClockConfig+0x1ec>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0307 	and.w	r3, r3, #7
 800258a:	683a      	ldr	r2, [r7, #0]
 800258c:	429a      	cmp	r2, r3
 800258e:	d001      	beq.n	8002594 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e0cf      	b.n	8002734 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	2b00      	cmp	r3, #0
 800259e:	d010      	beq.n	80025c2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	4b66      	ldr	r3, [pc, #408]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d908      	bls.n	80025c2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025b0:	4b63      	ldr	r3, [pc, #396]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	4960      	ldr	r1, [pc, #384]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 80025be:	4313      	orrs	r3, r2
 80025c0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d04c      	beq.n	8002668 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	2b03      	cmp	r3, #3
 80025d4:	d107      	bne.n	80025e6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025d6:	4b5a      	ldr	r3, [pc, #360]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d121      	bne.n	8002626 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e0a6      	b.n	8002734 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d107      	bne.n	80025fe <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025ee:	4b54      	ldr	r3, [pc, #336]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d115      	bne.n	8002626 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e09a      	b.n	8002734 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d107      	bne.n	8002616 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002606:	4b4e      	ldr	r3, [pc, #312]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d109      	bne.n	8002626 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e08e      	b.n	8002734 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002616:	4b4a      	ldr	r3, [pc, #296]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e086      	b.n	8002734 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002626:	4b46      	ldr	r3, [pc, #280]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f023 0203 	bic.w	r2, r3, #3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	4943      	ldr	r1, [pc, #268]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 8002634:	4313      	orrs	r3, r2
 8002636:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002638:	f7fe f810 	bl	800065c <HAL_GetTick>
 800263c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800263e:	e00a      	b.n	8002656 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002640:	f7fe f80c 	bl	800065c <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800264e:	4293      	cmp	r3, r2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e06e      	b.n	8002734 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002656:	4b3a      	ldr	r3, [pc, #232]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 020c 	and.w	r2, r3, #12
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	429a      	cmp	r2, r3
 8002666:	d1eb      	bne.n	8002640 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0302 	and.w	r3, r3, #2
 8002670:	2b00      	cmp	r3, #0
 8002672:	d010      	beq.n	8002696 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689a      	ldr	r2, [r3, #8]
 8002678:	4b31      	ldr	r3, [pc, #196]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002680:	429a      	cmp	r2, r3
 8002682:	d208      	bcs.n	8002696 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002684:	4b2e      	ldr	r3, [pc, #184]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	492b      	ldr	r1, [pc, #172]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 8002692:	4313      	orrs	r3, r2
 8002694:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002696:	4b29      	ldr	r3, [pc, #164]	@ (800273c <HAL_RCC_ClockConfig+0x1ec>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0307 	and.w	r3, r3, #7
 800269e:	683a      	ldr	r2, [r7, #0]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d210      	bcs.n	80026c6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026a4:	4b25      	ldr	r3, [pc, #148]	@ (800273c <HAL_RCC_ClockConfig+0x1ec>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f023 0207 	bic.w	r2, r3, #7
 80026ac:	4923      	ldr	r1, [pc, #140]	@ (800273c <HAL_RCC_ClockConfig+0x1ec>)
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026b4:	4b21      	ldr	r3, [pc, #132]	@ (800273c <HAL_RCC_ClockConfig+0x1ec>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0307 	and.w	r3, r3, #7
 80026bc:	683a      	ldr	r2, [r7, #0]
 80026be:	429a      	cmp	r2, r3
 80026c0:	d001      	beq.n	80026c6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e036      	b.n	8002734 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0304 	and.w	r3, r3, #4
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d008      	beq.n	80026e4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	4918      	ldr	r1, [pc, #96]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0308 	and.w	r3, r3, #8
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d009      	beq.n	8002704 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026f0:	4b13      	ldr	r3, [pc, #76]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	691b      	ldr	r3, [r3, #16]
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	4910      	ldr	r1, [pc, #64]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 8002700:	4313      	orrs	r3, r2
 8002702:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002704:	f000 f824 	bl	8002750 <HAL_RCC_GetSysClockFreq>
 8002708:	4602      	mov	r2, r0
 800270a:	4b0d      	ldr	r3, [pc, #52]	@ (8002740 <HAL_RCC_ClockConfig+0x1f0>)
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	091b      	lsrs	r3, r3, #4
 8002710:	f003 030f 	and.w	r3, r3, #15
 8002714:	490b      	ldr	r1, [pc, #44]	@ (8002744 <HAL_RCC_ClockConfig+0x1f4>)
 8002716:	5ccb      	ldrb	r3, [r1, r3]
 8002718:	f003 031f 	and.w	r3, r3, #31
 800271c:	fa22 f303 	lsr.w	r3, r2, r3
 8002720:	4a09      	ldr	r2, [pc, #36]	@ (8002748 <HAL_RCC_ClockConfig+0x1f8>)
 8002722:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002724:	4b09      	ldr	r3, [pc, #36]	@ (800274c <HAL_RCC_ClockConfig+0x1fc>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4618      	mov	r0, r3
 800272a:	f7fd ff47 	bl	80005bc <HAL_InitTick>
 800272e:	4603      	mov	r3, r0
 8002730:	72fb      	strb	r3, [r7, #11]

  return status;
 8002732:	7afb      	ldrb	r3, [r7, #11]
}
 8002734:	4618      	mov	r0, r3
 8002736:	3710      	adds	r7, #16
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	40022000 	.word	0x40022000
 8002740:	40021000 	.word	0x40021000
 8002744:	08003010 	.word	0x08003010
 8002748:	20000000 	.word	0x20000000
 800274c:	20000004 	.word	0x20000004

08002750 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002750:	b480      	push	{r7}
 8002752:	b089      	sub	sp, #36	@ 0x24
 8002754:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002756:	2300      	movs	r3, #0
 8002758:	61fb      	str	r3, [r7, #28]
 800275a:	2300      	movs	r3, #0
 800275c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800275e:	4b3e      	ldr	r3, [pc, #248]	@ (8002858 <HAL_RCC_GetSysClockFreq+0x108>)
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	f003 030c 	and.w	r3, r3, #12
 8002766:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002768:	4b3b      	ldr	r3, [pc, #236]	@ (8002858 <HAL_RCC_GetSysClockFreq+0x108>)
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	f003 0303 	and.w	r3, r3, #3
 8002770:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d005      	beq.n	8002784 <HAL_RCC_GetSysClockFreq+0x34>
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	2b0c      	cmp	r3, #12
 800277c:	d121      	bne.n	80027c2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d11e      	bne.n	80027c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002784:	4b34      	ldr	r3, [pc, #208]	@ (8002858 <HAL_RCC_GetSysClockFreq+0x108>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0308 	and.w	r3, r3, #8
 800278c:	2b00      	cmp	r3, #0
 800278e:	d107      	bne.n	80027a0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002790:	4b31      	ldr	r3, [pc, #196]	@ (8002858 <HAL_RCC_GetSysClockFreq+0x108>)
 8002792:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002796:	0a1b      	lsrs	r3, r3, #8
 8002798:	f003 030f 	and.w	r3, r3, #15
 800279c:	61fb      	str	r3, [r7, #28]
 800279e:	e005      	b.n	80027ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80027a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002858 <HAL_RCC_GetSysClockFreq+0x108>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	091b      	lsrs	r3, r3, #4
 80027a6:	f003 030f 	and.w	r3, r3, #15
 80027aa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80027ac:	4a2b      	ldr	r2, [pc, #172]	@ (800285c <HAL_RCC_GetSysClockFreq+0x10c>)
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027b4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d10d      	bne.n	80027d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027c0:	e00a      	b.n	80027d8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	2b04      	cmp	r3, #4
 80027c6:	d102      	bne.n	80027ce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80027c8:	4b25      	ldr	r3, [pc, #148]	@ (8002860 <HAL_RCC_GetSysClockFreq+0x110>)
 80027ca:	61bb      	str	r3, [r7, #24]
 80027cc:	e004      	b.n	80027d8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	2b08      	cmp	r3, #8
 80027d2:	d101      	bne.n	80027d8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80027d4:	4b23      	ldr	r3, [pc, #140]	@ (8002864 <HAL_RCC_GetSysClockFreq+0x114>)
 80027d6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	2b0c      	cmp	r3, #12
 80027dc:	d134      	bne.n	8002848 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80027de:	4b1e      	ldr	r3, [pc, #120]	@ (8002858 <HAL_RCC_GetSysClockFreq+0x108>)
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	f003 0303 	and.w	r3, r3, #3
 80027e6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d003      	beq.n	80027f6 <HAL_RCC_GetSysClockFreq+0xa6>
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	2b03      	cmp	r3, #3
 80027f2:	d003      	beq.n	80027fc <HAL_RCC_GetSysClockFreq+0xac>
 80027f4:	e005      	b.n	8002802 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80027f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002860 <HAL_RCC_GetSysClockFreq+0x110>)
 80027f8:	617b      	str	r3, [r7, #20]
      break;
 80027fa:	e005      	b.n	8002808 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80027fc:	4b19      	ldr	r3, [pc, #100]	@ (8002864 <HAL_RCC_GetSysClockFreq+0x114>)
 80027fe:	617b      	str	r3, [r7, #20]
      break;
 8002800:	e002      	b.n	8002808 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	617b      	str	r3, [r7, #20]
      break;
 8002806:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002808:	4b13      	ldr	r3, [pc, #76]	@ (8002858 <HAL_RCC_GetSysClockFreq+0x108>)
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	091b      	lsrs	r3, r3, #4
 800280e:	f003 0307 	and.w	r3, r3, #7
 8002812:	3301      	adds	r3, #1
 8002814:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002816:	4b10      	ldr	r3, [pc, #64]	@ (8002858 <HAL_RCC_GetSysClockFreq+0x108>)
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	0a1b      	lsrs	r3, r3, #8
 800281c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002820:	697a      	ldr	r2, [r7, #20]
 8002822:	fb03 f202 	mul.w	r2, r3, r2
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	fbb2 f3f3 	udiv	r3, r2, r3
 800282c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800282e:	4b0a      	ldr	r3, [pc, #40]	@ (8002858 <HAL_RCC_GetSysClockFreq+0x108>)
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	0e5b      	lsrs	r3, r3, #25
 8002834:	f003 0303 	and.w	r3, r3, #3
 8002838:	3301      	adds	r3, #1
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	fbb2 f3f3 	udiv	r3, r2, r3
 8002846:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002848:	69bb      	ldr	r3, [r7, #24]
}
 800284a:	4618      	mov	r0, r3
 800284c:	3724      	adds	r7, #36	@ 0x24
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	40021000 	.word	0x40021000
 800285c:	08003020 	.word	0x08003020
 8002860:	00f42400 	.word	0x00f42400
 8002864:	007a1200 	.word	0x007a1200

08002868 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002870:	2300      	movs	r3, #0
 8002872:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002874:	4b2a      	ldr	r3, [pc, #168]	@ (8002920 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002878:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d003      	beq.n	8002888 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002880:	f7ff f9ee 	bl	8001c60 <HAL_PWREx_GetVoltageRange>
 8002884:	6178      	str	r0, [r7, #20]
 8002886:	e014      	b.n	80028b2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002888:	4b25      	ldr	r3, [pc, #148]	@ (8002920 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800288a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800288c:	4a24      	ldr	r2, [pc, #144]	@ (8002920 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800288e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002892:	6593      	str	r3, [r2, #88]	@ 0x58
 8002894:	4b22      	ldr	r3, [pc, #136]	@ (8002920 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002898:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800289c:	60fb      	str	r3, [r7, #12]
 800289e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80028a0:	f7ff f9de 	bl	8001c60 <HAL_PWREx_GetVoltageRange>
 80028a4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80028a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002920 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028aa:	4a1d      	ldr	r2, [pc, #116]	@ (8002920 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028b0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028b8:	d10b      	bne.n	80028d2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2b80      	cmp	r3, #128	@ 0x80
 80028be:	d919      	bls.n	80028f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2ba0      	cmp	r3, #160	@ 0xa0
 80028c4:	d902      	bls.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028c6:	2302      	movs	r3, #2
 80028c8:	613b      	str	r3, [r7, #16]
 80028ca:	e013      	b.n	80028f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028cc:	2301      	movs	r3, #1
 80028ce:	613b      	str	r3, [r7, #16]
 80028d0:	e010      	b.n	80028f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2b80      	cmp	r3, #128	@ 0x80
 80028d6:	d902      	bls.n	80028de <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80028d8:	2303      	movs	r3, #3
 80028da:	613b      	str	r3, [r7, #16]
 80028dc:	e00a      	b.n	80028f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2b80      	cmp	r3, #128	@ 0x80
 80028e2:	d102      	bne.n	80028ea <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028e4:	2302      	movs	r3, #2
 80028e6:	613b      	str	r3, [r7, #16]
 80028e8:	e004      	b.n	80028f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2b70      	cmp	r3, #112	@ 0x70
 80028ee:	d101      	bne.n	80028f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028f0:	2301      	movs	r3, #1
 80028f2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002924 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f023 0207 	bic.w	r2, r3, #7
 80028fc:	4909      	ldr	r1, [pc, #36]	@ (8002924 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	4313      	orrs	r3, r2
 8002902:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002904:	4b07      	ldr	r3, [pc, #28]	@ (8002924 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0307 	and.w	r3, r3, #7
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	429a      	cmp	r2, r3
 8002910:	d001      	beq.n	8002916 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e000      	b.n	8002918 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002916:	2300      	movs	r3, #0
}
 8002918:	4618      	mov	r0, r3
 800291a:	3718      	adds	r7, #24
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40021000 	.word	0x40021000
 8002924:	40022000 	.word	0x40022000

08002928 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002930:	2300      	movs	r3, #0
 8002932:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002934:	2300      	movs	r3, #0
 8002936:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002940:	2b00      	cmp	r3, #0
 8002942:	d031      	beq.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002948:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800294c:	d01a      	beq.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800294e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002952:	d814      	bhi.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002954:	2b00      	cmp	r3, #0
 8002956:	d009      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002958:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800295c:	d10f      	bne.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800295e:	4b5d      	ldr	r3, [pc, #372]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	4a5c      	ldr	r2, [pc, #368]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002964:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002968:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800296a:	e00c      	b.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	3304      	adds	r3, #4
 8002970:	2100      	movs	r1, #0
 8002972:	4618      	mov	r0, r3
 8002974:	f000 fa22 	bl	8002dbc <RCCEx_PLLSAI1_Config>
 8002978:	4603      	mov	r3, r0
 800297a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800297c:	e003      	b.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	74fb      	strb	r3, [r7, #19]
      break;
 8002982:	e000      	b.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002984:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002986:	7cfb      	ldrb	r3, [r7, #19]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d10b      	bne.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800298c:	4b51      	ldr	r3, [pc, #324]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800298e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002992:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299a:	494e      	ldr	r1, [pc, #312]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800299c:	4313      	orrs	r3, r2
 800299e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80029a2:	e001      	b.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029a4:	7cfb      	ldrb	r3, [r7, #19]
 80029a6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	f000 809e 	beq.w	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029b6:	2300      	movs	r3, #0
 80029b8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80029ba:	4b46      	ldr	r3, [pc, #280]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80029bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80029c6:	2301      	movs	r3, #1
 80029c8:	e000      	b.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80029ca:	2300      	movs	r3, #0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00d      	beq.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029d0:	4b40      	ldr	r3, [pc, #256]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80029d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029d4:	4a3f      	ldr	r2, [pc, #252]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80029d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029da:	6593      	str	r3, [r2, #88]	@ 0x58
 80029dc:	4b3d      	ldr	r3, [pc, #244]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80029de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029e4:	60bb      	str	r3, [r7, #8]
 80029e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029e8:	2301      	movs	r3, #1
 80029ea:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029ec:	4b3a      	ldr	r3, [pc, #232]	@ (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a39      	ldr	r2, [pc, #228]	@ (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80029f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029f6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80029f8:	f7fd fe30 	bl	800065c <HAL_GetTick>
 80029fc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80029fe:	e009      	b.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a00:	f7fd fe2c 	bl	800065c <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d902      	bls.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	74fb      	strb	r3, [r7, #19]
        break;
 8002a12:	e005      	b.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a14:	4b30      	ldr	r3, [pc, #192]	@ (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d0ef      	beq.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002a20:	7cfb      	ldrb	r3, [r7, #19]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d15a      	bne.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a26:	4b2b      	ldr	r3, [pc, #172]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a30:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d01e      	beq.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a3c:	697a      	ldr	r2, [r7, #20]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d019      	beq.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a42:	4b24      	ldr	r3, [pc, #144]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a4c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a4e:	4b21      	ldr	r3, [pc, #132]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a54:	4a1f      	ldr	r2, [pc, #124]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a5a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a5e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a64:	4a1b      	ldr	r2, [pc, #108]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a6e:	4a19      	ldr	r2, [pc, #100]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d016      	beq.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a80:	f7fd fdec 	bl	800065c <HAL_GetTick>
 8002a84:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a86:	e00b      	b.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a88:	f7fd fde8 	bl	800065c <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d902      	bls.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	74fb      	strb	r3, [r7, #19]
            break;
 8002a9e:	e006      	b.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aa6:	f003 0302 	and.w	r3, r3, #2
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d0ec      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002aae:	7cfb      	ldrb	r3, [r7, #19]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d10b      	bne.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ab4:	4b07      	ldr	r3, [pc, #28]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aba:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ac2:	4904      	ldr	r1, [pc, #16]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002aca:	e009      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002acc:	7cfb      	ldrb	r3, [r7, #19]
 8002ace:	74bb      	strb	r3, [r7, #18]
 8002ad0:	e006      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002ad2:	bf00      	nop
 8002ad4:	40021000 	.word	0x40021000
 8002ad8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002adc:	7cfb      	ldrb	r3, [r7, #19]
 8002ade:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ae0:	7c7b      	ldrb	r3, [r7, #17]
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d105      	bne.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ae6:	4b8d      	ldr	r3, [pc, #564]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aea:	4a8c      	ldr	r2, [pc, #560]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002aec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002af0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00a      	beq.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002afe:	4b87      	ldr	r3, [pc, #540]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b04:	f023 0203 	bic.w	r2, r3, #3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a1b      	ldr	r3, [r3, #32]
 8002b0c:	4983      	ldr	r1, [pc, #524]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d00a      	beq.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b20:	4b7e      	ldr	r3, [pc, #504]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b26:	f023 020c 	bic.w	r2, r3, #12
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2e:	497b      	ldr	r1, [pc, #492]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0304 	and.w	r3, r3, #4
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00a      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b42:	4b76      	ldr	r3, [pc, #472]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b48:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b50:	4972      	ldr	r1, [pc, #456]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0320 	and.w	r3, r3, #32
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d00a      	beq.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b64:	4b6d      	ldr	r3, [pc, #436]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b6a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b72:	496a      	ldr	r1, [pc, #424]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d00a      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002b86:	4b65      	ldr	r3, [pc, #404]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b8c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b94:	4961      	ldr	r1, [pc, #388]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d00a      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002ba8:	4b5c      	ldr	r3, [pc, #368]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb6:	4959      	ldr	r1, [pc, #356]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d00a      	beq.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002bca:	4b54      	ldr	r3, [pc, #336]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bd0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd8:	4950      	ldr	r1, [pc, #320]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00a      	beq.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002bec:	4b4b      	ldr	r3, [pc, #300]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bf2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bfa:	4948      	ldr	r1, [pc, #288]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d00a      	beq.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c0e:	4b43      	ldr	r3, [pc, #268]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c14:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c1c:	493f      	ldr	r1, [pc, #252]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d028      	beq.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c30:	4b3a      	ldr	r3, [pc, #232]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c36:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c3e:	4937      	ldr	r1, [pc, #220]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c4e:	d106      	bne.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c50:	4b32      	ldr	r3, [pc, #200]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	4a31      	ldr	r2, [pc, #196]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002c56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c5a:	60d3      	str	r3, [r2, #12]
 8002c5c:	e011      	b.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c62:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c66:	d10c      	bne.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	3304      	adds	r3, #4
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f000 f8a4 	bl	8002dbc <RCCEx_PLLSAI1_Config>
 8002c74:	4603      	mov	r3, r0
 8002c76:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002c78:	7cfb      	ldrb	r3, [r7, #19]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8002c7e:	7cfb      	ldrb	r3, [r7, #19]
 8002c80:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d028      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002c8e:	4b23      	ldr	r3, [pc, #140]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c94:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c9c:	491f      	ldr	r1, [pc, #124]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ca8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cac:	d106      	bne.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002cae:	4b1b      	ldr	r3, [pc, #108]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	4a1a      	ldr	r2, [pc, #104]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002cb4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002cb8:	60d3      	str	r3, [r2, #12]
 8002cba:	e011      	b.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cc0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002cc4:	d10c      	bne.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	3304      	adds	r3, #4
 8002cca:	2101      	movs	r1, #1
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f000 f875 	bl	8002dbc <RCCEx_PLLSAI1_Config>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002cd6:	7cfb      	ldrb	r3, [r7, #19]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8002cdc:	7cfb      	ldrb	r3, [r7, #19]
 8002cde:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d02b      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002cec:	4b0b      	ldr	r3, [pc, #44]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cf2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cfa:	4908      	ldr	r1, [pc, #32]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d0a:	d109      	bne.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d0c:	4b03      	ldr	r3, [pc, #12]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	4a02      	ldr	r2, [pc, #8]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002d12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d16:	60d3      	str	r3, [r2, #12]
 8002d18:	e014      	b.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002d1a:	bf00      	nop
 8002d1c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d24:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d28:	d10c      	bne.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	3304      	adds	r3, #4
 8002d2e:	2101      	movs	r1, #1
 8002d30:	4618      	mov	r0, r3
 8002d32:	f000 f843 	bl	8002dbc <RCCEx_PLLSAI1_Config>
 8002d36:	4603      	mov	r3, r0
 8002d38:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d3a:	7cfb      	ldrb	r3, [r7, #19]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d001      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8002d40:	7cfb      	ldrb	r3, [r7, #19]
 8002d42:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d01c      	beq.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d50:	4b19      	ldr	r3, [pc, #100]	@ (8002db8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d56:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d5e:	4916      	ldr	r1, [pc, #88]	@ (8002db8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d6e:	d10c      	bne.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3304      	adds	r3, #4
 8002d74:	2102      	movs	r1, #2
 8002d76:	4618      	mov	r0, r3
 8002d78:	f000 f820 	bl	8002dbc <RCCEx_PLLSAI1_Config>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d80:	7cfb      	ldrb	r3, [r7, #19]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d001      	beq.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 8002d86:	7cfb      	ldrb	r3, [r7, #19]
 8002d88:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d00a      	beq.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002d96:	4b08      	ldr	r3, [pc, #32]	@ (8002db8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d9c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da4:	4904      	ldr	r1, [pc, #16]	@ (8002db8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002da6:	4313      	orrs	r3, r2
 8002da8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002dac:	7cbb      	ldrb	r3, [r7, #18]
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3718      	adds	r7, #24
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	40021000 	.word	0x40021000

08002dbc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002dca:	4b74      	ldr	r3, [pc, #464]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	f003 0303 	and.w	r3, r3, #3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d018      	beq.n	8002e08 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002dd6:	4b71      	ldr	r3, [pc, #452]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	f003 0203 	and.w	r2, r3, #3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d10d      	bne.n	8002e02 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
       ||
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d009      	beq.n	8002e02 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002dee:	4b6b      	ldr	r3, [pc, #428]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	091b      	lsrs	r3, r3, #4
 8002df4:	f003 0307 	and.w	r3, r3, #7
 8002df8:	1c5a      	adds	r2, r3, #1
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
       ||
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d047      	beq.n	8002e92 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	73fb      	strb	r3, [r7, #15]
 8002e06:	e044      	b.n	8002e92 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2b03      	cmp	r3, #3
 8002e0e:	d018      	beq.n	8002e42 <RCCEx_PLLSAI1_Config+0x86>
 8002e10:	2b03      	cmp	r3, #3
 8002e12:	d825      	bhi.n	8002e60 <RCCEx_PLLSAI1_Config+0xa4>
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d002      	beq.n	8002e1e <RCCEx_PLLSAI1_Config+0x62>
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d009      	beq.n	8002e30 <RCCEx_PLLSAI1_Config+0x74>
 8002e1c:	e020      	b.n	8002e60 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e1e:	4b5f      	ldr	r3, [pc, #380]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d11d      	bne.n	8002e66 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e2e:	e01a      	b.n	8002e66 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e30:	4b5a      	ldr	r3, [pc, #360]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d116      	bne.n	8002e6a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e40:	e013      	b.n	8002e6a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002e42:	4b56      	ldr	r3, [pc, #344]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10f      	bne.n	8002e6e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e4e:	4b53      	ldr	r3, [pc, #332]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d109      	bne.n	8002e6e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002e5e:	e006      	b.n	8002e6e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	73fb      	strb	r3, [r7, #15]
      break;
 8002e64:	e004      	b.n	8002e70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002e66:	bf00      	nop
 8002e68:	e002      	b.n	8002e70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002e6a:	bf00      	nop
 8002e6c:	e000      	b.n	8002e70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002e6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e70:	7bfb      	ldrb	r3, [r7, #15]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d10d      	bne.n	8002e92 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e76:	4b49      	ldr	r3, [pc, #292]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6819      	ldr	r1, [r3, #0]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	3b01      	subs	r3, #1
 8002e88:	011b      	lsls	r3, r3, #4
 8002e8a:	430b      	orrs	r3, r1
 8002e8c:	4943      	ldr	r1, [pc, #268]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002e92:	7bfb      	ldrb	r3, [r7, #15]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d17c      	bne.n	8002f92 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002e98:	4b40      	ldr	r3, [pc, #256]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a3f      	ldr	r2, [pc, #252]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e9e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002ea2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ea4:	f7fd fbda 	bl	800065c <HAL_GetTick>
 8002ea8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002eaa:	e009      	b.n	8002ec0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002eac:	f7fd fbd6 	bl	800065c <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d902      	bls.n	8002ec0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	73fb      	strb	r3, [r7, #15]
        break;
 8002ebe:	e005      	b.n	8002ecc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ec0:	4b36      	ldr	r3, [pc, #216]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1ef      	bne.n	8002eac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002ecc:	7bfb      	ldrb	r3, [r7, #15]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d15f      	bne.n	8002f92 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d110      	bne.n	8002efa <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ed8:	4b30      	ldr	r3, [pc, #192]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002eda:	691b      	ldr	r3, [r3, #16]
 8002edc:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8002ee0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	6892      	ldr	r2, [r2, #8]
 8002ee8:	0211      	lsls	r1, r2, #8
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	68d2      	ldr	r2, [r2, #12]
 8002eee:	06d2      	lsls	r2, r2, #27
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	492a      	ldr	r1, [pc, #168]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	610b      	str	r3, [r1, #16]
 8002ef8:	e027      	b.n	8002f4a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d112      	bne.n	8002f26 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f00:	4b26      	ldr	r3, [pc, #152]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f02:	691b      	ldr	r3, [r3, #16]
 8002f04:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002f08:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	6892      	ldr	r2, [r2, #8]
 8002f10:	0211      	lsls	r1, r2, #8
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	6912      	ldr	r2, [r2, #16]
 8002f16:	0852      	lsrs	r2, r2, #1
 8002f18:	3a01      	subs	r2, #1
 8002f1a:	0552      	lsls	r2, r2, #21
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	491f      	ldr	r1, [pc, #124]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f20:	4313      	orrs	r3, r2
 8002f22:	610b      	str	r3, [r1, #16]
 8002f24:	e011      	b.n	8002f4a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f26:	4b1d      	ldr	r3, [pc, #116]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002f2e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	6892      	ldr	r2, [r2, #8]
 8002f36:	0211      	lsls	r1, r2, #8
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	6952      	ldr	r2, [r2, #20]
 8002f3c:	0852      	lsrs	r2, r2, #1
 8002f3e:	3a01      	subs	r2, #1
 8002f40:	0652      	lsls	r2, r2, #25
 8002f42:	430a      	orrs	r2, r1
 8002f44:	4915      	ldr	r1, [pc, #84]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f46:	4313      	orrs	r3, r2
 8002f48:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002f4a:	4b14      	ldr	r3, [pc, #80]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a13      	ldr	r2, [pc, #76]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f50:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002f54:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f56:	f7fd fb81 	bl	800065c <HAL_GetTick>
 8002f5a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f5c:	e009      	b.n	8002f72 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f5e:	f7fd fb7d 	bl	800065c <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d902      	bls.n	8002f72 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	73fb      	strb	r3, [r7, #15]
          break;
 8002f70:	e005      	b.n	8002f7e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f72:	4b0a      	ldr	r3, [pc, #40]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d0ef      	beq.n	8002f5e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002f7e:	7bfb      	ldrb	r3, [r7, #15]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d106      	bne.n	8002f92 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002f84:	4b05      	ldr	r3, [pc, #20]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f86:	691a      	ldr	r2, [r3, #16]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	4903      	ldr	r1, [pc, #12]	@ (8002f9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002f92:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3710      	adds	r7, #16
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40021000 	.word	0x40021000

08002fa0 <memset>:
 8002fa0:	4402      	add	r2, r0
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d100      	bne.n	8002faa <memset+0xa>
 8002fa8:	4770      	bx	lr
 8002faa:	f803 1b01 	strb.w	r1, [r3], #1
 8002fae:	e7f9      	b.n	8002fa4 <memset+0x4>

08002fb0 <__libc_init_array>:
 8002fb0:	b570      	push	{r4, r5, r6, lr}
 8002fb2:	4d0d      	ldr	r5, [pc, #52]	@ (8002fe8 <__libc_init_array+0x38>)
 8002fb4:	4c0d      	ldr	r4, [pc, #52]	@ (8002fec <__libc_init_array+0x3c>)
 8002fb6:	1b64      	subs	r4, r4, r5
 8002fb8:	10a4      	asrs	r4, r4, #2
 8002fba:	2600      	movs	r6, #0
 8002fbc:	42a6      	cmp	r6, r4
 8002fbe:	d109      	bne.n	8002fd4 <__libc_init_array+0x24>
 8002fc0:	4d0b      	ldr	r5, [pc, #44]	@ (8002ff0 <__libc_init_array+0x40>)
 8002fc2:	4c0c      	ldr	r4, [pc, #48]	@ (8002ff4 <__libc_init_array+0x44>)
 8002fc4:	f000 f818 	bl	8002ff8 <_init>
 8002fc8:	1b64      	subs	r4, r4, r5
 8002fca:	10a4      	asrs	r4, r4, #2
 8002fcc:	2600      	movs	r6, #0
 8002fce:	42a6      	cmp	r6, r4
 8002fd0:	d105      	bne.n	8002fde <__libc_init_array+0x2e>
 8002fd2:	bd70      	pop	{r4, r5, r6, pc}
 8002fd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fd8:	4798      	blx	r3
 8002fda:	3601      	adds	r6, #1
 8002fdc:	e7ee      	b.n	8002fbc <__libc_init_array+0xc>
 8002fde:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fe2:	4798      	blx	r3
 8002fe4:	3601      	adds	r6, #1
 8002fe6:	e7f2      	b.n	8002fce <__libc_init_array+0x1e>
 8002fe8:	08003050 	.word	0x08003050
 8002fec:	08003050 	.word	0x08003050
 8002ff0:	08003050 	.word	0x08003050
 8002ff4:	08003054 	.word	0x08003054

08002ff8 <_init>:
 8002ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ffa:	bf00      	nop
 8002ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ffe:	bc08      	pop	{r3}
 8003000:	469e      	mov	lr, r3
 8003002:	4770      	bx	lr

08003004 <_fini>:
 8003004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003006:	bf00      	nop
 8003008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800300a:	bc08      	pop	{r3}
 800300c:	469e      	mov	lr, r3
 800300e:	4770      	bx	lr
