verilog xil_defaultlib --include "../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/ec67/hdl" --include "../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/2d50/hdl" --include "../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_processing_system7_0_0" --include "../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/1ddd/hdl/verilog" --include "../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/b2d0/hdl/verilog" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/6533/hdl/verilog/Block_proc34.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/6533/hdl/verilog/Block_proc34_psumcud.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/6533/hdl/verilog/Block_proc34_psumdEe.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/6533/hdl/verilog/dataflow_half_CTRL_BUS_s_axi.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/6533/hdl/verilog/dataflow_half_had1iI.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/6533/hdl/verilog/dataflow_half_hcmbkb.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/6533/hdl/verilog/dataflow_half_hmu2iS.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/6533/hdl/verilog/dataflow_half_spt0iy.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/6533/hdl/verilog/dataflow_half_uitZio.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/6533/hdl/verilog/read_inputs.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/6533/hdl/verilog/read_inputs_Block_p.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/6533/hdl/verilog/regslice_core.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/6533/hdl/verilog/dataflow_half.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_processing_system7_0_0/sim/jsps_half_processing_system7_0_0.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/sim/bd_3f22.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_3f22_one_0.v" \

sv xil_defaultlib --include "../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/ec67/hdl" --include "../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/2d50/hdl" --include "../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_processing_system7_0_0" --include "../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/1ddd/hdl/verilog" --include "../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/b2d0/hdl/verilog" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_3f22_arsw_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_3f22_rsw_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_3f22_awsw_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_3f22_wsw_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_3f22_bsw_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_3f22_s00mmu_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_3f22_s00tr_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_3f22_s00sic_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_3f22_s00a2s_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_3f22_sarn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_3f22_srn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_3f22_s01mmu_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_3f22_s01tr_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_3f22_s01sic_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_3f22_s01a2s_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_3f22_sawn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_3f22_swn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_3f22_sbn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_3f22_s02mmu_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_3f22_s02tr_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_3f22_s02sic_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_3f22_s02a2s_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_3f22_sarn_1.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_3f22_srn_1.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_3f22_s03mmu_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_3f22_s03tr_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_3f22_s03sic_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_3f22_s03a2s_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_3f22_sarn_2.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_3f22_srn_2.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_3f22_s04mmu_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_3f22_s04tr_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_3f22_s04sic_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_3f22_s04a2s_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_3f22_sarn_3.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_3f22_srn_3.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_3f22_s05mmu_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_3f22_s05tr_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_3f22_s05sic_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_3f22_s05a2s_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_3f22_sarn_4.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_3f22_srn_4.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_44/sim/bd_3f22_m00s2a_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_45/sim/bd_3f22_m00arn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_46/sim/bd_3f22_m00rn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_47/sim/bd_3f22_m00awn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_48/sim/bd_3f22_m00wn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_49/sim/bd_3f22_m00bn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_50/sim/bd_3f22_m00e_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_51/sim/bd_3f22_m01s2a_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_52/sim/bd_3f22_m01arn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_53/sim/bd_3f22_m01rn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_54/sim/bd_3f22_m01awn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_55/sim/bd_3f22_m01wn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_56/sim/bd_3f22_m01bn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_57/sim/bd_3f22_m01e_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_58/sim/bd_3f22_m02s2a_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_59/sim/bd_3f22_m02arn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_60/sim/bd_3f22_m02rn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_61/sim/bd_3f22_m02awn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_62/sim/bd_3f22_m02wn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_63/sim/bd_3f22_m02bn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_64/sim/bd_3f22_m02e_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_65/sim/bd_3f22_m03s2a_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_66/sim/bd_3f22_m03arn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_67/sim/bd_3f22_m03rn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_68/sim/bd_3f22_m03awn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_69/sim/bd_3f22_m03wn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_70/sim/bd_3f22_m03bn_0.sv" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/bd_0/ip/ip_71/sim/bd_3f22_m03e_0.sv" \

verilog xil_defaultlib --include "../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/ec67/hdl" --include "../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/2d50/hdl" --include "../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_processing_system7_0_0" --include "../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/1ddd/hdl/verilog" --include "../../../../jsps_half.srcs/sources_1/bd/jsps_half/ipshared/b2d0/hdl/verilog" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_smartconnect_0_0/sim/jsps_half_smartconnect_0_0.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_xbar_0/sim/jsps_half_xbar_0.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/ip/jsps_half_auto_pc_0/sim/jsps_half_auto_pc_0.v" \
"../../../../jsps_half.srcs/sources_1/bd/jsps_half/sim/jsps_half.v" \

verilog xil_defaultlib "glbl.v"

nosort
