<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\Xilinx14.7\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

</twCmdLine><twDesign>Top.ncd</twDesign><twDesignPath>Top.ncd</twDesignPath><twPCF>Top.pcf</twPCF><twPcfPath>Top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;7&gt;</twWarn><twWarn anchorID="3">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;7&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="4">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;7&gt;</twWarn><twWarn anchorID="5">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;7&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="6">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;6&gt;</twWarn><twWarn anchorID="7">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;6&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="8">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;6&gt;</twWarn><twWarn anchorID="9">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;6&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="10">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;5&gt;</twWarn><twWarn anchorID="11">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;5&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="12">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;5&gt;</twWarn><twWarn anchorID="13">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;5&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="14">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;4&gt;</twWarn><twWarn anchorID="15">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;4&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="16">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;4&gt;</twWarn><twWarn anchorID="17">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;4&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="18">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;3&gt;</twWarn><twWarn anchorID="19">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;3&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="20">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;3&gt;</twWarn><twWarn anchorID="21">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;3&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="22">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;2&gt;</twWarn><twWarn anchorID="23">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;2&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="24">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;2&gt;</twWarn><twWarn anchorID="25">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;2&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="26">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;1&gt;</twWarn><twWarn anchorID="27">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;1&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="28">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;1&gt;</twWarn><twWarn anchorID="29">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;1&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="30">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;0&gt;</twWarn><twWarn anchorID="31">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;0&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="32">WARNING:Timing:3175 - e_gtxc does not clock data to e_txd&lt;0&gt;</twWarn><twWarn anchorID="33">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txd&lt;0&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="34">WARNING:Timing:3175 - e_gtxc does not clock data to e_txen</twWarn><twWarn anchorID="35">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txen&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="36">WARNING:Timing:3175 - e_gtxc does not clock data to e_txen</twWarn><twWarn anchorID="37">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txen&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="38">WARNING:Timing:3175 - e_gtxc does not clock data to e_txer</twWarn><twWarn anchorID="39">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txer&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twWarn anchorID="40">WARNING:Timing:3175 - e_gtxc does not clock data to e_txer</twWarn><twWarn anchorID="41">WARNING:Timing:3225 - Timing constraint COMP &quot;e_txer&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;; ignored during timing analysis</twWarn><twInfo anchorID="42">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="43">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="44">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="46"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="47" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="7.010" period="10.000" constraintValue="10.000" deviceLimit="2.990" freqLimit="334.448" physResource="pllClock_inst/dcm_sp_inst/CLK2X" logResource="pllClock_inst/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="pllClock_inst/clk2x"/><twPinLimit anchorID="48" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="pllClock_inst/dcm_sp_inst/CLKIN" logResource="pllClock_inst/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="pllClock_inst/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="49" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="pllClock_inst/dcm_sp_inst/CLKIN" logResource="pllClock_inst/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="pllClock_inst/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="50" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_grxc_clk_pin = PERIOD TIMEGRP &quot;grxc_clk_pin&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>12044</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1093</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.562</twMinPer></twConstHead><twPathRptBanner iPaths="35" iCriticalPaths="0" sType="EndPoint">Paths for end point Re_inst/udpSend_inst/Send_inst/dataout_7 (SLICE_X31Y25.A5), 35 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.219</twSlack><twSrc BELType="RAM">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">Re_inst/udpSend_inst/Send_inst/dataout_7</twDest><twTotPathDel>3.714</twTotPathDel><twClkSkew dest = "0.327" src = "0.359">0.032</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>Re_inst/udpSend_inst/Send_inst/dataout_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X1Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_rxc_IBUF_BUFG</twSrcClk><twPathDel><twSite>RAMB16_X1Y14.DOB7</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>Re_inst/fifo_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/dataout&lt;7&gt;</twComp><twBEL>Re_inst/udpSend_inst/Send_inst/Mmux__n0529417</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/Mmux__n0529416</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/dataout&lt;7&gt;</twComp><twBEL>Re_inst/udpSend_inst/Send_inst/Mmux__n0529418</twBEL><twBEL>Re_inst/udpSend_inst/Send_inst/dataout_7</twBEL></twPathDel><twLogDel>2.732</twLogDel><twRouteDel>0.982</twRouteDel><twTotDel>3.714</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">e_rxc_IBUF_BUFG</twDestClk><twPctLog>73.6</twPctLog><twPctRoute>26.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.525</twSlack><twSrc BELType="FF">Re_inst/udpSend_inst/crc_inst/Crc_24</twSrc><twDest BELType="FF">Re_inst/udpSend_inst/Send_inst/dataout_7</twDest><twTotPathDel>3.432</twTotPathDel><twClkSkew dest = "0.327" src = "0.335">0.008</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Re_inst/udpSend_inst/crc_inst/Crc_24</twSrc><twDest BELType='FF'>Re_inst/udpSend_inst/Send_inst/dataout_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_rxc_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X29Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Re_inst/udpSend_inst/crc_inst/Crc&lt;3&gt;</twComp><twBEL>Re_inst/udpSend_inst/crc_inst/Crc_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>Re_inst/udpSend_inst/crc_inst/Crc&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/dataout&lt;7&gt;</twComp><twBEL>Re_inst/udpSend_inst/Send_inst/Mmux__n0529416</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/Mmux__n0529415</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/dataout&lt;7&gt;</twComp><twBEL>Re_inst/udpSend_inst/Send_inst/Mmux__n0529417</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/Mmux__n0529416</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/dataout&lt;7&gt;</twComp><twBEL>Re_inst/udpSend_inst/Send_inst/Mmux__n0529418</twBEL><twBEL>Re_inst/udpSend_inst/Send_inst/dataout_7</twBEL></twPathDel><twLogDel>1.321</twLogDel><twRouteDel>2.111</twRouteDel><twTotDel>3.432</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">e_rxc_IBUF_BUFG</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.736</twSlack><twSrc BELType="FF">Re_inst/udpSend_inst/crc_inst/Crc_8</twSrc><twDest BELType="FF">Re_inst/udpSend_inst/Send_inst/dataout_7</twDest><twTotPathDel>3.221</twTotPathDel><twClkSkew dest = "0.327" src = "0.335">0.008</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Re_inst/udpSend_inst/crc_inst/Crc_8</twSrc><twDest BELType='FF'>Re_inst/udpSend_inst/Send_inst/dataout_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_rxc_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Re_inst/udpSend_inst/crc_inst/Crc&lt;8&gt;</twComp><twBEL>Re_inst/udpSend_inst/crc_inst/Crc_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>Re_inst/udpSend_inst/crc_inst/Crc&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/j&lt;1&gt;</twComp><twBEL>Re_inst/udpSend_inst/Send_inst/Mmux__n0529413_F</twBEL><twBEL>Re_inst/udpSend_inst/Send_inst/Mmux__n0529413</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/Mmux__n0529412</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/dataout&lt;7&gt;</twComp><twBEL>Re_inst/udpSend_inst/Send_inst/Mmux__n0529417</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/Mmux__n0529416</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/dataout&lt;7&gt;</twComp><twBEL>Re_inst/udpSend_inst/Send_inst/Mmux__n0529418</twBEL><twBEL>Re_inst/udpSend_inst/Send_inst/dataout_7</twBEL></twPathDel><twLogDel>1.510</twLogDel><twRouteDel>1.711</twRouteDel><twTotDel>3.221</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">e_rxc_IBUF_BUFG</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Re_inst/udpSend_inst/crc_inst/Crc_2 (SLICE_X30Y22.A6), 5 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.287</twSlack><twSrc BELType="FF">Re_inst/udpSend_inst/Send_inst/dataout_7</twSrc><twDest BELType="FF">Re_inst/udpSend_inst/crc_inst/Crc_2</twDest><twTotPathDel>3.661</twTotPathDel><twClkSkew dest = "0.327" src = "0.344">0.017</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Re_inst/udpSend_inst/Send_inst/dataout_7</twSrc><twDest BELType='FF'>Re_inst/udpSend_inst/crc_inst/Crc_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.000">e_rxc_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/dataout&lt;7&gt;</twComp><twBEL>Re_inst/udpSend_inst/Send_inst/dataout_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.743</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/dataout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Re_inst/udpSend_inst/crc_inst/Crc&lt;28&gt;</twComp><twBEL>Re_inst/udpSend_inst/crc_inst/Mxor_CrcNext&lt;2&gt;_xo&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y22.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>N40</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>Re_inst/udpSend_inst/crc_inst/Crc&lt;28&gt;</twComp><twBEL>Re_inst/udpSend_inst/crc_inst/Mxor_CrcNext&lt;2&gt;_xo&lt;0&gt;</twBEL><twBEL>Re_inst/udpSend_inst/crc_inst/Crc_2</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.566</twRouteDel><twTotDel>3.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_rxc_IBUF_BUFG</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.866</twSlack><twSrc BELType="FF">Re_inst/udpSend_inst/Send_inst/dataout_1</twSrc><twDest BELType="FF">Re_inst/udpSend_inst/crc_inst/Crc_2</twDest><twTotPathDel>3.075</twTotPathDel><twClkSkew dest = "0.327" src = "0.351">0.024</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Re_inst/udpSend_inst/Send_inst/dataout_1</twSrc><twDest BELType='FF'>Re_inst/udpSend_inst/crc_inst/Crc_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y28.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.000">e_rxc_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X31Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/dataout&lt;2&gt;</twComp><twBEL>Re_inst/udpSend_inst/Send_inst/dataout_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y22.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/dataout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Re_inst/udpSend_inst/crc_inst/Crc&lt;28&gt;</twComp><twBEL>Re_inst/udpSend_inst/crc_inst/Mxor_CrcNext&lt;2&gt;_xo&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y22.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>N40</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>Re_inst/udpSend_inst/crc_inst/Crc&lt;28&gt;</twComp><twBEL>Re_inst/udpSend_inst/crc_inst/Mxor_CrcNext&lt;2&gt;_xo&lt;0&gt;</twBEL><twBEL>Re_inst/udpSend_inst/crc_inst/Crc_2</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>1.980</twRouteDel><twTotDel>3.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_rxc_IBUF_BUFG</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.056</twSlack><twSrc BELType="FF">Re_inst/udpSend_inst/Send_inst/dataout_6</twSrc><twDest BELType="FF">Re_inst/udpSend_inst/crc_inst/Crc_2</twDest><twTotPathDel>2.894</twTotPathDel><twClkSkew dest = "0.327" src = "0.342">0.015</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Re_inst/udpSend_inst/Send_inst/dataout_6</twSrc><twDest BELType='FF'>Re_inst/udpSend_inst/crc_inst/Crc_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y24.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.000">e_rxc_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/dataout&lt;6&gt;</twComp><twBEL>Re_inst/udpSend_inst/Send_inst/dataout_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y22.C3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/dataout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Re_inst/udpSend_inst/crc_inst/Crc&lt;28&gt;</twComp><twBEL>Re_inst/udpSend_inst/crc_inst/Mxor_CrcNext&lt;2&gt;_xo&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y22.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>N40</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>Re_inst/udpSend_inst/crc_inst/Crc&lt;28&gt;</twComp><twBEL>Re_inst/udpSend_inst/crc_inst/Mxor_CrcNext&lt;2&gt;_xo&lt;0&gt;</twBEL><twBEL>Re_inst/udpSend_inst/crc_inst/Crc_2</twBEL></twPathDel><twLogDel>1.190</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>2.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_rxc_IBUF_BUFG</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Re_inst/udpSend_inst/Send_inst/dataout_6 (SLICE_X30Y24.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.306</twSlack><twSrc BELType="RAM">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">Re_inst/udpSend_inst/Send_inst/dataout_6</twDest><twTotPathDel>3.625</twTotPathDel><twClkSkew dest = "0.325" src = "0.359">0.034</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>Re_inst/udpSend_inst/Send_inst/dataout_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X1Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_rxc_IBUF_BUFG</twSrcClk><twPathDel><twSite>RAMB16_X1Y14.DOB6</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>Re_inst/fifo_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/dataout&lt;6&gt;</twComp><twBEL>Re_inst/udpSend_inst/Send_inst/Mmux__n0529357_F</twBEL><twBEL>Re_inst/udpSend_inst/Send_inst/Mmux__n0529357</twBEL><twBEL>Re_inst/udpSend_inst/Send_inst/dataout_6</twBEL></twPathDel><twLogDel>2.549</twLogDel><twRouteDel>1.076</twRouteDel><twTotDel>3.625</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">e_rxc_IBUF_BUFG</twDestClk><twPctLog>70.3</twPctLog><twPctRoute>29.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_grxc_clk_pin = PERIOD TIMEGRP &quot;grxc_clk_pin&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X21Y36.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twSrc><twDest BELType="FF">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twSrc><twDest BELType='FF'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">e_rxc_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X21Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y36.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;2&gt;_rt</twBEL><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_rxc_IBUF_BUFG</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Re_inst/udpSend_inst/Send_inst/check_buffer_15 (SLICE_X28Y11.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">Re_inst/udpSend_inst/Send_inst/check_buffer_15</twSrc><twDest BELType="FF">Re_inst/udpSend_inst/Send_inst/check_buffer_15</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Re_inst/udpSend_inst/Send_inst/check_buffer_15</twSrc><twDest BELType='FF'>Re_inst/udpSend_inst/Send_inst/check_buffer_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="12.000">e_rxc_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y11.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/check_buffer_15</twComp><twBEL>Re_inst/udpSend_inst/Send_inst/check_buffer_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/check_buffer_15</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Re_inst/udpSend_inst/Send_inst/check_buffer_15</twComp><twBEL>Re_inst/udpSend_inst/Send_inst/Mmux__n049681</twBEL><twBEL>Re_inst/udpSend_inst/Send_inst/check_buffer_15</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.000">e_rxc_IBUF_BUFG</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (SLICE_X21Y36.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twSrc><twDest BELType="FF">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twSrc><twDest BELType='FF'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">e_rxc_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X21Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.068</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y36.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;1&gt;_rt</twBEL><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_rxc_IBUF_BUFG</twDestClk><twPctLog>83.8</twPctLog><twPctRoute>16.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="71"><twPinLimitBanner>Component Switching Limit Checks: TS_grxc_clk_pin = PERIOD TIMEGRP &quot;grxc_clk_pin&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y14.CLKB" clockNet="e_rxc_IBUF_BUFG"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tbcper_I" slack="5.334" period="8.000" constraintValue="8.000" deviceLimit="2.666" freqLimit="375.094" physResource="e_rxc_IBUF_BUFG/I0" logResource="e_rxc_IBUF_BUFG/I0" locationPin="BUFGMUX_X3Y6.I0" clockNet="e_rxc_IBUF"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tcp" slack="7.520" period="8.000" constraintValue="8.000" deviceLimit="0.480" freqLimit="2083.333" physResource="Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;10&gt;/CLK" logResource="Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8/CK" locationPin="SLICE_X6Y37.CLK" clockNet="e_rxc_IBUF_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="75" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_gtxc_clk_pin = PERIOD TIMEGRP &quot;gtxc_clk_pin&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_gtxc_clk_pin = PERIOD TIMEGRP &quot;gtxc_clk_pin&quot; 8 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="77" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_pllClock_inst_clk2x = PERIOD TIMEGRP &quot;pllClock_inst_clk2x&quot; TS_sys_clk_pin *         2 HIGH 50%;</twConstName><twItemCnt>1663</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>343</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.466</twMinPer></twConstHead><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point Ctrl_inst/key_scan (SLICE_X15Y9.AX), 21 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.534</twSlack><twSrc BELType="FF">Ctrl_inst/counter_for_key_8</twSrc><twDest BELType="FF">Ctrl_inst/key_scan</twDest><twTotPathDel>5.168</twTotPathDel><twClkSkew dest = "0.414" src = "0.477">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Ctrl_inst/counter_for_key_8</twSrc><twDest BELType='FF'>Ctrl_inst/key_scan</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">daclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X7Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Ctrl_inst/counter_for_key&lt;10&gt;</twComp><twBEL>Ctrl_inst/counter_for_key_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>Ctrl_inst/counter_for_key&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Ctrl_inst/counter_for_key[19]_PWR_4_o_equal_1_o&lt;19&gt;2</twComp><twBEL>Ctrl_inst/counter_for_key[19]_PWR_4_o_equal_1_o&lt;19&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y9.A6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>Ctrl_inst/counter_for_key[19]_PWR_4_o_equal_1_o&lt;19&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Re_inst/ad_data&lt;3&gt;</twComp><twBEL>Ctrl_inst/counter_for_key[19]_PWR_4_o_equal_1_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y9.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>Ctrl_inst/counter_for_key[19]_PWR_4_o_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y9.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Re_inst/ad_data&lt;3&gt;</twComp><twBEL>Ctrl_inst/key_scan_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Ctrl_inst/key_scan_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Ctrl_inst/key_scan</twComp><twBEL>Ctrl_inst/key_scan</twBEL></twPathDel><twLogDel>1.383</twLogDel><twRouteDel>3.785</twRouteDel><twTotDel>5.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">daclk_OBUF</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.564</twSlack><twSrc BELType="FF">Ctrl_inst/counter_for_key_16</twSrc><twDest BELType="FF">Ctrl_inst/key_scan</twDest><twTotPathDel>5.142</twTotPathDel><twClkSkew dest = "0.414" src = "0.473">0.059</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Ctrl_inst/counter_for_key_16</twSrc><twDest BELType='FF'>Ctrl_inst/key_scan</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">daclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X7Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Ctrl_inst/counter_for_key&lt;18&gt;</twComp><twBEL>Ctrl_inst/counter_for_key_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>Ctrl_inst/counter_for_key&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Ctrl_inst/counter_for_key&lt;19&gt;</twComp><twBEL>Ctrl_inst/counter_for_key[19]_PWR_4_o_equal_1_o&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y9.A3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>Ctrl_inst/counter_for_key[19]_PWR_4_o_equal_1_o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Re_inst/ad_data&lt;3&gt;</twComp><twBEL>Ctrl_inst/counter_for_key[19]_PWR_4_o_equal_1_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y9.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>Ctrl_inst/counter_for_key[19]_PWR_4_o_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y9.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Re_inst/ad_data&lt;3&gt;</twComp><twBEL>Ctrl_inst/key_scan_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Ctrl_inst/key_scan_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Ctrl_inst/key_scan</twComp><twBEL>Ctrl_inst/key_scan</twBEL></twPathDel><twLogDel>1.383</twLogDel><twRouteDel>3.759</twRouteDel><twTotDel>5.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">daclk_OBUF</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.698</twSlack><twSrc BELType="FF">Ctrl_inst/counter_for_key_11</twSrc><twDest BELType="FF">Ctrl_inst/key_scan</twDest><twTotPathDel>5.005</twTotPathDel><twClkSkew dest = "0.414" src = "0.476">0.062</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Ctrl_inst/counter_for_key_11</twSrc><twDest BELType='FF'>Ctrl_inst/key_scan</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">daclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X7Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Ctrl_inst/counter_for_key&lt;14&gt;</twComp><twBEL>Ctrl_inst/counter_for_key_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>Ctrl_inst/counter_for_key&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Ctrl_inst/counter_for_key[19]_PWR_4_o_equal_1_o&lt;19&gt;2</twComp><twBEL>Ctrl_inst/counter_for_key[19]_PWR_4_o_equal_1_o&lt;19&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y9.A6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>Ctrl_inst/counter_for_key[19]_PWR_4_o_equal_1_o&lt;19&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Re_inst/ad_data&lt;3&gt;</twComp><twBEL>Ctrl_inst/counter_for_key[19]_PWR_4_o_equal_1_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y9.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>Ctrl_inst/counter_for_key[19]_PWR_4_o_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y9.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Re_inst/ad_data&lt;3&gt;</twComp><twBEL>Ctrl_inst/key_scan_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Ctrl_inst/key_scan_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Ctrl_inst/key_scan</twComp><twBEL>Ctrl_inst/key_scan</twBEL></twPathDel><twLogDel>1.383</twLogDel><twRouteDel>3.622</twRouteDel><twTotDel>5.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">daclk_OBUF</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point Ctrl_inst/counter_for_rst_7 (SLICE_X16Y12.D5), 15 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.571</twSlack><twSrc BELType="FF">Ctrl_inst/counter_for_rst_7</twSrc><twDest BELType="FF">Ctrl_inst/counter_for_rst_7</twDest><twTotPathDel>5.194</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Ctrl_inst/counter_for_rst_7</twSrc><twDest BELType='FF'>Ctrl_inst/counter_for_rst_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">daclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X16Y12.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;7&gt;</twComp><twBEL>Ctrl_inst/counter_for_rst_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>N50</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y12.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;7&gt;</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT8_F</twBEL><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT8</twBEL><twBEL>Ctrl_inst/counter_for_rst_7</twBEL></twPathDel><twLogDel>1.743</twLogDel><twRouteDel>3.451</twRouteDel><twTotDel>5.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">daclk_OBUF</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.227</twSlack><twSrc BELType="FF">Ctrl_inst/counter_for_rst_8</twSrc><twDest BELType="FF">Ctrl_inst/counter_for_rst_7</twDest><twTotPathDel>4.528</twTotPathDel><twClkSkew dest = "0.296" src = "0.306">0.010</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Ctrl_inst/counter_for_rst_8</twSrc><twDest BELType='FF'>Ctrl_inst/counter_for_rst_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">daclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X16Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;8&gt;</twComp><twBEL>Ctrl_inst/counter_for_rst_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>N50</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y12.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;7&gt;</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT8_F</twBEL><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT8</twBEL><twBEL>Ctrl_inst/counter_for_rst_7</twBEL></twPathDel><twLogDel>1.743</twLogDel><twRouteDel>2.785</twRouteDel><twTotDel>4.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">daclk_OBUF</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.284</twSlack><twSrc BELType="FF">Ctrl_inst/counter_for_rst_2</twSrc><twDest BELType="FF">Ctrl_inst/counter_for_rst_7</twDest><twTotPathDel>4.463</twTotPathDel><twClkSkew dest = "0.296" src = "0.314">0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Ctrl_inst/counter_for_rst_2</twSrc><twDest BELType='FF'>Ctrl_inst/counter_for_rst_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X15Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">daclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X15Y5.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;4&gt;</twComp><twBEL>Ctrl_inst/counter_for_rst_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>N50</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y12.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;7&gt;</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT8_F</twBEL><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT8</twBEL><twBEL>Ctrl_inst/counter_for_rst_7</twBEL></twPathDel><twLogDel>1.785</twLogDel><twRouteDel>2.678</twRouteDel><twTotDel>4.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">daclk_OBUF</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point Ctrl_inst/counter_for_rst_6 (SLICE_X17Y5.C4), 17 paths
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.603</twSlack><twSrc BELType="FF">Ctrl_inst/counter_for_rst_7</twSrc><twDest BELType="FF">Ctrl_inst/counter_for_rst_6</twDest><twTotPathDel>5.141</twTotPathDel><twClkSkew dest = "0.292" src = "0.313">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Ctrl_inst/counter_for_rst_7</twSrc><twDest BELType='FF'>Ctrl_inst/counter_for_rst_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">daclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X16Y12.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;7&gt;</twComp><twBEL>Ctrl_inst/counter_for_rst_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>N50</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;6&gt;</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT721</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT72</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;6&gt;</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT71</twBEL><twBEL>Ctrl_inst/counter_for_rst_6</twBEL></twPathDel><twLogDel>1.943</twLogDel><twRouteDel>3.198</twRouteDel><twTotDel>5.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">daclk_OBUF</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.282</twSlack><twSrc BELType="FF">Ctrl_inst/counter_for_rst_8</twSrc><twDest BELType="FF">Ctrl_inst/counter_for_rst_6</twDest><twTotPathDel>4.475</twTotPathDel><twClkSkew dest = "0.188" src = "0.196">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Ctrl_inst/counter_for_rst_8</twSrc><twDest BELType='FF'>Ctrl_inst/counter_for_rst_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">daclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X16Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;8&gt;</twComp><twBEL>Ctrl_inst/counter_for_rst_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>N50</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;6&gt;</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT721</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT72</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;6&gt;</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT71</twBEL><twBEL>Ctrl_inst/counter_for_rst_6</twBEL></twPathDel><twLogDel>1.943</twLogDel><twRouteDel>2.532</twRouteDel><twTotDel>4.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">daclk_OBUF</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.333</twSlack><twSrc BELType="FF">Ctrl_inst/counter_for_rst_2</twSrc><twDest BELType="FF">Ctrl_inst/counter_for_rst_6</twDest><twTotPathDel>4.410</twTotPathDel><twClkSkew dest = "0.292" src = "0.314">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Ctrl_inst/counter_for_rst_2</twSrc><twDest BELType='FF'>Ctrl_inst/counter_for_rst_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">daclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X15Y5.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;4&gt;</twComp><twBEL>Ctrl_inst/counter_for_rst_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>N50</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>Ctrl_inst/counter_for_rst[9]_PWR_4_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Ctrl_inst/rst_flag</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;6&gt;</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT721</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT72</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;6&gt;</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT71</twBEL><twBEL>Ctrl_inst/counter_for_rst_6</twBEL></twPathDel><twLogDel>1.985</twLogDel><twRouteDel>2.425</twRouteDel><twTotDel>4.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">daclk_OBUF</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pllClock_inst_clk2x = PERIOD TIMEGRP &quot;pllClock_inst_clk2x&quot; TS_sys_clk_pin *
        2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Ctrl_inst/counter_for_rst_9 (SLICE_X16Y5.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="FF">Ctrl_inst/counter_for_rst_9</twSrc><twDest BELType="FF">Ctrl_inst/counter_for_rst_9</twDest><twTotPathDel>0.412</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Ctrl_inst/counter_for_rst_9</twSrc><twDest BELType='FF'>Ctrl_inst/counter_for_rst_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">daclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X16Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;9&gt;</twComp><twBEL>Ctrl_inst/counter_for_rst_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y5.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y5.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;9&gt;</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT103</twBEL><twBEL>Ctrl_inst/counter_for_rst_9</twBEL></twPathDel><twLogDel>0.306</twLogDel><twRouteDel>0.106</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">daclk_OBUF</twDestClk><twPctLog>74.3</twPctLog><twPctRoute>25.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Ctrl_inst/counter_for_rst_7 (SLICE_X16Y12.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="FF">Ctrl_inst/counter_for_rst_7</twSrc><twDest BELType="FF">Ctrl_inst/counter_for_rst_7</twDest><twTotPathDel>0.412</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Ctrl_inst/counter_for_rst_7</twSrc><twDest BELType='FF'>Ctrl_inst/counter_for_rst_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">daclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X16Y12.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;7&gt;</twComp><twBEL>Ctrl_inst/counter_for_rst_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y12.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y12.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>Ctrl_inst/counter_for_rst&lt;7&gt;</twComp><twBEL>Ctrl_inst/Mmux_GND_4_o_counter_for_rst[9]_mux_35_OUT8</twBEL><twBEL>Ctrl_inst/counter_for_rst_7</twBEL></twPathDel><twLogDel>0.306</twLogDel><twRouteDel>0.106</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">daclk_OBUF</twDestClk><twPctLog>74.3</twPctLog><twPctRoute>25.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Tx_inst/overTx (SLICE_X4Y4.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.419</twSlack><twSrc BELType="FF">Tx_inst/rom_addr_8</twSrc><twDest BELType="FF">Tx_inst/overTx</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew dest = "0.038" src = "0.036">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Tx_inst/rom_addr_8</twSrc><twDest BELType='FF'>Tx_inst/overTx</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">daclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X5Y4.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Tx_inst/rom_addr&lt;8&gt;</twComp><twBEL>Tx_inst/rom_addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y4.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>Tx_inst/rom_addr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y4.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Tx_inst/overTx</twComp><twBEL>Tx_inst/rom_addr[8]_GND_2_o_MUX_10_o</twBEL><twBEL>Tx_inst/overTx</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.033</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">daclk_OBUF</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="102"><twPinLimitBanner>Component Switching Limit Checks: TS_pllClock_inst_clk2x = PERIOD TIMEGRP &quot;pllClock_inst_clk2x&quot; TS_sys_clk_pin *
        2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="103" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="Tx_inst/MyChirp/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="Tx_inst/MyChirp/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y0.CLKAWRCLK" clockNet="daclk_OBUF"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="pllClock_inst/clkout3_buf/I0" logResource="pllClock_inst/clkout3_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="pllClock_inst/clk2x"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tcp" slack="9.520" period="10.000" constraintValue="10.000" deviceLimit="0.480" freqLimit="2083.333" physResource="Ctrl_inst/rst_flag/CLK" logResource="Ctrl_inst/enTx/CK" locationPin="SLICE_X14Y5.CLK" clockNet="daclk_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="106" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_pllClock_inst_clkfx = PERIOD TIMEGRP &quot;pllClock_inst_clkfx&quot; TS_sys_clk_pin *         0.64 HIGH 50%;</twConstName><twItemCnt>406</twItemCnt><twErrCntSetup>42</twErrCntSetup><twErrCntEndPt>42</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>297</twEndPtCnt><twPathErrCnt>42</twPathErrCnt><twMinPer>88.700</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y14.WEA1), 2 paths
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.298</twSlack><twSrc BELType="FF">Ctrl_inst/beginSignal_1</twSrc><twDest BELType="RAM">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>2.527</twTotPathDel><twClkSkew dest = "1.867" src = "2.220">0.353</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.825" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.668</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Ctrl_inst/beginSignal_1</twSrc><twDest BELType='RAM'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">daclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X28Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Ctrl_inst/beginSignal_1</twComp><twBEL>Ctrl_inst/beginSignal_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>Ctrl_inst/beginSignal_1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.WEA1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y14.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>1.384</twRouteDel><twTotDel>2.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">adclk_OBUF</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.370</twSlack><twSrc BELType="FF">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>2.419</twTotPathDel><twClkSkew dest = "0.341" src = "0.354">0.013</twClkSkew><twDelConst>31.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.825" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.448</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X30Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.WEA1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y14.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>1.227</twRouteDel><twTotDel>2.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">adclk_OBUF</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y14.WEA3), 2 paths
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.298</twSlack><twSrc BELType="FF">Ctrl_inst/beginSignal_1</twSrc><twDest BELType="RAM">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>2.527</twTotPathDel><twClkSkew dest = "1.867" src = "2.220">0.353</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.825" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.668</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Ctrl_inst/beginSignal_1</twSrc><twDest BELType='RAM'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">daclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X28Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Ctrl_inst/beginSignal_1</twComp><twBEL>Ctrl_inst/beginSignal_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>Ctrl_inst/beginSignal_1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.WEA3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y14.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>1.384</twRouteDel><twTotDel>2.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">adclk_OBUF</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.370</twSlack><twSrc BELType="FF">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>2.419</twTotPathDel><twClkSkew dest = "0.341" src = "0.354">0.013</twClkSkew><twDelConst>31.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.825" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.448</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X30Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.WEA3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y14.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>1.227</twRouteDel><twTotDel>2.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">adclk_OBUF</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y14.WEA0), 2 paths
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.093</twSlack><twSrc BELType="FF">Ctrl_inst/beginSignal_1</twSrc><twDest BELType="RAM">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>2.322</twTotPathDel><twClkSkew dest = "1.867" src = "2.220">0.353</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.825" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.668</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Ctrl_inst/beginSignal_1</twSrc><twDest BELType='RAM'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">daclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X28Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Ctrl_inst/beginSignal_1</twComp><twBEL>Ctrl_inst/beginSignal_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>Ctrl_inst/beginSignal_1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.WEA0</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y14.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>1.179</twRouteDel><twTotDel>2.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">adclk_OBUF</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.575</twSlack><twSrc BELType="FF">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>2.214</twTotPathDel><twClkSkew dest = "0.341" src = "0.354">0.013</twClkSkew><twDelConst>31.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.825" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.448</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X30Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.WEA0</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y14.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>1.022</twRouteDel><twTotDel>2.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">adclk_OBUF</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pllClock_inst_clkfx = PERIOD TIMEGRP &quot;pllClock_inst_clkfx&quot; TS_sys_clk_pin *
        0.64 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X4Y33.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twSrc><twDest BELType="FF">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twSrc><twDest BELType='FF'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="31.250">adclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X4Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;2&gt;_rt</twBEL><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">adclk_OBUF</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X4Y33.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1</twSrc><twDest BELType="FF">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1</twSrc><twDest BELType='FF'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="31.250">adclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X4Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;1&gt;_rt</twBEL><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">adclk_OBUF</twDestClk><twPctLog>81.9</twPctLog><twPctRoute>18.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (SLICE_X16Y10.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.394</twSlack><twSrc BELType="FF">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twSrc><twDest BELType="FF">Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1</twDest><twTotPathDel>0.396</twTotPathDel><twClkSkew dest = "0.036" src = "0.034">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twSrc><twDest BELType='FF'>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="31.250">adclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X17Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y10.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y10.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">adclk_OBUF</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="125"><twPinLimitBanner>Component Switching Limit Checks: TS_pllClock_inst_clkfx = PERIOD TIMEGRP &quot;pllClock_inst_clkfx&quot; TS_sys_clk_pin *
        0.64 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="126" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="27.680" period="31.250" constraintValue="31.250" deviceLimit="3.570" freqLimit="280.112" physResource="Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y14.CLKA" clockNet="adclk_OBUF"/><twPinLimit anchorID="127" type="MINPERIOD" name="Tbcper_I" slack="28.584" period="31.250" constraintValue="31.250" deviceLimit="2.666" freqLimit="375.094" physResource="pllClock_inst/clkout1_buf/I0" logResource="pllClock_inst/clkout1_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="pllClock_inst/clkfx"/><twPinLimit anchorID="128" type="MINPERIOD" name="Tcp" slack="30.770" period="31.250" constraintValue="31.250" deviceLimit="0.480" freqLimit="2083.333" physResource="Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin&lt;1&gt;/CLK" logResource="Re_inst/myFIFO_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/CK" locationPin="SLICE_X6Y33.CLK" clockNet="adclk_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="129" twConstType="OFFSETOUTDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;7&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="130" twConstType="OFFSETOUTDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;7&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="131" twConstType="OFFSETOUTDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;6&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="132" twConstType="OFFSETOUTDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;6&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="133" twConstType="OFFSETOUTDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;5&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="134" twConstType="OFFSETOUTDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;5&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="135" twConstType="OFFSETOUTDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;4&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="136" twConstType="OFFSETOUTDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;4&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="137" twConstType="OFFSETOUTDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;3&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="138" twConstType="OFFSETOUTDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;3&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="139" twConstType="OFFSETOUTDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;2&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="140" twConstType="OFFSETOUTDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;2&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="141" twConstType="OFFSETOUTDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;1&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="142" twConstType="OFFSETOUTDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;1&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="143" twConstType="OFFSETOUTDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;0&gt;&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="144" twConstType="OFFSETOUTDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txd&lt;0&gt;&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="145" twConstType="OFFSETOUTDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txen&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="146" twConstType="OFFSETOUTDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txen&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="147" twConstType="OFFSETOUTDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txer&quot; OFFSET = OUT 2 ns BEFORE COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="148" twConstType="OFFSETOUTDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">COMP &quot;e_txer&quot; OFFSET = OUT 3 ns AFTER COMP &quot;e_gtxc&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConstRollupTable uID="1" anchorID="149"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="56.768" errors="0" errorRollup="42" items="0" itemsRollup="2069"/><twConstRollup name="TS_pllClock_inst_clk2x" fullName="TS_pllClock_inst_clk2x = PERIOD TIMEGRP &quot;pllClock_inst_clk2x&quot; TS_sys_clk_pin *         2 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="5.466" actualRollup="N/A" errors="0" errorRollup="0" items="1663" itemsRollup="0"/><twConstRollup name="TS_pllClock_inst_clkfx" fullName="TS_pllClock_inst_clkfx = PERIOD TIMEGRP &quot;pllClock_inst_clkfx&quot; TS_sys_clk_pin *         0.64 HIGH 50%;" type="child" depth="1" requirement="31.250" prefType="period" actual="88.700" actualRollup="N/A" errors="42" errorRollup="0" items="406" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="150">1</twUnmetConstCnt><twDataSheet anchorID="151" twNameLen="15"><twClk2SUList anchorID="152" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>5.466</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="153" twDestWidth="5"><twDest>e_rxc</twDest><twClk2SU><twSrc>e_rxc</twSrc><twRiseRise>4.000</twRiseRise><twFallRise>3.713</twFallRise><twRiseFall>3.781</twRiseFall><twFallFall>7.043</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="154"><twErrCnt>42</twErrCnt><twScore>69451</twScore><twSetupScore>69451</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>14113</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2305</twConnCnt></twConstCov><twStats anchorID="155"><twMinPer>88.700</twMinPer><twFootnote number="1" /><twMaxFreq>11.274</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Jun 03 14:24:52 2019 </twTimestamp></twFoot><twClientInfo anchorID="156"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 179 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
