sv xil_defaultlib --include "C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/include" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ip/sa_engine_ip_v1_0_bfm_1_slave_0_0/sim/sa_engine_ip_v1_0_bfm_1_slave_0_0_pkg.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ip/sa_engine_ip_v1_0_bfm_1_slave_0_0/sim/sa_engine_ip_v1_0_bfm_1_slave_0_0.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ip/sa_engine_ip_v1_0_bfm_1_master_0_0/sim/sa_engine_ip_v1_0_bfm_1_master_0_0_pkg.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ip/sa_engine_ip_v1_0_bfm_1_master_0_0/sim/sa_engine_ip_v1_0_bfm_1_master_0_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/include" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/axi/sa_engine_ip_v1_0_S00_AXI.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/include" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/pe/X_REG.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/pkg/sa_params_pkg.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/axi/axi_dma_ctrl.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/axi/dma_read.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/axi/dma_write.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/mem/dpram_wrapper.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/pe/hPE.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/pe/sa_PE_wrapper.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/pe/sa_RF.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/pe/sa_controller.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/core/sa_core.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/core/sa_core_pipeline.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/pe/sa_unit.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/core/tile_compute.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/core/tile_loader.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/core/tile_orchestrator.sv" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/core/tile_store.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/include" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ipshared/1d96/rtl/top/sa_engine_ip_v1_0.v" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/ip/sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0/sim/sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0.v" \
"../../../bd/sa_engine_ip_v1_0_bfm_1/sim/sa_engine_ip_v1_0_bfm_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
