--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    8.452(R)|      SLOW  |   -4.063(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.078(R)|      SLOW  |   -1.834(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.130(R)|      SLOW  |   -2.010(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+--------------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
---------------------------+-----------------+------------+-----------------+------------+--------------------------+--------+
COUNT_CLK_N                |         4.433(R)|      SLOW  |         2.700(R)|      FAST  |CLOCK_250                 |   0.000|
                           |         4.413(F)|      SLOW  |         2.706(F)|      FAST  |CLOCK_250                 |   0.000|
COUNT_CLK_P                |         4.475(R)|      SLOW  |         2.716(R)|      FAST  |CLOCK_250                 |   0.000|
                           |         4.455(F)|      SLOW  |         2.722(F)|      FAST  |CLOCK_250                 |   0.000|
GPIFII_PCLK                |         7.571(R)|      SLOW  |         4.383(R)|      FAST  |CLOCK_100_PCLK            |   0.000|
GPIO1                      |        12.621(R)|      SLOW  |         7.907(R)|      FAST  |CLOCK_100                 |   0.000|
GPIO3                      |        11.515(R)|      SLOW  |         5.944(R)|      FAST  |CLOCK_100                 |   0.000|
                           |        11.018(F)|      SLOW  |         6.250(F)|      FAST  |CLOCK_100                 |   0.000|
GPIO4                      |        11.360(R)|      SLOW  |         5.862(R)|      FAST  |CLOCK_100                 |   0.000|
                           |        11.345(F)|      SLOW  |         5.956(F)|      FAST  |CLOCK_100                 |   0.000|
SPI_DAC_A_SYNC             |        11.915(R)|      SLOW  |         7.456(R)|      FAST  |CLOCK_100                 |   0.000|
SPI_DAC_B_SYNC             |        11.806(R)|      SLOW  |         7.382(R)|      FAST  |CLOCK_100                 |   0.000|
SRX_N                      |         4.160(R)|      SLOW  |         2.427(R)|      FAST  |CLOCK_100                 |   0.000|
                           |        11.473(R)|      SLOW  |         6.807(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
SRX_P                      |         4.202(R)|      SLOW  |         2.443(R)|      FAST  |CLOCK_100                 |   0.000|
                           |        11.515(R)|      SLOW  |         6.823(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
TX                         |        11.750(R)|      SLOW  |         7.386(R)|      FAST  |CLOCK_100                 |   0.000|
d_adr                      |        17.683(R)|      SLOW  |        11.153(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_ads                      |        18.452(R)|      SLOW  |        11.672(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_col_vln_sh               |        17.753(R)|      SLOW  |        11.226(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_comp_bias_sh             |        19.725(R)|      SLOW  |        12.502(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_comp_dyn_pon             |        19.347(R)|      SLOW  |        12.268(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_count_en                 |        18.823(R)|      SLOW  |        11.953(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_count_hold               |        17.201(R)|      SLOW  |        10.939(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_count_inc_one            |        17.202(R)|      SLOW  |        10.948(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_count_inv_clk            |        17.518(R)|      SLOW  |        11.082(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_count_jc_shift_en        |        17.394(R)|      SLOW  |        11.097(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_count_lsb_clk            |        15.580(R)|      SLOW  |         9.900(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_count_lsb_en             |        16.894(R)|      SLOW  |        10.749(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_count_mem_wr             |        17.814(R)|      SLOW  |        11.327(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_count_rst                |        17.612(R)|      SLOW  |        11.150(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_count_updn               |        16.894(R)|      SLOW  |        10.749(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_digif_serial_rst         |        15.543(R)|      SLOW  |         9.868(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_ref_vref_clamp_en        |        16.073(R)|      SLOW  |        10.116(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_ref_vref_ramp_ota_dyn_pon|        15.392(R)|      SLOW  |         9.697(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_ref_vref_ramp_rst        |        15.917(R)|      SLOW  |        10.035(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_ref_vref_sh              |        15.774(R)|      SLOW  |         9.959(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_row_rs                   |        17.440(R)|      SLOW  |        11.004(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_row_rst                  |        17.668(R)|      SLOW  |        11.181(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_row_tx                   |        17.330(R)|      SLOW  |        10.958(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_shr                      |        20.127(R)|      SLOW  |        12.799(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
d_shs                      |        19.407(R)|      SLOW  |        12.254(R)|      FAST  |DIGIF_INST/d_digif_sck_inv|   0.000|
---------------------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         8.773(R)|      SLOW  |         5.706(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.228(R)|      SLOW  |         5.335(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        12.365(R)|      SLOW  |         6.234(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |        10.475(R)|      SLOW  |         5.533(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |        10.475(R)|      SLOW  |         5.567(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        10.680(R)|      SLOW  |         6.788(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        10.815(R)|      SLOW  |         6.856(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        12.431(R)|      SLOW  |         7.365(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        12.431(R)|      SLOW  |         7.413(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        10.757(R)|      SLOW  |         6.781(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        12.853(R)|      SLOW  |         6.947(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        12.802(R)|      SLOW  |         6.939(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |        10.771(R)|      SLOW  |         5.048(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |        10.222(R)|      SLOW  |         5.045(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |        10.218(R)|      SLOW  |         4.886(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         7.560(R)|      SLOW  |         4.705(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         8.017(R)|      SLOW  |         5.027(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.843(R)|      SLOW  |         5.026(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         9.276(R)|      SLOW  |         4.758(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        11.319(R)|      SLOW  |         6.859(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         9.742(R)|      SLOW  |         4.433(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         9.741(R)|      SLOW  |         4.389(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        11.765(R)|      SLOW  |         4.843(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |        10.398(R)|      SLOW  |         4.674(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        11.755(R)|      SLOW  |         5.136(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |         9.919(R)|      SLOW  |         6.230(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |        11.000(R)|      SLOW  |         5.186(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         9.851(R)|      SLOW  |         4.778(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         9.276(R)|      SLOW  |         5.001(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        11.421(R)|      SLOW  |         5.424(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |        11.063(R)|      SLOW  |         4.015(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        11.505(R)|      SLOW  |         4.828(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        12.218(R)|      SLOW  |         4.931(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        12.213(R)|      SLOW  |         4.817(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.245(R)|      SLOW  |         3.299(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         8.896(R)|      SLOW  |         5.773(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         7.709(R)|      SLOW  |         5.040(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        12.048(R)|      SLOW  |         7.655(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   10.466|    1.606|   11.421|    1.909|
RESET          |   24.171|   24.171|   24.190|   24.190|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   11.591|         |         |         |
GPIFII_PCLK_IN |    6.381|         |         |         |
RESET          |    7.625|    7.625|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |   -0.256|         |
RESET          |         |         |    2.013|    2.013|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIO2          |   11.752|
---------------+---------------+---------+


Analysis completed Thu Nov 10 09:46:27 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 596 MB



