\doxysubsubsubsection{TIM\+\_\+\+DMA\+\_\+sources}
\hypertarget{group___t_i_m___d_m_a__sources}{}\label{group___t_i_m___d_m_a__sources}\index{TIM\_DMA\_sources@{TIM\_DMA\_sources}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group___t_i_m___d_m_a__sources_ga013a49e5cceb263f01941aef968dea9c}\label{group___t_i_m___d_m_a__sources_ga013a49e5cceb263f01941aef968dea9c} 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+Update}~((uint16\+\_\+t)0x0100)
\item 
\Hypertarget{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}\label{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83} 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC1}~((uint16\+\_\+t)0x0200)
\item 
\Hypertarget{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}\label{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5} 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC2}~((uint16\+\_\+t)0x0400)
\item 
\Hypertarget{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1}\label{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1} 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC3}~((uint16\+\_\+t)0x0800)
\item 
\Hypertarget{group___t_i_m___d_m_a__sources_ga59495cf79894dfe5e5b2029863aed956}\label{group___t_i_m___d_m_a__sources_ga59495cf79894dfe5e5b2029863aed956} 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC4}~((uint16\+\_\+t)0x1000)
\item 
\Hypertarget{group___t_i_m___d_m_a__sources_gac5f4c56e944bda8ba0c23b97275020ba}\label{group___t_i_m___d_m_a__sources_gac5f4c56e944bda8ba0c23b97275020ba} 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+COM}~((uint16\+\_\+t)0x2000)
\item 
\Hypertarget{group___t_i_m___d_m_a__sources_ga81ad169a378969524e61396337d84a0a}\label{group___t_i_m___d_m_a__sources_ga81ad169a378969524e61396337d84a0a} 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+Trigger}~((uint16\+\_\+t)0x4000)
\item 
\Hypertarget{group___t_i_m___d_m_a__sources_gafb9cb1995ea4cd37db6032d80a49cd47}\label{group___t_i_m___d_m_a__sources_gafb9cb1995ea4cd37db6032d80a49cd47} 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+SOURCE}(SOURCE)~((((SOURCE) \& (uint16\+\_\+t)0x80\+FF) == 0x0000) \&\& ((SOURCE) != 0x0000))
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
