{
    "MlibObjs": {},
    "CurCompileModules": [
        "...MASTER...",
        "Multiplexer_AC_0000",
        "add_sub_carry_out",
        "Rotate_Mux_Array_0000",
        "Comparators",
        "tb_FPU_PIPELINED_FPADDSUB2_vector_testing"
    ],
    "stat": {
        "quadSpeed": 54848.181771554584,
        "ru_self_cgstart": {
            "ru_stime_sec": 0.042993000000000003,
            "ru_utime_sec": 0.21596699999999999,
            "ru_maxrss_kb": 57724,
            "ru_minflt": 15075,
            "ru_majflt": 0,
            "ru_nvcsw": 53,
            "ru_nivcsw": 52
        },
        "nQuads": 8555,
        "ru_childs_cgstart": {
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        },
        "outputSizePerQuad": 49.0,
        "nMops": 23387,
        "totalObjSize": 426886,
        "ru_self_end": {
            "ru_stime_sec": 0.056991,
            "ru_utime_sec": 0.37194300000000002,
            "ru_maxrss_kb": 67156,
            "ru_minflt": 17818,
            "ru_majflt": 0,
            "ru_nvcsw": 53,
            "ru_nivcsw": 62
        },
        "ru_childs_end": {
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        },
        "mopSpeed": 149939.73431810018,
        "mop/quad": 2.7337229690239626,
        "CodeGen(%)": 41.935457852412874,
        "Frontend(%)": 58.064542147587126
    },
    "CompileStatus": "Successful",
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 8303,
                "mod": "...MASTER...",
                "mode": 4,
                "out": "objs/amcQw_d.o",
                "checksum": 4294967295
            }
        },
        "tb_FPU_PIPELINED_FPADDSUB2_vector_testing": {
            "vberv_d": {
                "bytes": 304790,
                "mod": "tb_FPU_PIPELINED_FPADDSUB2_vector_testing",
                "out": "vberv_d.o",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.38/_2816_archive_1.a"
            }
        },
        "Multiplexer_AC_0000": {
            "UPR0r_d": {
                "bytes": 8403,
                "mod": "Multiplexer_AC_0000",
                "out": "UPR0r_d.o",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.38/_2816_archive_1.a"
            }
        },
        "Rotate_Mux_Array_0000": {
            "GBFFm_d": {
                "bytes": 13250,
                "mod": "Rotate_Mux_Array_0000",
                "out": "GBFFm_d.o",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.38/_2816_archive_1.a"
            }
        },
        "add_sub_carry_out": {
            "vTLY2_d": {
                "bytes": 9376,
                "mod": "add_sub_carry_out",
                "out": "vTLY2_d.o",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.38/_2816_archive_1.a"
            }
        },
        "Comparators": {
            "iGyxR_d": {
                "bytes": 10072,
                "mod": "Comparators",
                "out": "iGyxR_d.o",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.38/_2816_archive_1.a"
            }
        }
    },
    "CompileProcesses": [
        "cgproc.2816.json"
    ],
    "LVLData": [
        "SIM"
    ],
    "NameTable": {
        "Rotate_Mux_Array_0000": [
            "Rotate_Mux_Array_0000",
            "GBFFm",
            "module"
        ],
        "Multiplexer_AC_0000": [
            "Multiplexer_AC_0000",
            "UPR0r",
            "module"
        ],
        "add_sub_carry_out": [
            "add_sub_carry_out",
            "vTLY2",
            "module"
        ],
        "Comparators": [
            "Comparators",
            "iGyxR",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "tb_FPU_PIPELINED_FPADDSUB2_vector_testing": [
            "tb_FPU_PIPELINED_FPADDSUB2_vector_testing",
            "vberv",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 111335
    },
    "PEModules": [],
    "Misc": {
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch3/integracion_fisica/simulacion_logica_behavioral/SINGLE",
        "csrc": "csrc",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch3/integracion_fisica/simulacion_logica_behavioral/SINGLE/simv.daidir",
        "daidir": "simv.daidir",
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch3/integracion_fisica/simulacion_logica_behavioral/SINGLE/csrc",
        "default_output_dir": "csrc",
        "archive_dir": "archive.38"
    }
}