
LCD_Test_Case_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000875c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001efc  08008930  08008930  00009930  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a82c  0800a82c  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a82c  0800a82c  0000b82c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a834  0800a834  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a834  0800a834  0000b834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a838  0800a838  0000b838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800a83c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000228  200001d8  0800aa14  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000400  0800aa14  0000c400  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c83  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ea2  00000000  00000000  00014e8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e8  00000000  00000000  00016d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000692  00000000  00000000  00017618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002233c  00000000  00000000  00017caa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000afbd  00000000  00000000  00039fe6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca09c  00000000  00000000  00044fa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010f03f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003784  00000000  00000000  0010f084  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  00112808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008914 	.word	0x08008914

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	08008914 	.word	0x08008914

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <ILI9341_DrawHollowRectangleCoord>:
		}
	}
}

void ILI9341_DrawHollowRectangleCoord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t color)
{
 8001060:	b590      	push	{r4, r7, lr}
 8001062:	b087      	sub	sp, #28
 8001064:	af00      	add	r7, sp, #0
 8001066:	4604      	mov	r4, r0
 8001068:	4608      	mov	r0, r1
 800106a:	4611      	mov	r1, r2
 800106c:	461a      	mov	r2, r3
 800106e:	4623      	mov	r3, r4
 8001070:	80fb      	strh	r3, [r7, #6]
 8001072:	4603      	mov	r3, r0
 8001074:	80bb      	strh	r3, [r7, #4]
 8001076:	460b      	mov	r3, r1
 8001078:	807b      	strh	r3, [r7, #2]
 800107a:	4613      	mov	r3, r2
 800107c:	803b      	strh	r3, [r7, #0]
	uint16_t xLen = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	82fb      	strh	r3, [r7, #22]
	uint16_t yLen = 0;
 8001082:	2300      	movs	r3, #0
 8001084:	82bb      	strh	r3, [r7, #20]
	uint8_t negX = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	74fb      	strb	r3, [r7, #19]
	uint8_t negY = 0;
 800108a:	2300      	movs	r3, #0
 800108c:	74bb      	strb	r3, [r7, #18]
	float negCalc = 0;
 800108e:	f04f 0300 	mov.w	r3, #0
 8001092:	60fb      	str	r3, [r7, #12]

	negCalc = X1 - X0;
 8001094:	887a      	ldrh	r2, [r7, #2]
 8001096:	88fb      	ldrh	r3, [r7, #6]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	ee07 3a90 	vmov	s15, r3
 800109e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010a2:	edc7 7a03 	vstr	s15, [r7, #12]
	if(negCalc < 0) negX = 1;
 80010a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80010aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010b2:	d501      	bpl.n	80010b8 <ILI9341_DrawHollowRectangleCoord+0x58>
 80010b4:	2301      	movs	r3, #1
 80010b6:	74fb      	strb	r3, [r7, #19]
	negCalc = 0;
 80010b8:	f04f 0300 	mov.w	r3, #0
 80010bc:	60fb      	str	r3, [r7, #12]

	negCalc = Y1 - Y0;
 80010be:	883a      	ldrh	r2, [r7, #0]
 80010c0:	88bb      	ldrh	r3, [r7, #4]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	ee07 3a90 	vmov	s15, r3
 80010c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010cc:	edc7 7a03 	vstr	s15, [r7, #12]
	if(negCalc < 0) negY = 1;
 80010d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80010d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010dc:	d501      	bpl.n	80010e2 <ILI9341_DrawHollowRectangleCoord+0x82>
 80010de:	2301      	movs	r3, #1
 80010e0:	74bb      	strb	r3, [r7, #18]

	//DRAW HORIZONTAL!
	if(!negX)
 80010e2:	7cfb      	ldrb	r3, [r7, #19]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d104      	bne.n	80010f2 <ILI9341_DrawHollowRectangleCoord+0x92>
	{
		xLen = X1 - X0;
 80010e8:	887a      	ldrh	r2, [r7, #2]
 80010ea:	88fb      	ldrh	r3, [r7, #6]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	82fb      	strh	r3, [r7, #22]
 80010f0:	e003      	b.n	80010fa <ILI9341_DrawHollowRectangleCoord+0x9a>
	}
	else
	{
		xLen = X0 - X1;
 80010f2:	88fa      	ldrh	r2, [r7, #6]
 80010f4:	887b      	ldrh	r3, [r7, #2]
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	82fb      	strh	r3, [r7, #22]
	}
	ILI9341_DrawHLine(X0, Y0, xLen, color);
 80010fa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80010fc:	8afa      	ldrh	r2, [r7, #22]
 80010fe:	88b9      	ldrh	r1, [r7, #4]
 8001100:	88f8      	ldrh	r0, [r7, #6]
 8001102:	f000 fcdf 	bl	8001ac4 <ILI9341_DrawHLine>
	ILI9341_DrawHLine(X0, Y1, xLen, color);
 8001106:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001108:	8afa      	ldrh	r2, [r7, #22]
 800110a:	8839      	ldrh	r1, [r7, #0]
 800110c:	88f8      	ldrh	r0, [r7, #6]
 800110e:	f000 fcd9 	bl	8001ac4 <ILI9341_DrawHLine>

	//DRAW VERTICAL!
	if(!negY)
 8001112:	7cbb      	ldrb	r3, [r7, #18]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d104      	bne.n	8001122 <ILI9341_DrawHollowRectangleCoord+0xc2>
	{
		yLen = Y1 - Y0;
 8001118:	883a      	ldrh	r2, [r7, #0]
 800111a:	88bb      	ldrh	r3, [r7, #4]
 800111c:	1ad3      	subs	r3, r2, r3
 800111e:	82bb      	strh	r3, [r7, #20]
 8001120:	e003      	b.n	800112a <ILI9341_DrawHollowRectangleCoord+0xca>
	}
	else
	{
		yLen = Y0 - Y1;
 8001122:	88ba      	ldrh	r2, [r7, #4]
 8001124:	883b      	ldrh	r3, [r7, #0]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	82bb      	strh	r3, [r7, #20]
	}

	ILI9341_DrawVLine(X0, Y0, yLen, color);
 800112a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800112c:	8aba      	ldrh	r2, [r7, #20]
 800112e:	88b9      	ldrh	r1, [r7, #4]
 8001130:	88f8      	ldrh	r0, [r7, #6]
 8001132:	f000 fd0b 	bl	8001b4c <ILI9341_DrawVLine>
	ILI9341_DrawVLine(X1, Y0, yLen, color);
 8001136:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001138:	8aba      	ldrh	r2, [r7, #20]
 800113a:	88b9      	ldrh	r1, [r7, #4]
 800113c:	8878      	ldrh	r0, [r7, #2]
 800113e:	f000 fd05 	bl	8001b4c <ILI9341_DrawVLine>

	if((xLen > 0)||(yLen > 0))
 8001142:	8afb      	ldrh	r3, [r7, #22]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d102      	bne.n	800114e <ILI9341_DrawHollowRectangleCoord+0xee>
 8001148:	8abb      	ldrh	r3, [r7, #20]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d005      	beq.n	800115a <ILI9341_DrawHollowRectangleCoord+0xfa>
	{
		ILI9341_DrawPixel(X1, Y1, color);
 800114e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001150:	8839      	ldrh	r1, [r7, #0]
 8001152:	887b      	ldrh	r3, [r7, #2]
 8001154:	4618      	mov	r0, r3
 8001156:	f000 fbf3 	bl	8001940 <ILI9341_DrawPixel>
	}
}
 800115a:	bf00      	nop
 800115c:	371c      	adds	r7, #28
 800115e:	46bd      	mov	sp, r7
 8001160:	bd90      	pop	{r4, r7, pc}

08001162 <ILI9341_DrawChar>:

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
}

void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 8001162:	b590      	push	{r4, r7, lr}
 8001164:	b08d      	sub	sp, #52	@ 0x34
 8001166:	af02      	add	r7, sp, #8
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	4611      	mov	r1, r2
 800116c:	461a      	mov	r2, r3
 800116e:	4603      	mov	r3, r0
 8001170:	73fb      	strb	r3, [r7, #15]
 8001172:	460b      	mov	r3, r1
 8001174:	81bb      	strh	r3, [r7, #12]
 8001176:	4613      	mov	r3, r2
 8001178:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 800117a:	7bfb      	ldrb	r3, [r7, #15]
 800117c:	2b1e      	cmp	r3, #30
 800117e:	d964      	bls.n	800124a <ILI9341_DrawChar+0xe8>
 8001180:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001184:	2b00      	cmp	r3, #0
 8001186:	db60      	blt.n	800124a <ILI9341_DrawChar+0xe8>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	3301      	adds	r3, #1
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	3302      	adds	r3, #2
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	3303      	adds	r3, #3
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 80011a6:	7bfb      	ldrb	r3, [r7, #15]
 80011a8:	3b20      	subs	r3, #32
 80011aa:	7ffa      	ldrb	r2, [r7, #31]
 80011ac:	fb02 f303 	mul.w	r3, r2, r3
 80011b0:	3304      	adds	r3, #4
 80011b2:	68ba      	ldr	r2, [r7, #8]
 80011b4:	4413      	add	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_DrawRectangle(X, Y, fWidth, fHeight, bgcolor);
 80011b8:	7fbb      	ldrb	r3, [r7, #30]
 80011ba:	b29a      	uxth	r2, r3
 80011bc:	7f7b      	ldrb	r3, [r7, #29]
 80011be:	b29c      	uxth	r4, r3
 80011c0:	88f9      	ldrh	r1, [r7, #6]
 80011c2:	89b8      	ldrh	r0, [r7, #12]
 80011c4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80011c6:	9300      	str	r3, [sp, #0]
 80011c8:	4623      	mov	r3, r4
 80011ca:	f000 fc1f 	bl	8001a0c <ILI9341_DrawRectangle>

	for (int j=0; j < fHeight; j++)
 80011ce:	2300      	movs	r3, #0
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80011d2:	e035      	b.n	8001240 <ILI9341_DrawChar+0xde>
	{
		for (int i=0; i < fWidth; i++)
 80011d4:	2300      	movs	r3, #0
 80011d6:	623b      	str	r3, [r7, #32]
 80011d8:	e02b      	b.n	8001232 <ILI9341_DrawChar+0xd0>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 80011da:	7f3b      	ldrb	r3, [r7, #28]
 80011dc:	6a3a      	ldr	r2, [r7, #32]
 80011de:	fb03 f202 	mul.w	r2, r3, r2
 80011e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e4:	10db      	asrs	r3, r3, #3
 80011e6:	f003 031f 	and.w	r3, r3, #31
 80011ea:	4413      	add	r3, r2
 80011ec:	3301      	adds	r3, #1
 80011ee:	69ba      	ldr	r2, [r7, #24]
 80011f0:	4413      	add	r3, r2
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 80011f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f8:	f003 0307 	and.w	r3, r3, #7
 80011fc:	2201      	movs	r2, #1
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 8001204:	7dfa      	ldrb	r2, [r7, #23]
 8001206:	7dbb      	ldrb	r3, [r7, #22]
 8001208:	4013      	ands	r3, r2
 800120a:	b2db      	uxtb	r3, r3
 800120c:	2b00      	cmp	r3, #0
 800120e:	d00d      	beq.n	800122c <ILI9341_DrawChar+0xca>
			{
				ILI9341_DrawPixel(X+i, Y+j, color);
 8001210:	6a3b      	ldr	r3, [r7, #32]
 8001212:	b29a      	uxth	r2, r3
 8001214:	89bb      	ldrh	r3, [r7, #12]
 8001216:	4413      	add	r3, r2
 8001218:	b298      	uxth	r0, r3
 800121a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800121c:	b29a      	uxth	r2, r3
 800121e:	88fb      	ldrh	r3, [r7, #6]
 8001220:	4413      	add	r3, r2
 8001222:	b29b      	uxth	r3, r3
 8001224:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8001226:	4619      	mov	r1, r3
 8001228:	f000 fb8a 	bl	8001940 <ILI9341_DrawPixel>
		for (int i=0; i < fWidth; i++)
 800122c:	6a3b      	ldr	r3, [r7, #32]
 800122e:	3301      	adds	r3, #1
 8001230:	623b      	str	r3, [r7, #32]
 8001232:	7fbb      	ldrb	r3, [r7, #30]
 8001234:	6a3a      	ldr	r2, [r7, #32]
 8001236:	429a      	cmp	r2, r3
 8001238:	dbcf      	blt.n	80011da <ILI9341_DrawChar+0x78>
	for (int j=0; j < fHeight; j++)
 800123a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800123c:	3301      	adds	r3, #1
 800123e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001240:	7f7b      	ldrb	r3, [r7, #29]
 8001242:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001244:	429a      	cmp	r2, r3
 8001246:	dbc5      	blt.n	80011d4 <ILI9341_DrawChar+0x72>
 8001248:	e000      	b.n	800124c <ILI9341_DrawChar+0xea>
	if ((ch < 31) || (ch > 127)) return;
 800124a:	bf00      	nop
			}
		}
	}
}
 800124c:	372c      	adds	r7, #44	@ 0x2c
 800124e:	46bd      	mov	sp, r7
 8001250:	bd90      	pop	{r4, r7, pc}

08001252 <ILI9341_DrawText>:

void ILI9341_DrawText(const char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 8001252:	b580      	push	{r7, lr}
 8001254:	b08a      	sub	sp, #40	@ 0x28
 8001256:	af02      	add	r7, sp, #8
 8001258:	60f8      	str	r0, [r7, #12]
 800125a:	60b9      	str	r1, [r7, #8]
 800125c:	4611      	mov	r1, r2
 800125e:	461a      	mov	r2, r3
 8001260:	460b      	mov	r3, r1
 8001262:	80fb      	strh	r3, [r7, #6]
 8001264:	4613      	mov	r3, r2
 8001266:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	3301      	adds	r3, #1
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	77bb      	strb	r3, [r7, #30]

	while (*str)
 8001276:	e02d      	b.n	80012d4 <ILI9341_DrawText+0x82>
	{
		ILI9341_DrawChar(*str, font, X, Y, color, bgcolor);
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	7818      	ldrb	r0, [r3, #0]
 800127c:	88b9      	ldrh	r1, [r7, #4]
 800127e:	88fa      	ldrh	r2, [r7, #6]
 8001280:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001282:	9301      	str	r3, [sp, #4]
 8001284:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	460b      	mov	r3, r1
 800128a:	68b9      	ldr	r1, [r7, #8]
 800128c:	f7ff ff69 	bl	8001162 <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	3b20      	subs	r3, #32
 8001296:	7ffa      	ldrb	r2, [r7, #31]
 8001298:	fb02 f303 	mul.w	r3, r2, r3
 800129c:	3304      	adds	r3, #4
 800129e:	68ba      	ldr	r2, [r7, #8]
 80012a0:	4413      	add	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 80012a4:	69bb      	ldr	r3, [r7, #24]
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 80012aa:	7dfb      	ldrb	r3, [r7, #23]
 80012ac:	1c9a      	adds	r2, r3, #2
 80012ae:	7fbb      	ldrb	r3, [r7, #30]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	da07      	bge.n	80012c4 <ILI9341_DrawText+0x72>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 80012b4:	7dfb      	ldrb	r3, [r7, #23]
 80012b6:	b29a      	uxth	r2, r3
 80012b8:	88fb      	ldrh	r3, [r7, #6]
 80012ba:	4413      	add	r3, r2
 80012bc:	b29b      	uxth	r3, r3
 80012be:	3302      	adds	r3, #2
 80012c0:	80fb      	strh	r3, [r7, #6]
 80012c2:	e004      	b.n	80012ce <ILI9341_DrawText+0x7c>
		}
		else
		{
			X += fWidth;
 80012c4:	7fbb      	ldrb	r3, [r7, #30]
 80012c6:	b29a      	uxth	r2, r3
 80012c8:	88fb      	ldrh	r3, [r7, #6]
 80012ca:	4413      	add	r3, r2
 80012cc:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	3301      	adds	r3, #1
 80012d2:	60fb      	str	r3, [r7, #12]
	while (*str)
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d1cd      	bne.n	8001278 <ILI9341_DrawText+0x26>
	}
}
 80012dc:	bf00      	nop
 80012de:	bf00      	nop
 80012e0:	3720      	adds	r7, #32
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
	...

080012e8 <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	4a06      	ldr	r2, [pc, #24]	@ (800130c <HAL_SPI_TxCpltCallback+0x24>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d105      	bne.n	8001304 <HAL_SPI_TxCpltCallback+0x1c>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80012f8:	2201      	movs	r2, #1
 80012fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012fe:	4804      	ldr	r0, [pc, #16]	@ (8001310 <HAL_SPI_TxCpltCallback+0x28>)
 8001300:	f001 fe68 	bl	8002fd4 <HAL_GPIO_WritePin>
  }
}
 8001304:	bf00      	nop
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	200001f4 	.word	0x200001f4
 8001310:	40020400 	.word	0x40020400

08001314 <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	4603      	mov	r3, r0
 800131c:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 800131e:	bf00      	nop
 8001320:	4b08      	ldr	r3, [pc, #32]	@ (8001344 <ILI9341_SPI_Tx+0x30>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	f003 0302 	and.w	r3, r3, #2
 800132a:	2b02      	cmp	r3, #2
 800132c:	d1f8      	bne.n	8001320 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 800132e:	1dfb      	adds	r3, r7, #7
 8001330:	2201      	movs	r2, #1
 8001332:	4619      	mov	r1, r3
 8001334:	4803      	ldr	r0, [pc, #12]	@ (8001344 <ILI9341_SPI_Tx+0x30>)
 8001336:	f002 fd63 	bl	8003e00 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200001f4 	.word	0x200001f4

08001348 <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	460b      	mov	r3, r1
 8001352:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8001354:	bf00      	nop
 8001356:	4b08      	ldr	r3, [pc, #32]	@ (8001378 <ILI9341_SPI_TxBuffer+0x30>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	f003 0302 	and.w	r3, r3, #2
 8001360:	2b02      	cmp	r3, #2
 8001362:	d1f8      	bne.n	8001356 <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 8001364:	887b      	ldrh	r3, [r7, #2]
 8001366:	461a      	mov	r2, r3
 8001368:	6879      	ldr	r1, [r7, #4]
 800136a:	4803      	ldr	r0, [pc, #12]	@ (8001378 <ILI9341_SPI_TxBuffer+0x30>)
 800136c:	f002 fd48 	bl	8003e00 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	200001f4 	.word	0x200001f4

0800137c <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 8001386:	2200      	movs	r2, #0
 8001388:	2101      	movs	r1, #1
 800138a:	4808      	ldr	r0, [pc, #32]	@ (80013ac <ILI9341_WriteCommand+0x30>)
 800138c:	f001 fe22 	bl	8002fd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8001390:	2200      	movs	r2, #0
 8001392:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001396:	4805      	ldr	r0, [pc, #20]	@ (80013ac <ILI9341_WriteCommand+0x30>)
 8001398:	f001 fe1c 	bl	8002fd4 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	4618      	mov	r0, r3
 80013a0:	f7ff ffb8 	bl	8001314 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 80013a4:	bf00      	nop
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40020400 	.word	0x40020400

080013b0 <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 80013ba:	2201      	movs	r2, #1
 80013bc:	2101      	movs	r1, #1
 80013be:	4808      	ldr	r0, [pc, #32]	@ (80013e0 <ILI9341_WriteData+0x30>)
 80013c0:	f001 fe08 	bl	8002fd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80013c4:	2200      	movs	r2, #0
 80013c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013ca:	4805      	ldr	r0, [pc, #20]	@ (80013e0 <ILI9341_WriteData+0x30>)
 80013cc:	f001 fe02 	bl	8002fd4 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff ff9e 	bl	8001314 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 80013d8:	bf00      	nop
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40020400 	.word	0x40020400

080013e4 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	460b      	mov	r3, r1
 80013ee:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 80013f0:	2201      	movs	r2, #1
 80013f2:	2101      	movs	r1, #1
 80013f4:	4808      	ldr	r0, [pc, #32]	@ (8001418 <ILI9341_WriteBuffer+0x34>)
 80013f6:	f001 fded 	bl	8002fd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80013fa:	2200      	movs	r2, #0
 80013fc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001400:	4805      	ldr	r0, [pc, #20]	@ (8001418 <ILI9341_WriteBuffer+0x34>)
 8001402:	f001 fde7 	bl	8002fd4 <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 8001406:	887b      	ldrh	r3, [r7, #2]
 8001408:	4619      	mov	r1, r3
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f7ff ff9c 	bl	8001348 <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8001410:	bf00      	nop
 8001412:	3708      	adds	r7, #8
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40020400 	.word	0x40020400

0800141c <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 800141c:	b590      	push	{r4, r7, lr}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	4604      	mov	r4, r0
 8001424:	4608      	mov	r0, r1
 8001426:	4611      	mov	r1, r2
 8001428:	461a      	mov	r2, r3
 800142a:	4623      	mov	r3, r4
 800142c:	80fb      	strh	r3, [r7, #6]
 800142e:	4603      	mov	r3, r0
 8001430:	80bb      	strh	r3, [r7, #4]
 8001432:	460b      	mov	r3, r1
 8001434:	807b      	strh	r3, [r7, #2]
 8001436:	4613      	mov	r3, r2
 8001438:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 800143a:	88fb      	ldrh	r3, [r7, #6]
 800143c:	0a1b      	lsrs	r3, r3, #8
 800143e:	b29b      	uxth	r3, r3
 8001440:	b2db      	uxtb	r3, r3
 8001442:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 8001444:	88fb      	ldrh	r3, [r7, #6]
 8001446:	b2db      	uxtb	r3, r3
 8001448:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 800144a:	887b      	ldrh	r3, [r7, #2]
 800144c:	0a1b      	lsrs	r3, r3, #8
 800144e:	b29b      	uxth	r3, r3
 8001450:	b2db      	uxtb	r3, r3
 8001452:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 8001454:	887b      	ldrh	r3, [r7, #2]
 8001456:	b2db      	uxtb	r3, r3
 8001458:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A);
 800145a:	202a      	movs	r0, #42	@ 0x2a
 800145c:	f7ff ff8e 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	2104      	movs	r1, #4
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ffbc 	bl	80013e4 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 800146c:	88bb      	ldrh	r3, [r7, #4]
 800146e:	0a1b      	lsrs	r3, r3, #8
 8001470:	b29b      	uxth	r3, r3
 8001472:	b2db      	uxtb	r3, r3
 8001474:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 8001476:	88bb      	ldrh	r3, [r7, #4]
 8001478:	b2db      	uxtb	r3, r3
 800147a:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 800147c:	883b      	ldrh	r3, [r7, #0]
 800147e:	0a1b      	lsrs	r3, r3, #8
 8001480:	b29b      	uxth	r3, r3
 8001482:	b2db      	uxtb	r3, r3
 8001484:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 8001486:	883b      	ldrh	r3, [r7, #0]
 8001488:	b2db      	uxtb	r3, r3
 800148a:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B);
 800148c:	202b      	movs	r0, #43	@ 0x2b
 800148e:	f7ff ff75 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8001492:	f107 030c 	add.w	r3, r7, #12
 8001496:	2104      	movs	r1, #4
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff ffa3 	bl	80013e4 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 800149e:	202c      	movs	r0, #44	@ 0x2c
 80014a0:	f7ff ff6c 	bl	800137c <ILI9341_WriteCommand>
}
 80014a4:	bf00      	nop
 80014a6:	3714      	adds	r7, #20
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd90      	pop	{r4, r7, pc}

080014ac <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 80014b0:	2200      	movs	r2, #0
 80014b2:	2102      	movs	r1, #2
 80014b4:	480d      	ldr	r0, [pc, #52]	@ (80014ec <ILI9341_Reset+0x40>)
 80014b6:	f001 fd8d 	bl	8002fd4 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80014ba:	200a      	movs	r0, #10
 80014bc:	f000 ff50 	bl	8002360 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 80014c0:	2200      	movs	r2, #0
 80014c2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014c6:	4809      	ldr	r0, [pc, #36]	@ (80014ec <ILI9341_Reset+0x40>)
 80014c8:	f001 fd84 	bl	8002fd4 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80014cc:	200a      	movs	r0, #10
 80014ce:	f000 ff47 	bl	8002360 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 80014d2:	2201      	movs	r2, #1
 80014d4:	2102      	movs	r1, #2
 80014d6:	4805      	ldr	r0, [pc, #20]	@ (80014ec <ILI9341_Reset+0x40>)
 80014d8:	f001 fd7c 	bl	8002fd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 80014dc:	2201      	movs	r2, #1
 80014de:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014e2:	4802      	ldr	r0, [pc, #8]	@ (80014ec <ILI9341_Reset+0x40>)
 80014e4:	f001 fd76 	bl	8002fd4 <HAL_GPIO_WritePin>
}
 80014e8:	bf00      	nop
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	40020400 	.word	0x40020400

080014f0 <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 80014f4:	2201      	movs	r2, #1
 80014f6:	2102      	movs	r1, #2
 80014f8:	4802      	ldr	r0, [pc, #8]	@ (8001504 <ILI9341_Enable+0x14>)
 80014fa:	f001 fd6b 	bl	8002fd4 <HAL_GPIO_WritePin>
}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40020400 	.word	0x40020400

08001508 <ILI9341_Init>:

void ILI9341_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 800150c:	f7ff fff0 	bl	80014f0 <ILI9341_Enable>
	ILI9341_Reset();
 8001510:	f7ff ffcc 	bl	80014ac <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 8001514:	2001      	movs	r0, #1
 8001516:	f7ff ff31 	bl	800137c <ILI9341_WriteCommand>
	HAL_Delay(10);
 800151a:	200a      	movs	r0, #10
 800151c:	f000 ff20 	bl	8002360 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 8001520:	20cb      	movs	r0, #203	@ 0xcb
 8001522:	f7ff ff2b 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 8001526:	2039      	movs	r0, #57	@ 0x39
 8001528:	f7ff ff42 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 800152c:	202c      	movs	r0, #44	@ 0x2c
 800152e:	f7ff ff3f 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8001532:	2000      	movs	r0, #0
 8001534:	f7ff ff3c 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 8001538:	2034      	movs	r0, #52	@ 0x34
 800153a:	f7ff ff39 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 800153e:	2002      	movs	r0, #2
 8001540:	f7ff ff36 	bl	80013b0 <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 8001544:	20cf      	movs	r0, #207	@ 0xcf
 8001546:	f7ff ff19 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800154a:	2000      	movs	r0, #0
 800154c:	f7ff ff30 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8001550:	20c1      	movs	r0, #193	@ 0xc1
 8001552:	f7ff ff2d 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 8001556:	2030      	movs	r0, #48	@ 0x30
 8001558:	f7ff ff2a 	bl	80013b0 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 800155c:	20e8      	movs	r0, #232	@ 0xe8
 800155e:	f7ff ff0d 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 8001562:	2085      	movs	r0, #133	@ 0x85
 8001564:	f7ff ff24 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8001568:	2000      	movs	r0, #0
 800156a:	f7ff ff21 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 800156e:	2078      	movs	r0, #120	@ 0x78
 8001570:	f7ff ff1e 	bl	80013b0 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 8001574:	20ea      	movs	r0, #234	@ 0xea
 8001576:	f7ff ff01 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800157a:	2000      	movs	r0, #0
 800157c:	f7ff ff18 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8001580:	2000      	movs	r0, #0
 8001582:	f7ff ff15 	bl	80013b0 <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 8001586:	20ed      	movs	r0, #237	@ 0xed
 8001588:	f7ff fef8 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 800158c:	2064      	movs	r0, #100	@ 0x64
 800158e:	f7ff ff0f 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8001592:	2003      	movs	r0, #3
 8001594:	f7ff ff0c 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 8001598:	2012      	movs	r0, #18
 800159a:	f7ff ff09 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 800159e:	2081      	movs	r0, #129	@ 0x81
 80015a0:	f7ff ff06 	bl	80013b0 <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 80015a4:	20f7      	movs	r0, #247	@ 0xf7
 80015a6:	f7ff fee9 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 80015aa:	2020      	movs	r0, #32
 80015ac:	f7ff ff00 	bl	80013b0 <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 80015b0:	20c0      	movs	r0, #192	@ 0xc0
 80015b2:	f7ff fee3 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 80015b6:	2023      	movs	r0, #35	@ 0x23
 80015b8:	f7ff fefa 	bl	80013b0 <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 80015bc:	20c1      	movs	r0, #193	@ 0xc1
 80015be:	f7ff fedd 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 80015c2:	2010      	movs	r0, #16
 80015c4:	f7ff fef4 	bl	80013b0 <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 80015c8:	20c5      	movs	r0, #197	@ 0xc5
 80015ca:	f7ff fed7 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 80015ce:	203e      	movs	r0, #62	@ 0x3e
 80015d0:	f7ff feee 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 80015d4:	2028      	movs	r0, #40	@ 0x28
 80015d6:	f7ff feeb 	bl	80013b0 <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 80015da:	20c7      	movs	r0, #199	@ 0xc7
 80015dc:	f7ff fece 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 80015e0:	2086      	movs	r0, #134	@ 0x86
 80015e2:	f7ff fee5 	bl	80013b0 <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 80015e6:	2036      	movs	r0, #54	@ 0x36
 80015e8:	f7ff fec8 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 80015ec:	2048      	movs	r0, #72	@ 0x48
 80015ee:	f7ff fedf 	bl	80013b0 <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 80015f2:	203a      	movs	r0, #58	@ 0x3a
 80015f4:	f7ff fec2 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 80015f8:	2055      	movs	r0, #85	@ 0x55
 80015fa:	f7ff fed9 	bl	80013b0 <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 80015fe:	20b1      	movs	r0, #177	@ 0xb1
 8001600:	f7ff febc 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8001604:	2000      	movs	r0, #0
 8001606:	f7ff fed3 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 800160a:	2018      	movs	r0, #24
 800160c:	f7ff fed0 	bl	80013b0 <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 8001610:	20b6      	movs	r0, #182	@ 0xb6
 8001612:	f7ff feb3 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 8001616:	2008      	movs	r0, #8
 8001618:	f7ff feca 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 800161c:	2082      	movs	r0, #130	@ 0x82
 800161e:	f7ff fec7 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 8001622:	2027      	movs	r0, #39	@ 0x27
 8001624:	f7ff fec4 	bl	80013b0 <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 8001628:	20f2      	movs	r0, #242	@ 0xf2
 800162a:	f7ff fea7 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800162e:	2000      	movs	r0, #0
 8001630:	f7ff febe 	bl	80013b0 <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 8001634:	2026      	movs	r0, #38	@ 0x26
 8001636:	f7ff fea1 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 800163a:	2001      	movs	r0, #1
 800163c:	f7ff feb8 	bl	80013b0 <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 8001640:	20e0      	movs	r0, #224	@ 0xe0
 8001642:	f7ff fe9b 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 8001646:	200f      	movs	r0, #15
 8001648:	f7ff feb2 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 800164c:	2031      	movs	r0, #49	@ 0x31
 800164e:	f7ff feaf 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 8001652:	202b      	movs	r0, #43	@ 0x2b
 8001654:	f7ff feac 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8001658:	200c      	movs	r0, #12
 800165a:	f7ff fea9 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 800165e:	200e      	movs	r0, #14
 8001660:	f7ff fea6 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8001664:	2008      	movs	r0, #8
 8001666:	f7ff fea3 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 800166a:	204e      	movs	r0, #78	@ 0x4e
 800166c:	f7ff fea0 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 8001670:	20f1      	movs	r0, #241	@ 0xf1
 8001672:	f7ff fe9d 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 8001676:	2037      	movs	r0, #55	@ 0x37
 8001678:	f7ff fe9a 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 800167c:	2007      	movs	r0, #7
 800167e:	f7ff fe97 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 8001682:	2010      	movs	r0, #16
 8001684:	f7ff fe94 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8001688:	2003      	movs	r0, #3
 800168a:	f7ff fe91 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 800168e:	200e      	movs	r0, #14
 8001690:	f7ff fe8e 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 8001694:	2009      	movs	r0, #9
 8001696:	f7ff fe8b 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 800169a:	2000      	movs	r0, #0
 800169c:	f7ff fe88 	bl	80013b0 <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 80016a0:	20e1      	movs	r0, #225	@ 0xe1
 80016a2:	f7ff fe6b 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80016a6:	2000      	movs	r0, #0
 80016a8:	f7ff fe82 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 80016ac:	200e      	movs	r0, #14
 80016ae:	f7ff fe7f 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 80016b2:	2014      	movs	r0, #20
 80016b4:	f7ff fe7c 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 80016b8:	2003      	movs	r0, #3
 80016ba:	f7ff fe79 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 80016be:	2011      	movs	r0, #17
 80016c0:	f7ff fe76 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 80016c4:	2007      	movs	r0, #7
 80016c6:	f7ff fe73 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80016ca:	2031      	movs	r0, #49	@ 0x31
 80016cc:	f7ff fe70 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 80016d0:	20c1      	movs	r0, #193	@ 0xc1
 80016d2:	f7ff fe6d 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 80016d6:	2048      	movs	r0, #72	@ 0x48
 80016d8:	f7ff fe6a 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 80016dc:	2008      	movs	r0, #8
 80016de:	f7ff fe67 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 80016e2:	200f      	movs	r0, #15
 80016e4:	f7ff fe64 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 80016e8:	200c      	movs	r0, #12
 80016ea:	f7ff fe61 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80016ee:	2031      	movs	r0, #49	@ 0x31
 80016f0:	f7ff fe5e 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 80016f4:	2036      	movs	r0, #54	@ 0x36
 80016f6:	f7ff fe5b 	bl	80013b0 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 80016fa:	200f      	movs	r0, #15
 80016fc:	f7ff fe58 	bl	80013b0 <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 8001700:	2011      	movs	r0, #17
 8001702:	f7ff fe3b 	bl	800137c <ILI9341_WriteCommand>
	HAL_Delay(100);
 8001706:	2064      	movs	r0, #100	@ 0x64
 8001708:	f000 fe2a 	bl	8002360 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 800170c:	2029      	movs	r0, #41	@ 0x29
 800170e:	f7ff fe35 	bl	800137c <ILI9341_WriteCommand>

	//STARTING ROTATION
	ILI9341_SetRotation(SCREEN_VERTICAL_1);
 8001712:	2000      	movs	r0, #0
 8001714:	f000 f802 	bl	800171c <ILI9341_SetRotation>
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}

0800171c <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 8001726:	2036      	movs	r0, #54	@ 0x36
 8001728:	f7ff fe28 	bl	800137c <ILI9341_WriteCommand>
	HAL_Delay(1);
 800172c:	2001      	movs	r0, #1
 800172e:	f000 fe17 	bl	8002360 <HAL_Delay>

	switch(rotation)
 8001732:	79fb      	ldrb	r3, [r7, #7]
 8001734:	2b03      	cmp	r3, #3
 8001736:	d837      	bhi.n	80017a8 <ILI9341_SetRotation+0x8c>
 8001738:	a201      	add	r2, pc, #4	@ (adr r2, 8001740 <ILI9341_SetRotation+0x24>)
 800173a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800173e:	bf00      	nop
 8001740:	08001751 	.word	0x08001751
 8001744:	08001767 	.word	0x08001767
 8001748:	0800177d 	.word	0x0800177d
 800174c:	08001793 	.word	0x08001793
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40|0x08);
 8001750:	2048      	movs	r0, #72	@ 0x48
 8001752:	f7ff fe2d 	bl	80013b0 <ILI9341_WriteData>
		LCD_WIDTH = 240;
 8001756:	4b17      	ldr	r3, [pc, #92]	@ (80017b4 <ILI9341_SetRotation+0x98>)
 8001758:	22f0      	movs	r2, #240	@ 0xf0
 800175a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 800175c:	4b16      	ldr	r3, [pc, #88]	@ (80017b8 <ILI9341_SetRotation+0x9c>)
 800175e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001762:	801a      	strh	r2, [r3, #0]
		break;
 8001764:	e021      	b.n	80017aa <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x20|0x08);
 8001766:	2028      	movs	r0, #40	@ 0x28
 8001768:	f7ff fe22 	bl	80013b0 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 800176c:	4b11      	ldr	r3, [pc, #68]	@ (80017b4 <ILI9341_SetRotation+0x98>)
 800176e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001772:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8001774:	4b10      	ldr	r3, [pc, #64]	@ (80017b8 <ILI9341_SetRotation+0x9c>)
 8001776:	22f0      	movs	r2, #240	@ 0xf0
 8001778:	801a      	strh	r2, [r3, #0]
		break;
 800177a:	e016      	b.n	80017aa <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80|0x08);
 800177c:	2088      	movs	r0, #136	@ 0x88
 800177e:	f7ff fe17 	bl	80013b0 <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 8001782:	4b0c      	ldr	r3, [pc, #48]	@ (80017b4 <ILI9341_SetRotation+0x98>)
 8001784:	22f0      	movs	r2, #240	@ 0xf0
 8001786:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8001788:	4b0b      	ldr	r3, [pc, #44]	@ (80017b8 <ILI9341_SetRotation+0x9c>)
 800178a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800178e:	801a      	strh	r2, [r3, #0]
		break;
 8001790:	e00b      	b.n	80017aa <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x40|0x80|0x20|0x08);
 8001792:	20e8      	movs	r0, #232	@ 0xe8
 8001794:	f7ff fe0c 	bl	80013b0 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8001798:	4b06      	ldr	r3, [pc, #24]	@ (80017b4 <ILI9341_SetRotation+0x98>)
 800179a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800179e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 80017a0:	4b05      	ldr	r3, [pc, #20]	@ (80017b8 <ILI9341_SetRotation+0x9c>)
 80017a2:	22f0      	movs	r2, #240	@ 0xf0
 80017a4:	801a      	strh	r2, [r3, #0]
		break;
 80017a6:	e000      	b.n	80017aa <ILI9341_SetRotation+0x8e>
	default:
		break;
 80017a8:	bf00      	nop
	}
}
 80017aa:	bf00      	nop
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	20000002 	.word	0x20000002
 80017b8:	20000000 	.word	0x20000000

080017bc <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 80017bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80017c0:	b08d      	sub	sp, #52	@ 0x34
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	4603      	mov	r3, r0
 80017c6:	6039      	str	r1, [r7, #0]
 80017c8:	80fb      	strh	r3, [r7, #6]
 80017ca:	466b      	mov	r3, sp
 80017cc:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 80017ce:	2300      	movs	r3, #0
 80017d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80017da:	d202      	bcs.n	80017e2 <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017e0:	e002      	b.n	80017e8 <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 80017e2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80017e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80017e8:	2201      	movs	r2, #1
 80017ea:	2101      	movs	r1, #1
 80017ec:	483f      	ldr	r0, [pc, #252]	@ (80018ec <ILI9341_DrawColorBurst+0x130>)
 80017ee:	f001 fbf1 	bl	8002fd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80017f2:	2200      	movs	r2, #0
 80017f4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017f8:	483c      	ldr	r0, [pc, #240]	@ (80018ec <ILI9341_DrawColorBurst+0x130>)
 80017fa:	f001 fbeb 	bl	8002fd4 <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 80017fe:	88fb      	ldrh	r3, [r7, #6]
 8001800:	0a1b      	lsrs	r3, r3, #8
 8001802:	b29b      	uxth	r3, r3
 8001804:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 8001808:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800180a:	460b      	mov	r3, r1
 800180c:	3b01      	subs	r3, #1
 800180e:	61fb      	str	r3, [r7, #28]
 8001810:	2300      	movs	r3, #0
 8001812:	4688      	mov	r8, r1
 8001814:	4699      	mov	r9, r3
 8001816:	f04f 0200 	mov.w	r2, #0
 800181a:	f04f 0300 	mov.w	r3, #0
 800181e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001822:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001826:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800182a:	2300      	movs	r3, #0
 800182c:	460c      	mov	r4, r1
 800182e:	461d      	mov	r5, r3
 8001830:	f04f 0200 	mov.w	r2, #0
 8001834:	f04f 0300 	mov.w	r3, #0
 8001838:	00eb      	lsls	r3, r5, #3
 800183a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800183e:	00e2      	lsls	r2, r4, #3
 8001840:	1dcb      	adds	r3, r1, #7
 8001842:	08db      	lsrs	r3, r3, #3
 8001844:	00db      	lsls	r3, r3, #3
 8001846:	ebad 0d03 	sub.w	sp, sp, r3
 800184a:	466b      	mov	r3, sp
 800184c:	3300      	adds	r3, #0
 800184e:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 8001850:	2300      	movs	r3, #0
 8001852:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001854:	e00e      	b.n	8001874 <ILI9341_DrawColorBurst+0xb8>
	{
		BurstBuffer[j] = chifted;
 8001856:	69ba      	ldr	r2, [r7, #24]
 8001858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800185a:	4413      	add	r3, r2
 800185c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001860:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 8001862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001864:	3301      	adds	r3, #1
 8001866:	88fa      	ldrh	r2, [r7, #6]
 8001868:	b2d1      	uxtb	r1, r2
 800186a:	69ba      	ldr	r2, [r7, #24]
 800186c:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 800186e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001870:	3302      	adds	r3, #2
 8001872:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001874:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001878:	429a      	cmp	r2, r3
 800187a:	d3ec      	bcc.n	8001856 <ILI9341_DrawColorBurst+0x9a>
	}

	uint32_t SendingSize = size * 2;
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8001882:	697a      	ldr	r2, [r7, #20]
 8001884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001886:	fbb2 f3f3 	udiv	r3, r2, r3
 800188a:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001890:	fbb3 f2f2 	udiv	r2, r3, r2
 8001894:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001896:	fb01 f202 	mul.w	r2, r1, r2
 800189a:	1a9b      	subs	r3, r3, r2
 800189c:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d010      	beq.n	80018c6 <ILI9341_DrawColorBurst+0x10a>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 80018a4:	2300      	movs	r3, #0
 80018a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80018a8:	e009      	b.n	80018be <ILI9341_DrawColorBurst+0x102>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 80018aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018ac:	b29a      	uxth	r2, r3
 80018ae:	230a      	movs	r3, #10
 80018b0:	69b9      	ldr	r1, [r7, #24]
 80018b2:	480f      	ldr	r0, [pc, #60]	@ (80018f0 <ILI9341_DrawColorBurst+0x134>)
 80018b4:	f002 f95f 	bl	8003b76 <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 80018b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ba:	3301      	adds	r3, #1
 80018bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80018be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d3f1      	bcc.n	80018aa <ILI9341_DrawColorBurst+0xee>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	b29a      	uxth	r2, r3
 80018ca:	230a      	movs	r3, #10
 80018cc:	69b9      	ldr	r1, [r7, #24]
 80018ce:	4808      	ldr	r0, [pc, #32]	@ (80018f0 <ILI9341_DrawColorBurst+0x134>)
 80018d0:	f002 f951 	bl	8003b76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80018d4:	2201      	movs	r2, #1
 80018d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018da:	4804      	ldr	r0, [pc, #16]	@ (80018ec <ILI9341_DrawColorBurst+0x130>)
 80018dc:	f001 fb7a 	bl	8002fd4 <HAL_GPIO_WritePin>
 80018e0:	46b5      	mov	sp, r6
}
 80018e2:	bf00      	nop
 80018e4:	3734      	adds	r7, #52	@ 0x34
 80018e6:	46bd      	mov	sp, r7
 80018e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80018ec:	40020400 	.word	0x40020400
 80018f0:	200001f4 	.word	0x200001f4

080018f4 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 80018fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <ILI9341_FillScreen+0x44>)
 8001900:	881b      	ldrh	r3, [r3, #0]
 8001902:	b29a      	uxth	r2, r3
 8001904:	4b0d      	ldr	r3, [pc, #52]	@ (800193c <ILI9341_FillScreen+0x48>)
 8001906:	881b      	ldrh	r3, [r3, #0]
 8001908:	b29b      	uxth	r3, r3
 800190a:	2100      	movs	r1, #0
 800190c:	2000      	movs	r0, #0
 800190e:	f7ff fd85 	bl	800141c <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 8001912:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <ILI9341_FillScreen+0x44>)
 8001914:	881b      	ldrh	r3, [r3, #0]
 8001916:	b29b      	uxth	r3, r3
 8001918:	461a      	mov	r2, r3
 800191a:	4b08      	ldr	r3, [pc, #32]	@ (800193c <ILI9341_FillScreen+0x48>)
 800191c:	881b      	ldrh	r3, [r3, #0]
 800191e:	b29b      	uxth	r3, r3
 8001920:	fb02 f303 	mul.w	r3, r2, r3
 8001924:	461a      	mov	r2, r3
 8001926:	88fb      	ldrh	r3, [r7, #6]
 8001928:	4611      	mov	r1, r2
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff ff46 	bl	80017bc <ILI9341_DrawColorBurst>
}
 8001930:	bf00      	nop
 8001932:	3708      	adds	r7, #8
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	20000002 	.word	0x20000002
 800193c:	20000000 	.word	0x20000000

08001940 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	80fb      	strh	r3, [r7, #6]
 800194a:	460b      	mov	r3, r1
 800194c:	80bb      	strh	r3, [r7, #4]
 800194e:	4613      	mov	r3, r2
 8001950:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001952:	4b2c      	ldr	r3, [pc, #176]	@ (8001a04 <ILI9341_DrawPixel+0xc4>)
 8001954:	881b      	ldrh	r3, [r3, #0]
 8001956:	b29b      	uxth	r3, r3
 8001958:	88fa      	ldrh	r2, [r7, #6]
 800195a:	429a      	cmp	r2, r3
 800195c:	d24d      	bcs.n	80019fa <ILI9341_DrawPixel+0xba>
 800195e:	4b2a      	ldr	r3, [pc, #168]	@ (8001a08 <ILI9341_DrawPixel+0xc8>)
 8001960:	881b      	ldrh	r3, [r3, #0]
 8001962:	b29b      	uxth	r3, r3
 8001964:	88ba      	ldrh	r2, [r7, #4]
 8001966:	429a      	cmp	r2, r3
 8001968:	d247      	bcs.n	80019fa <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 800196a:	88fb      	ldrh	r3, [r7, #6]
 800196c:	0a1b      	lsrs	r3, r3, #8
 800196e:	b29b      	uxth	r3, r3
 8001970:	b2db      	uxtb	r3, r3
 8001972:	753b      	strb	r3, [r7, #20]
 8001974:	88fb      	ldrh	r3, [r7, #6]
 8001976:	b2db      	uxtb	r3, r3
 8001978:	757b      	strb	r3, [r7, #21]
 800197a:	88fb      	ldrh	r3, [r7, #6]
 800197c:	3301      	adds	r3, #1
 800197e:	121b      	asrs	r3, r3, #8
 8001980:	b2db      	uxtb	r3, r3
 8001982:	75bb      	strb	r3, [r7, #22]
 8001984:	88fb      	ldrh	r3, [r7, #6]
 8001986:	b2db      	uxtb	r3, r3
 8001988:	3301      	adds	r3, #1
 800198a:	b2db      	uxtb	r3, r3
 800198c:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 800198e:	88bb      	ldrh	r3, [r7, #4]
 8001990:	0a1b      	lsrs	r3, r3, #8
 8001992:	b29b      	uxth	r3, r3
 8001994:	b2db      	uxtb	r3, r3
 8001996:	743b      	strb	r3, [r7, #16]
 8001998:	88bb      	ldrh	r3, [r7, #4]
 800199a:	b2db      	uxtb	r3, r3
 800199c:	747b      	strb	r3, [r7, #17]
 800199e:	88bb      	ldrh	r3, [r7, #4]
 80019a0:	3301      	adds	r3, #1
 80019a2:	121b      	asrs	r3, r3, #8
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	74bb      	strb	r3, [r7, #18]
 80019a8:	88bb      	ldrh	r3, [r7, #4]
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	3301      	adds	r3, #1
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 80019b2:	887b      	ldrh	r3, [r7, #2]
 80019b4:	0a1b      	lsrs	r3, r3, #8
 80019b6:	b29b      	uxth	r3, r3
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	733b      	strb	r3, [r7, #12]
 80019bc:	887b      	ldrh	r3, [r7, #2]
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2A);						//ADDRESS
 80019c2:	202a      	movs	r0, #42	@ 0x2a
 80019c4:	f7ff fcda 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 80019c8:	f107 0314 	add.w	r3, r7, #20
 80019cc:	2104      	movs	r1, #4
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff fd08 	bl	80013e4 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2B);						//ADDRESS
 80019d4:	202b      	movs	r0, #43	@ 0x2b
 80019d6:	f7ff fcd1 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 80019da:	f107 0310 	add.w	r3, r7, #16
 80019de:	2104      	movs	r1, #4
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7ff fcff 	bl	80013e4 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 80019e6:	202c      	movs	r0, #44	@ 0x2c
 80019e8:	f7ff fcc8 	bl	800137c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 80019ec:	f107 030c 	add.w	r3, r7, #12
 80019f0:	2102      	movs	r1, #2
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff fcf6 	bl	80013e4 <ILI9341_WriteBuffer>
 80019f8:	e000      	b.n	80019fc <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80019fa:	bf00      	nop
}
 80019fc:	3718      	adds	r7, #24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20000002 	.word	0x20000002
 8001a08:	20000000 	.word	0x20000000

08001a0c <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 8001a0c:	b590      	push	{r4, r7, lr}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4604      	mov	r4, r0
 8001a14:	4608      	mov	r0, r1
 8001a16:	4611      	mov	r1, r2
 8001a18:	461a      	mov	r2, r3
 8001a1a:	4623      	mov	r3, r4
 8001a1c:	80fb      	strh	r3, [r7, #6]
 8001a1e:	4603      	mov	r3, r0
 8001a20:	80bb      	strh	r3, [r7, #4]
 8001a22:	460b      	mov	r3, r1
 8001a24:	807b      	strh	r3, [r7, #2]
 8001a26:	4613      	mov	r3, r2
 8001a28:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001a2a:	4b24      	ldr	r3, [pc, #144]	@ (8001abc <ILI9341_DrawRectangle+0xb0>)
 8001a2c:	881b      	ldrh	r3, [r3, #0]
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	88fa      	ldrh	r2, [r7, #6]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d23d      	bcs.n	8001ab2 <ILI9341_DrawRectangle+0xa6>
 8001a36:	4b22      	ldr	r3, [pc, #136]	@ (8001ac0 <ILI9341_DrawRectangle+0xb4>)
 8001a38:	881b      	ldrh	r3, [r3, #0]
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	88ba      	ldrh	r2, [r7, #4]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d237      	bcs.n	8001ab2 <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 8001a42:	88fa      	ldrh	r2, [r7, #6]
 8001a44:	887b      	ldrh	r3, [r7, #2]
 8001a46:	4413      	add	r3, r2
 8001a48:	4a1c      	ldr	r2, [pc, #112]	@ (8001abc <ILI9341_DrawRectangle+0xb0>)
 8001a4a:	8812      	ldrh	r2, [r2, #0]
 8001a4c:	b292      	uxth	r2, r2
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	dd05      	ble.n	8001a5e <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 8001a52:	4b1a      	ldr	r3, [pc, #104]	@ (8001abc <ILI9341_DrawRectangle+0xb0>)
 8001a54:	881b      	ldrh	r3, [r3, #0]
 8001a56:	b29a      	uxth	r2, r3
 8001a58:	88fb      	ldrh	r3, [r7, #6]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 8001a5e:	88ba      	ldrh	r2, [r7, #4]
 8001a60:	883b      	ldrh	r3, [r7, #0]
 8001a62:	4413      	add	r3, r2
 8001a64:	4a16      	ldr	r2, [pc, #88]	@ (8001ac0 <ILI9341_DrawRectangle+0xb4>)
 8001a66:	8812      	ldrh	r2, [r2, #0]
 8001a68:	b292      	uxth	r2, r2
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	dd05      	ble.n	8001a7a <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 8001a6e:	4b14      	ldr	r3, [pc, #80]	@ (8001ac0 <ILI9341_DrawRectangle+0xb4>)
 8001a70:	881b      	ldrh	r3, [r3, #0]
 8001a72:	b29a      	uxth	r2, r3
 8001a74:	88bb      	ldrh	r3, [r7, #4]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8001a7a:	88fa      	ldrh	r2, [r7, #6]
 8001a7c:	887b      	ldrh	r3, [r7, #2]
 8001a7e:	4413      	add	r3, r2
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	3b01      	subs	r3, #1
 8001a84:	b29c      	uxth	r4, r3
 8001a86:	88ba      	ldrh	r2, [r7, #4]
 8001a88:	883b      	ldrh	r3, [r7, #0]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	88b9      	ldrh	r1, [r7, #4]
 8001a94:	88f8      	ldrh	r0, [r7, #6]
 8001a96:	4622      	mov	r2, r4
 8001a98:	f7ff fcc0 	bl	800141c <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8001a9c:	883b      	ldrh	r3, [r7, #0]
 8001a9e:	887a      	ldrh	r2, [r7, #2]
 8001aa0:	fb02 f303 	mul.w	r3, r2, r3
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	8b3b      	ldrh	r3, [r7, #24]
 8001aa8:	4611      	mov	r1, r2
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff fe86 	bl	80017bc <ILI9341_DrawColorBurst>
 8001ab0:	e000      	b.n	8001ab4 <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001ab2:	bf00      	nop
}
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd90      	pop	{r4, r7, pc}
 8001aba:	bf00      	nop
 8001abc:	20000002 	.word	0x20000002
 8001ac0:	20000000 	.word	0x20000000

08001ac4 <ILI9341_DrawHLine>:

void ILI9341_DrawHLine(uint16_t x, uint16_t y, uint16_t width, uint16_t color)
{
 8001ac4:	b590      	push	{r4, r7, lr}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	4604      	mov	r4, r0
 8001acc:	4608      	mov	r0, r1
 8001ace:	4611      	mov	r1, r2
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4623      	mov	r3, r4
 8001ad4:	80fb      	strh	r3, [r7, #6]
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	80bb      	strh	r3, [r7, #4]
 8001ada:	460b      	mov	r3, r1
 8001adc:	807b      	strh	r3, [r7, #2]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001ae2:	4b18      	ldr	r3, [pc, #96]	@ (8001b44 <ILI9341_DrawHLine+0x80>)
 8001ae4:	881b      	ldrh	r3, [r3, #0]
 8001ae6:	b29b      	uxth	r3, r3
 8001ae8:	88fa      	ldrh	r2, [r7, #6]
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d225      	bcs.n	8001b3a <ILI9341_DrawHLine+0x76>
 8001aee:	4b16      	ldr	r3, [pc, #88]	@ (8001b48 <ILI9341_DrawHLine+0x84>)
 8001af0:	881b      	ldrh	r3, [r3, #0]
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	88ba      	ldrh	r2, [r7, #4]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d21f      	bcs.n	8001b3a <ILI9341_DrawHLine+0x76>

	if((x+width-1)>=LCD_WIDTH)
 8001afa:	88fa      	ldrh	r2, [r7, #6]
 8001afc:	887b      	ldrh	r3, [r7, #2]
 8001afe:	4413      	add	r3, r2
 8001b00:	4a10      	ldr	r2, [pc, #64]	@ (8001b44 <ILI9341_DrawHLine+0x80>)
 8001b02:	8812      	ldrh	r2, [r2, #0]
 8001b04:	b292      	uxth	r2, r2
 8001b06:	4293      	cmp	r3, r2
 8001b08:	dd05      	ble.n	8001b16 <ILI9341_DrawHLine+0x52>
	{
		width=LCD_WIDTH-x;
 8001b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b44 <ILI9341_DrawHLine+0x80>)
 8001b0c:	881b      	ldrh	r3, [r3, #0]
 8001b0e:	b29a      	uxth	r2, r3
 8001b10:	88fb      	ldrh	r3, [r7, #6]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x+width-1, y);
 8001b16:	88fa      	ldrh	r2, [r7, #6]
 8001b18:	887b      	ldrh	r3, [r7, #2]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	3b01      	subs	r3, #1
 8001b20:	b29a      	uxth	r2, r3
 8001b22:	88bb      	ldrh	r3, [r7, #4]
 8001b24:	88b9      	ldrh	r1, [r7, #4]
 8001b26:	88f8      	ldrh	r0, [r7, #6]
 8001b28:	f7ff fc78 	bl	800141c <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, width);
 8001b2c:	887a      	ldrh	r2, [r7, #2]
 8001b2e:	883b      	ldrh	r3, [r7, #0]
 8001b30:	4611      	mov	r1, r2
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff fe42 	bl	80017bc <ILI9341_DrawColorBurst>
 8001b38:	e000      	b.n	8001b3c <ILI9341_DrawHLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001b3a:	bf00      	nop
}
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd90      	pop	{r4, r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000002 	.word	0x20000002
 8001b48:	20000000 	.word	0x20000000

08001b4c <ILI9341_DrawVLine>:

void ILI9341_DrawVLine(uint16_t x, uint16_t y, uint16_t height, uint16_t color)
{
 8001b4c:	b590      	push	{r4, r7, lr}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4604      	mov	r4, r0
 8001b54:	4608      	mov	r0, r1
 8001b56:	4611      	mov	r1, r2
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4623      	mov	r3, r4
 8001b5c:	80fb      	strh	r3, [r7, #6]
 8001b5e:	4603      	mov	r3, r0
 8001b60:	80bb      	strh	r3, [r7, #4]
 8001b62:	460b      	mov	r3, r1
 8001b64:	807b      	strh	r3, [r7, #2]
 8001b66:	4613      	mov	r3, r2
 8001b68:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001b6a:	4b18      	ldr	r3, [pc, #96]	@ (8001bcc <ILI9341_DrawVLine+0x80>)
 8001b6c:	881b      	ldrh	r3, [r3, #0]
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	88fa      	ldrh	r2, [r7, #6]
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d225      	bcs.n	8001bc2 <ILI9341_DrawVLine+0x76>
 8001b76:	4b16      	ldr	r3, [pc, #88]	@ (8001bd0 <ILI9341_DrawVLine+0x84>)
 8001b78:	881b      	ldrh	r3, [r3, #0]
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	88ba      	ldrh	r2, [r7, #4]
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d21f      	bcs.n	8001bc2 <ILI9341_DrawVLine+0x76>

	if((y+height-1)>=LCD_HEIGHT)
 8001b82:	88ba      	ldrh	r2, [r7, #4]
 8001b84:	887b      	ldrh	r3, [r7, #2]
 8001b86:	4413      	add	r3, r2
 8001b88:	4a11      	ldr	r2, [pc, #68]	@ (8001bd0 <ILI9341_DrawVLine+0x84>)
 8001b8a:	8812      	ldrh	r2, [r2, #0]
 8001b8c:	b292      	uxth	r2, r2
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	dd05      	ble.n	8001b9e <ILI9341_DrawVLine+0x52>
	{
		height=LCD_HEIGHT-y;
 8001b92:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd0 <ILI9341_DrawVLine+0x84>)
 8001b94:	881b      	ldrh	r3, [r3, #0]
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	88bb      	ldrh	r3, [r7, #4]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x, y+height-1);
 8001b9e:	88ba      	ldrh	r2, [r7, #4]
 8001ba0:	887b      	ldrh	r3, [r7, #2]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	88fa      	ldrh	r2, [r7, #6]
 8001bac:	88b9      	ldrh	r1, [r7, #4]
 8001bae:	88f8      	ldrh	r0, [r7, #6]
 8001bb0:	f7ff fc34 	bl	800141c <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height);
 8001bb4:	887a      	ldrh	r2, [r7, #2]
 8001bb6:	883b      	ldrh	r3, [r7, #0]
 8001bb8:	4611      	mov	r1, r2
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff fdfe 	bl	80017bc <ILI9341_DrawColorBurst>
 8001bc0:	e000      	b.n	8001bc4 <ILI9341_DrawVLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001bc2:	bf00      	nop
}
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd90      	pop	{r4, r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000002 	.word	0x20000002
 8001bd0:	20000000 	.word	0x20000000

08001bd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bda:	f000 fb4f 	bl	800227c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bde:	f000 f855 	bl	8001c8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001be2:	f000 f915 	bl	8001e10 <MX_GPIO_Init>
  MX_DMA_Init();
 8001be6:	f000 f8f3 	bl	8001dd0 <MX_DMA_Init>
  MX_SPI1_Init();
 8001bea:	f000 f8bb 	bl	8001d64 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();
 8001bee:	f7ff fc8b 	bl	8001508 <ILI9341_Init>

  int rectXStart = 80;
 8001bf2:	2350      	movs	r3, #80	@ 0x50
 8001bf4:	607b      	str	r3, [r7, #4]
  int rectYStart = 80;
 8001bf6:	2350      	movs	r3, #80	@ 0x50
 8001bf8:	603b      	str	r3, [r7, #0]

    // Simple Text writing (Text, Font, X, Y, Color, BackColor)
    // Available Fonts are FONT1, FONT2, FONT3 and FONT4
    ILI9341_FillScreen(BLACK);
 8001bfa:	2000      	movs	r0, #0
 8001bfc:	f7ff fe7a 	bl	80018f4 <ILI9341_FillScreen>
    ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
 8001c00:	2003      	movs	r0, #3
 8001c02:	f7ff fd8b 	bl	800171c <ILI9341_SetRotation>
    ILI9341_DrawText("HELLO WORLD", FONT4, 90, 110, WHITE, BLACK);
 8001c06:	2300      	movs	r3, #0
 8001c08:	9301      	str	r3, [sp, #4]
 8001c0a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	236e      	movs	r3, #110	@ 0x6e
 8001c12:	225a      	movs	r2, #90	@ 0x5a
 8001c14:	4919      	ldr	r1, [pc, #100]	@ (8001c7c <main+0xa8>)
 8001c16:	481a      	ldr	r0, [pc, #104]	@ (8001c80 <main+0xac>)
 8001c18:	f7ff fb1b 	bl	8001252 <ILI9341_DrawText>
    HAL_Delay(3000);
 8001c1c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001c20:	f000 fb9e 	bl	8002360 <HAL_Delay>
    ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
    ILI9341_DrawText("I Am Fine", FONT4, 50, 70, WHITE, BLACK);
    HAL_Delay(1000);
    ILI9341_DrawText("Thank You", FONT4, 130, 150, BLACK, WHITE);
*/
    HAL_Delay(1000);
 8001c24:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c28:	f000 fb9a 	bl	8002360 <HAL_Delay>
    ILI9341_FillScreen(BLACK);
 8001c2c:	2000      	movs	r0, #0
 8001c2e:	f7ff fe61 	bl	80018f4 <ILI9341_FillScreen>
    ILI9341_DrawHollowRectangleCoord(50, 50, 220, 140, WHITE);
 8001c32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	238c      	movs	r3, #140	@ 0x8c
 8001c3a:	22dc      	movs	r2, #220	@ 0xdc
 8001c3c:	2132      	movs	r1, #50	@ 0x32
 8001c3e:	2032      	movs	r0, #50	@ 0x32
 8001c40:	f7ff fa0e 	bl	8001060 <ILI9341_DrawHollowRectangleCoord>
    HAL_Delay(1000);
 8001c44:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c48:	f000 fb8a 	bl	8002360 <HAL_Delay>
    ILI9341_DrawText("Testing", FONT3, 95, 85, WHITE, BLACK);
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	9301      	str	r3, [sp, #4]
 8001c50:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c54:	9300      	str	r3, [sp, #0]
 8001c56:	2355      	movs	r3, #85	@ 0x55
 8001c58:	225f      	movs	r2, #95	@ 0x5f
 8001c5a:	490a      	ldr	r1, [pc, #40]	@ (8001c84 <main+0xb0>)
 8001c5c:	480a      	ldr	r0, [pc, #40]	@ (8001c88 <main+0xb4>)
 8001c5e:	f7ff faf8 	bl	8001252 <ILI9341_DrawText>
    HAL_Delay(1000);
 8001c62:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c66:	f000 fb7b 	bl	8002360 <HAL_Delay>
    ILI9341_DrawPixel(160, 95, WHITE);
 8001c6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c6e:	215f      	movs	r1, #95	@ 0x5f
 8001c70:	20a0      	movs	r0, #160	@ 0xa0
 8001c72:	f7ff fe65 	bl	8001940 <ILI9341_DrawPixel>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //ILI9341_DrawHollowRectangleCoord(80, 80, 310, 230, WHITE);

  while(1){
 8001c76:	bf00      	nop
 8001c78:	e7fd      	b.n	8001c76 <main+0xa2>
 8001c7a:	bf00      	nop
 8001c7c:	080092a8 	.word	0x080092a8
 8001c80:	08008930 	.word	0x08008930
 8001c84:	08008944 	.word	0x08008944
 8001c88:	0800893c 	.word	0x0800893c

08001c8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b094      	sub	sp, #80	@ 0x50
 8001c90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c92:	f107 031c 	add.w	r3, r7, #28
 8001c96:	2234      	movs	r2, #52	@ 0x34
 8001c98:	2100      	movs	r1, #0
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f003 fa5f 	bl	800515e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ca0:	f107 0308 	add.w	r3, r7, #8
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	60da      	str	r2, [r3, #12]
 8001cae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	607b      	str	r3, [r7, #4]
 8001cb4:	4b29      	ldr	r3, [pc, #164]	@ (8001d5c <SystemClock_Config+0xd0>)
 8001cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb8:	4a28      	ldr	r2, [pc, #160]	@ (8001d5c <SystemClock_Config+0xd0>)
 8001cba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cc0:	4b26      	ldr	r3, [pc, #152]	@ (8001d5c <SystemClock_Config+0xd0>)
 8001cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cc8:	607b      	str	r3, [r7, #4]
 8001cca:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001ccc:	2300      	movs	r3, #0
 8001cce:	603b      	str	r3, [r7, #0]
 8001cd0:	4b23      	ldr	r3, [pc, #140]	@ (8001d60 <SystemClock_Config+0xd4>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001cd8:	4a21      	ldr	r2, [pc, #132]	@ (8001d60 <SystemClock_Config+0xd4>)
 8001cda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cde:	6013      	str	r3, [r2, #0]
 8001ce0:	4b1f      	ldr	r3, [pc, #124]	@ (8001d60 <SystemClock_Config+0xd4>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ce8:	603b      	str	r3, [r7, #0]
 8001cea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cec:	2302      	movs	r3, #2
 8001cee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cf4:	2310      	movs	r3, #16
 8001cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001d00:	2308      	movs	r3, #8
 8001d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001d04:	2348      	movs	r3, #72	@ 0x48
 8001d06:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d10:	2302      	movs	r3, #2
 8001d12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d14:	f107 031c 	add.w	r3, r7, #28
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f001 fc05 	bl	8003528 <HAL_RCC_OscConfig>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001d24:	f000 f8c6 	bl	8001eb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d28:	230f      	movs	r3, #15
 8001d2a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d30:	2300      	movs	r3, #0
 8001d32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d38:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d3e:	f107 0308 	add.w	r3, r7, #8
 8001d42:	2102      	movs	r1, #2
 8001d44:	4618      	mov	r0, r3
 8001d46:	f001 f95f 	bl	8003008 <HAL_RCC_ClockConfig>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001d50:	f000 f8b0 	bl	8001eb4 <Error_Handler>
  }
}
 8001d54:	bf00      	nop
 8001d56:	3750      	adds	r7, #80	@ 0x50
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40023800 	.word	0x40023800
 8001d60:	40007000 	.word	0x40007000

08001d64 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001d68:	4b17      	ldr	r3, [pc, #92]	@ (8001dc8 <MX_SPI1_Init+0x64>)
 8001d6a:	4a18      	ldr	r2, [pc, #96]	@ (8001dcc <MX_SPI1_Init+0x68>)
 8001d6c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d6e:	4b16      	ldr	r3, [pc, #88]	@ (8001dc8 <MX_SPI1_Init+0x64>)
 8001d70:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001d74:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d76:	4b14      	ldr	r3, [pc, #80]	@ (8001dc8 <MX_SPI1_Init+0x64>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d7c:	4b12      	ldr	r3, [pc, #72]	@ (8001dc8 <MX_SPI1_Init+0x64>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d82:	4b11      	ldr	r3, [pc, #68]	@ (8001dc8 <MX_SPI1_Init+0x64>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d88:	4b0f      	ldr	r3, [pc, #60]	@ (8001dc8 <MX_SPI1_Init+0x64>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc8 <MX_SPI1_Init+0x64>)
 8001d90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d94:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001d96:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc8 <MX_SPI1_Init+0x64>)
 8001d98:	2208      	movs	r2, #8
 8001d9a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc8 <MX_SPI1_Init+0x64>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001da2:	4b09      	ldr	r3, [pc, #36]	@ (8001dc8 <MX_SPI1_Init+0x64>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001da8:	4b07      	ldr	r3, [pc, #28]	@ (8001dc8 <MX_SPI1_Init+0x64>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001dae:	4b06      	ldr	r3, [pc, #24]	@ (8001dc8 <MX_SPI1_Init+0x64>)
 8001db0:	220a      	movs	r2, #10
 8001db2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001db4:	4804      	ldr	r0, [pc, #16]	@ (8001dc8 <MX_SPI1_Init+0x64>)
 8001db6:	f001 fe55 	bl	8003a64 <HAL_SPI_Init>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001dc0:	f000 f878 	bl	8001eb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001dc4:	bf00      	nop
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	200001f4 	.word	0x200001f4
 8001dcc:	40013000 	.word	0x40013000

08001dd0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	607b      	str	r3, [r7, #4]
 8001dda:	4b0c      	ldr	r3, [pc, #48]	@ (8001e0c <MX_DMA_Init+0x3c>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	4a0b      	ldr	r2, [pc, #44]	@ (8001e0c <MX_DMA_Init+0x3c>)
 8001de0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001de6:	4b09      	ldr	r3, [pc, #36]	@ (8001e0c <MX_DMA_Init+0x3c>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dee:	607b      	str	r3, [r7, #4]
 8001df0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001df2:	2200      	movs	r2, #0
 8001df4:	2100      	movs	r1, #0
 8001df6:	203b      	movs	r0, #59	@ 0x3b
 8001df8:	f000 fbb1 	bl	800255e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001dfc:	203b      	movs	r0, #59	@ 0x3b
 8001dfe:	f000 fbca 	bl	8002596 <HAL_NVIC_EnableIRQ>

}
 8001e02:	bf00      	nop
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	40023800 	.word	0x40023800

08001e10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b088      	sub	sp, #32
 8001e14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e16:	f107 030c 	add.w	r3, r7, #12
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]
 8001e1e:	605a      	str	r2, [r3, #4]
 8001e20:	609a      	str	r2, [r3, #8]
 8001e22:	60da      	str	r2, [r3, #12]
 8001e24:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	60bb      	str	r3, [r7, #8]
 8001e2a:	4b20      	ldr	r3, [pc, #128]	@ (8001eac <MX_GPIO_Init+0x9c>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2e:	4a1f      	ldr	r2, [pc, #124]	@ (8001eac <MX_GPIO_Init+0x9c>)
 8001e30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e36:	4b1d      	ldr	r3, [pc, #116]	@ (8001eac <MX_GPIO_Init+0x9c>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e3e:	60bb      	str	r3, [r7, #8]
 8001e40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	607b      	str	r3, [r7, #4]
 8001e46:	4b19      	ldr	r3, [pc, #100]	@ (8001eac <MX_GPIO_Init+0x9c>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4a:	4a18      	ldr	r2, [pc, #96]	@ (8001eac <MX_GPIO_Init+0x9c>)
 8001e4c:	f043 0301 	orr.w	r3, r3, #1
 8001e50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e52:	4b16      	ldr	r3, [pc, #88]	@ (8001eac <MX_GPIO_Init+0x9c>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	607b      	str	r3, [r7, #4]
 8001e5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e5e:	2300      	movs	r3, #0
 8001e60:	603b      	str	r3, [r7, #0]
 8001e62:	4b12      	ldr	r3, [pc, #72]	@ (8001eac <MX_GPIO_Init+0x9c>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e66:	4a11      	ldr	r2, [pc, #68]	@ (8001eac <MX_GPIO_Init+0x9c>)
 8001e68:	f043 0302 	orr.w	r3, r3, #2
 8001e6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001eac <MX_GPIO_Init+0x9c>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	603b      	str	r3, [r7, #0]
 8001e78:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10, GPIO_PIN_RESET);
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f240 4103 	movw	r1, #1027	@ 0x403
 8001e80:	480b      	ldr	r0, [pc, #44]	@ (8001eb0 <MX_GPIO_Init+0xa0>)
 8001e82:	f001 f8a7 	bl	8002fd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10;
 8001e86:	f240 4303 	movw	r3, #1027	@ 0x403
 8001e8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e94:	2300      	movs	r3, #0
 8001e96:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e98:	f107 030c 	add.w	r3, r7, #12
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4804      	ldr	r0, [pc, #16]	@ (8001eb0 <MX_GPIO_Init+0xa0>)
 8001ea0:	f000 ff04 	bl	8002cac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ea4:	bf00      	nop
 8001ea6:	3720      	adds	r7, #32
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	40020400 	.word	0x40020400

08001eb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001eb8:	b672      	cpsid	i
}
 8001eba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ebc:	bf00      	nop
 8001ebe:	e7fd      	b.n	8001ebc <Error_Handler+0x8>

08001ec0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	607b      	str	r3, [r7, #4]
 8001eca:	4b10      	ldr	r3, [pc, #64]	@ (8001f0c <HAL_MspInit+0x4c>)
 8001ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ece:	4a0f      	ldr	r2, [pc, #60]	@ (8001f0c <HAL_MspInit+0x4c>)
 8001ed0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ed4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8001f0c <HAL_MspInit+0x4c>)
 8001ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ede:	607b      	str	r3, [r7, #4]
 8001ee0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	603b      	str	r3, [r7, #0]
 8001ee6:	4b09      	ldr	r3, [pc, #36]	@ (8001f0c <HAL_MspInit+0x4c>)
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eea:	4a08      	ldr	r2, [pc, #32]	@ (8001f0c <HAL_MspInit+0x4c>)
 8001eec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ef0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ef2:	4b06      	ldr	r3, [pc, #24]	@ (8001f0c <HAL_MspInit+0x4c>)
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001efa:	603b      	str	r3, [r7, #0]
 8001efc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	40023800 	.word	0x40023800

08001f10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b08a      	sub	sp, #40	@ 0x28
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f18:	f107 0314 	add.w	r3, r7, #20
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	60da      	str	r2, [r3, #12]
 8001f26:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a30      	ldr	r2, [pc, #192]	@ (8001ff0 <HAL_SPI_MspInit+0xe0>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d159      	bne.n	8001fe6 <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	613b      	str	r3, [r7, #16]
 8001f36:	4b2f      	ldr	r3, [pc, #188]	@ (8001ff4 <HAL_SPI_MspInit+0xe4>)
 8001f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f3a:	4a2e      	ldr	r2, [pc, #184]	@ (8001ff4 <HAL_SPI_MspInit+0xe4>)
 8001f3c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f40:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f42:	4b2c      	ldr	r3, [pc, #176]	@ (8001ff4 <HAL_SPI_MspInit+0xe4>)
 8001f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60fb      	str	r3, [r7, #12]
 8001f52:	4b28      	ldr	r3, [pc, #160]	@ (8001ff4 <HAL_SPI_MspInit+0xe4>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	4a27      	ldr	r2, [pc, #156]	@ (8001ff4 <HAL_SPI_MspInit+0xe4>)
 8001f58:	f043 0301 	orr.w	r3, r3, #1
 8001f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5e:	4b25      	ldr	r3, [pc, #148]	@ (8001ff4 <HAL_SPI_MspInit+0xe4>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	60fb      	str	r3, [r7, #12]
 8001f68:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001f6a:	23a0      	movs	r3, #160	@ 0xa0
 8001f6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6e:	2302      	movs	r3, #2
 8001f70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f72:	2300      	movs	r3, #0
 8001f74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f76:	2303      	movs	r3, #3
 8001f78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f7a:	2305      	movs	r3, #5
 8001f7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f7e:	f107 0314 	add.w	r3, r7, #20
 8001f82:	4619      	mov	r1, r3
 8001f84:	481c      	ldr	r0, [pc, #112]	@ (8001ff8 <HAL_SPI_MspInit+0xe8>)
 8001f86:	f000 fe91 	bl	8002cac <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001f8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001ffc <HAL_SPI_MspInit+0xec>)
 8001f8c:	4a1c      	ldr	r2, [pc, #112]	@ (8002000 <HAL_SPI_MspInit+0xf0>)
 8001f8e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001f90:	4b1a      	ldr	r3, [pc, #104]	@ (8001ffc <HAL_SPI_MspInit+0xec>)
 8001f92:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001f96:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f98:	4b18      	ldr	r3, [pc, #96]	@ (8001ffc <HAL_SPI_MspInit+0xec>)
 8001f9a:	2240      	movs	r2, #64	@ 0x40
 8001f9c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f9e:	4b17      	ldr	r3, [pc, #92]	@ (8001ffc <HAL_SPI_MspInit+0xec>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fa4:	4b15      	ldr	r3, [pc, #84]	@ (8001ffc <HAL_SPI_MspInit+0xec>)
 8001fa6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001faa:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fac:	4b13      	ldr	r3, [pc, #76]	@ (8001ffc <HAL_SPI_MspInit+0xec>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fb2:	4b12      	ldr	r3, [pc, #72]	@ (8001ffc <HAL_SPI_MspInit+0xec>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001fb8:	4b10      	ldr	r3, [pc, #64]	@ (8001ffc <HAL_SPI_MspInit+0xec>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8001ffc <HAL_SPI_MspInit+0xec>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fc4:	4b0d      	ldr	r3, [pc, #52]	@ (8001ffc <HAL_SPI_MspInit+0xec>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001fca:	480c      	ldr	r0, [pc, #48]	@ (8001ffc <HAL_SPI_MspInit+0xec>)
 8001fcc:	f000 fafe 	bl	80025cc <HAL_DMA_Init>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8001fd6:	f7ff ff6d 	bl	8001eb4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a07      	ldr	r2, [pc, #28]	@ (8001ffc <HAL_SPI_MspInit+0xec>)
 8001fde:	649a      	str	r2, [r3, #72]	@ 0x48
 8001fe0:	4a06      	ldr	r2, [pc, #24]	@ (8001ffc <HAL_SPI_MspInit+0xec>)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001fe6:	bf00      	nop
 8001fe8:	3728      	adds	r7, #40	@ 0x28
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40013000 	.word	0x40013000
 8001ff4:	40023800 	.word	0x40023800
 8001ff8:	40020000 	.word	0x40020000
 8001ffc:	2000024c 	.word	0x2000024c
 8002000:	40026458 	.word	0x40026458

08002004 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002008:	bf00      	nop
 800200a:	e7fd      	b.n	8002008 <NMI_Handler+0x4>

0800200c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002010:	bf00      	nop
 8002012:	e7fd      	b.n	8002010 <HardFault_Handler+0x4>

08002014 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002018:	bf00      	nop
 800201a:	e7fd      	b.n	8002018 <MemManage_Handler+0x4>

0800201c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002020:	bf00      	nop
 8002022:	e7fd      	b.n	8002020 <BusFault_Handler+0x4>

08002024 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002028:	bf00      	nop
 800202a:	e7fd      	b.n	8002028 <UsageFault_Handler+0x4>

0800202c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002030:	bf00      	nop
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr

0800203a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800203a:	b480      	push	{r7}
 800203c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800203e:	bf00      	nop
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800204c:	bf00      	nop
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800205a:	f000 f961 	bl	8002320 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002068:	4802      	ldr	r0, [pc, #8]	@ (8002074 <DMA2_Stream3_IRQHandler+0x10>)
 800206a:	f000 fbb5 	bl	80027d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	2000024c 	.word	0x2000024c

08002078 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  return 1;
 800207c:	2301      	movs	r3, #1
}
 800207e:	4618      	mov	r0, r3
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <_kill>:

int _kill(int pid, int sig)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002092:	f003 f8b7 	bl	8005204 <__errno>
 8002096:	4603      	mov	r3, r0
 8002098:	2216      	movs	r2, #22
 800209a:	601a      	str	r2, [r3, #0]
  return -1;
 800209c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <_exit>:

void _exit (int status)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020b0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f7ff ffe7 	bl	8002088 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020ba:	bf00      	nop
 80020bc:	e7fd      	b.n	80020ba <_exit+0x12>

080020be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	b086      	sub	sp, #24
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	60f8      	str	r0, [r7, #12]
 80020c6:	60b9      	str	r1, [r7, #8]
 80020c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ca:	2300      	movs	r3, #0
 80020cc:	617b      	str	r3, [r7, #20]
 80020ce:	e00a      	b.n	80020e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020d0:	f3af 8000 	nop.w
 80020d4:	4601      	mov	r1, r0
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	1c5a      	adds	r2, r3, #1
 80020da:	60ba      	str	r2, [r7, #8]
 80020dc:	b2ca      	uxtb	r2, r1
 80020de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	3301      	adds	r3, #1
 80020e4:	617b      	str	r3, [r7, #20]
 80020e6:	697a      	ldr	r2, [r7, #20]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	dbf0      	blt.n	80020d0 <_read+0x12>
  }

  return len;
 80020ee:	687b      	ldr	r3, [r7, #4]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	60b9      	str	r1, [r7, #8]
 8002102:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002104:	2300      	movs	r3, #0
 8002106:	617b      	str	r3, [r7, #20]
 8002108:	e009      	b.n	800211e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	1c5a      	adds	r2, r3, #1
 800210e:	60ba      	str	r2, [r7, #8]
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	4618      	mov	r0, r3
 8002114:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	3301      	adds	r3, #1
 800211c:	617b      	str	r3, [r7, #20]
 800211e:	697a      	ldr	r2, [r7, #20]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	429a      	cmp	r2, r3
 8002124:	dbf1      	blt.n	800210a <_write+0x12>
  }
  return len;
 8002126:	687b      	ldr	r3, [r7, #4]
}
 8002128:	4618      	mov	r0, r3
 800212a:	3718      	adds	r7, #24
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <_close>:

int _close(int file)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002138:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800213c:	4618      	mov	r0, r3
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002158:	605a      	str	r2, [r3, #4]
  return 0;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <_isatty>:

int _isatty(int file)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002170:	2301      	movs	r3, #1
}
 8002172:	4618      	mov	r0, r3
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr

0800217e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800217e:	b480      	push	{r7}
 8002180:	b085      	sub	sp, #20
 8002182:	af00      	add	r7, sp, #0
 8002184:	60f8      	str	r0, [r7, #12]
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3714      	adds	r7, #20
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021a0:	4a14      	ldr	r2, [pc, #80]	@ (80021f4 <_sbrk+0x5c>)
 80021a2:	4b15      	ldr	r3, [pc, #84]	@ (80021f8 <_sbrk+0x60>)
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021ac:	4b13      	ldr	r3, [pc, #76]	@ (80021fc <_sbrk+0x64>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d102      	bne.n	80021ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021b4:	4b11      	ldr	r3, [pc, #68]	@ (80021fc <_sbrk+0x64>)
 80021b6:	4a12      	ldr	r2, [pc, #72]	@ (8002200 <_sbrk+0x68>)
 80021b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ba:	4b10      	ldr	r3, [pc, #64]	@ (80021fc <_sbrk+0x64>)
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4413      	add	r3, r2
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d207      	bcs.n	80021d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021c8:	f003 f81c 	bl	8005204 <__errno>
 80021cc:	4603      	mov	r3, r0
 80021ce:	220c      	movs	r2, #12
 80021d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021d6:	e009      	b.n	80021ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021d8:	4b08      	ldr	r3, [pc, #32]	@ (80021fc <_sbrk+0x64>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021de:	4b07      	ldr	r3, [pc, #28]	@ (80021fc <_sbrk+0x64>)
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4413      	add	r3, r2
 80021e6:	4a05      	ldr	r2, [pc, #20]	@ (80021fc <_sbrk+0x64>)
 80021e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ea:	68fb      	ldr	r3, [r7, #12]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3718      	adds	r7, #24
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	20020000 	.word	0x20020000
 80021f8:	00000400 	.word	0x00000400
 80021fc:	200002ac 	.word	0x200002ac
 8002200:	20000400 	.word	0x20000400

08002204 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002208:	4b06      	ldr	r3, [pc, #24]	@ (8002224 <SystemInit+0x20>)
 800220a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800220e:	4a05      	ldr	r2, [pc, #20]	@ (8002224 <SystemInit+0x20>)
 8002210:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002214:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002218:	bf00      	nop
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	e000ed00 	.word	0xe000ed00

08002228 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002228:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002260 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800222c:	f7ff ffea 	bl	8002204 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002230:	480c      	ldr	r0, [pc, #48]	@ (8002264 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002232:	490d      	ldr	r1, [pc, #52]	@ (8002268 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002234:	4a0d      	ldr	r2, [pc, #52]	@ (800226c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002236:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002238:	e002      	b.n	8002240 <LoopCopyDataInit>

0800223a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800223a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800223c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800223e:	3304      	adds	r3, #4

08002240 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002240:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002242:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002244:	d3f9      	bcc.n	800223a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002246:	4a0a      	ldr	r2, [pc, #40]	@ (8002270 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002248:	4c0a      	ldr	r4, [pc, #40]	@ (8002274 <LoopFillZerobss+0x22>)
  movs r3, #0
 800224a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800224c:	e001      	b.n	8002252 <LoopFillZerobss>

0800224e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800224e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002250:	3204      	adds	r2, #4

08002252 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002252:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002254:	d3fb      	bcc.n	800224e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002256:	f002 ffdb 	bl	8005210 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800225a:	f7ff fcbb 	bl	8001bd4 <main>
  bx  lr    
 800225e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002260:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002264:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002268:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 800226c:	0800a83c 	.word	0x0800a83c
  ldr r2, =_sbss
 8002270:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002274:	20000400 	.word	0x20000400

08002278 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002278:	e7fe      	b.n	8002278 <ADC_IRQHandler>
	...

0800227c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002280:	4b0e      	ldr	r3, [pc, #56]	@ (80022bc <HAL_Init+0x40>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a0d      	ldr	r2, [pc, #52]	@ (80022bc <HAL_Init+0x40>)
 8002286:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800228a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800228c:	4b0b      	ldr	r3, [pc, #44]	@ (80022bc <HAL_Init+0x40>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a0a      	ldr	r2, [pc, #40]	@ (80022bc <HAL_Init+0x40>)
 8002292:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002296:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002298:	4b08      	ldr	r3, [pc, #32]	@ (80022bc <HAL_Init+0x40>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a07      	ldr	r2, [pc, #28]	@ (80022bc <HAL_Init+0x40>)
 800229e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022a4:	2003      	movs	r0, #3
 80022a6:	f000 f94f 	bl	8002548 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022aa:	200f      	movs	r0, #15
 80022ac:	f000 f808 	bl	80022c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022b0:	f7ff fe06 	bl	8001ec0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	40023c00 	.word	0x40023c00

080022c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022c8:	4b12      	ldr	r3, [pc, #72]	@ (8002314 <HAL_InitTick+0x54>)
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	4b12      	ldr	r3, [pc, #72]	@ (8002318 <HAL_InitTick+0x58>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	4619      	mov	r1, r3
 80022d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80022da:	fbb2 f3f3 	udiv	r3, r2, r3
 80022de:	4618      	mov	r0, r3
 80022e0:	f000 f967 	bl	80025b2 <HAL_SYSTICK_Config>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e00e      	b.n	800230c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2b0f      	cmp	r3, #15
 80022f2:	d80a      	bhi.n	800230a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022f4:	2200      	movs	r2, #0
 80022f6:	6879      	ldr	r1, [r7, #4]
 80022f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80022fc:	f000 f92f 	bl	800255e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002300:	4a06      	ldr	r2, [pc, #24]	@ (800231c <HAL_InitTick+0x5c>)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002306:	2300      	movs	r3, #0
 8002308:	e000      	b.n	800230c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
}
 800230c:	4618      	mov	r0, r3
 800230e:	3708      	adds	r7, #8
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	20000004 	.word	0x20000004
 8002318:	2000000c 	.word	0x2000000c
 800231c:	20000008 	.word	0x20000008

08002320 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002324:	4b06      	ldr	r3, [pc, #24]	@ (8002340 <HAL_IncTick+0x20>)
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	461a      	mov	r2, r3
 800232a:	4b06      	ldr	r3, [pc, #24]	@ (8002344 <HAL_IncTick+0x24>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4413      	add	r3, r2
 8002330:	4a04      	ldr	r2, [pc, #16]	@ (8002344 <HAL_IncTick+0x24>)
 8002332:	6013      	str	r3, [r2, #0]
}
 8002334:	bf00      	nop
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	2000000c 	.word	0x2000000c
 8002344:	200002b0 	.word	0x200002b0

08002348 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  return uwTick;
 800234c:	4b03      	ldr	r3, [pc, #12]	@ (800235c <HAL_GetTick+0x14>)
 800234e:	681b      	ldr	r3, [r3, #0]
}
 8002350:	4618      	mov	r0, r3
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	200002b0 	.word	0x200002b0

08002360 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002368:	f7ff ffee 	bl	8002348 <HAL_GetTick>
 800236c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002378:	d005      	beq.n	8002386 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800237a:	4b0a      	ldr	r3, [pc, #40]	@ (80023a4 <HAL_Delay+0x44>)
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	461a      	mov	r2, r3
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	4413      	add	r3, r2
 8002384:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002386:	bf00      	nop
 8002388:	f7ff ffde 	bl	8002348 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	429a      	cmp	r2, r3
 8002396:	d8f7      	bhi.n	8002388 <HAL_Delay+0x28>
  {
  }
}
 8002398:	bf00      	nop
 800239a:	bf00      	nop
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	2000000c 	.word	0x2000000c

080023a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f003 0307 	and.w	r3, r3, #7
 80023b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023b8:	4b0c      	ldr	r3, [pc, #48]	@ (80023ec <__NVIC_SetPriorityGrouping+0x44>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023be:	68ba      	ldr	r2, [r7, #8]
 80023c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023c4:	4013      	ands	r3, r2
 80023c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023da:	4a04      	ldr	r2, [pc, #16]	@ (80023ec <__NVIC_SetPriorityGrouping+0x44>)
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	60d3      	str	r3, [r2, #12]
}
 80023e0:	bf00      	nop
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr
 80023ec:	e000ed00 	.word	0xe000ed00

080023f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023f4:	4b04      	ldr	r3, [pc, #16]	@ (8002408 <__NVIC_GetPriorityGrouping+0x18>)
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	0a1b      	lsrs	r3, r3, #8
 80023fa:	f003 0307 	and.w	r3, r3, #7
}
 80023fe:	4618      	mov	r0, r3
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr
 8002408:	e000ed00 	.word	0xe000ed00

0800240c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	4603      	mov	r3, r0
 8002414:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241a:	2b00      	cmp	r3, #0
 800241c:	db0b      	blt.n	8002436 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800241e:	79fb      	ldrb	r3, [r7, #7]
 8002420:	f003 021f 	and.w	r2, r3, #31
 8002424:	4907      	ldr	r1, [pc, #28]	@ (8002444 <__NVIC_EnableIRQ+0x38>)
 8002426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242a:	095b      	lsrs	r3, r3, #5
 800242c:	2001      	movs	r0, #1
 800242e:	fa00 f202 	lsl.w	r2, r0, r2
 8002432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002436:	bf00      	nop
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	e000e100 	.word	0xe000e100

08002448 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	4603      	mov	r3, r0
 8002450:	6039      	str	r1, [r7, #0]
 8002452:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002458:	2b00      	cmp	r3, #0
 800245a:	db0a      	blt.n	8002472 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	b2da      	uxtb	r2, r3
 8002460:	490c      	ldr	r1, [pc, #48]	@ (8002494 <__NVIC_SetPriority+0x4c>)
 8002462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002466:	0112      	lsls	r2, r2, #4
 8002468:	b2d2      	uxtb	r2, r2
 800246a:	440b      	add	r3, r1
 800246c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002470:	e00a      	b.n	8002488 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	b2da      	uxtb	r2, r3
 8002476:	4908      	ldr	r1, [pc, #32]	@ (8002498 <__NVIC_SetPriority+0x50>)
 8002478:	79fb      	ldrb	r3, [r7, #7]
 800247a:	f003 030f 	and.w	r3, r3, #15
 800247e:	3b04      	subs	r3, #4
 8002480:	0112      	lsls	r2, r2, #4
 8002482:	b2d2      	uxtb	r2, r2
 8002484:	440b      	add	r3, r1
 8002486:	761a      	strb	r2, [r3, #24]
}
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr
 8002494:	e000e100 	.word	0xe000e100
 8002498:	e000ed00 	.word	0xe000ed00

0800249c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800249c:	b480      	push	{r7}
 800249e:	b089      	sub	sp, #36	@ 0x24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	60b9      	str	r1, [r7, #8]
 80024a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f003 0307 	and.w	r3, r3, #7
 80024ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	f1c3 0307 	rsb	r3, r3, #7
 80024b6:	2b04      	cmp	r3, #4
 80024b8:	bf28      	it	cs
 80024ba:	2304      	movcs	r3, #4
 80024bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	3304      	adds	r3, #4
 80024c2:	2b06      	cmp	r3, #6
 80024c4:	d902      	bls.n	80024cc <NVIC_EncodePriority+0x30>
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	3b03      	subs	r3, #3
 80024ca:	e000      	b.n	80024ce <NVIC_EncodePriority+0x32>
 80024cc:	2300      	movs	r3, #0
 80024ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80024d4:	69bb      	ldr	r3, [r7, #24]
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	43da      	mvns	r2, r3
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	401a      	ands	r2, r3
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024e4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	fa01 f303 	lsl.w	r3, r1, r3
 80024ee:	43d9      	mvns	r1, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024f4:	4313      	orrs	r3, r2
         );
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3724      	adds	r7, #36	@ 0x24
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
	...

08002504 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3b01      	subs	r3, #1
 8002510:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002514:	d301      	bcc.n	800251a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002516:	2301      	movs	r3, #1
 8002518:	e00f      	b.n	800253a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800251a:	4a0a      	ldr	r2, [pc, #40]	@ (8002544 <SysTick_Config+0x40>)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	3b01      	subs	r3, #1
 8002520:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002522:	210f      	movs	r1, #15
 8002524:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002528:	f7ff ff8e 	bl	8002448 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800252c:	4b05      	ldr	r3, [pc, #20]	@ (8002544 <SysTick_Config+0x40>)
 800252e:	2200      	movs	r2, #0
 8002530:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002532:	4b04      	ldr	r3, [pc, #16]	@ (8002544 <SysTick_Config+0x40>)
 8002534:	2207      	movs	r2, #7
 8002536:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	e000e010 	.word	0xe000e010

08002548 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f7ff ff29 	bl	80023a8 <__NVIC_SetPriorityGrouping>
}
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800255e:	b580      	push	{r7, lr}
 8002560:	b086      	sub	sp, #24
 8002562:	af00      	add	r7, sp, #0
 8002564:	4603      	mov	r3, r0
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
 800256a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800256c:	2300      	movs	r3, #0
 800256e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002570:	f7ff ff3e 	bl	80023f0 <__NVIC_GetPriorityGrouping>
 8002574:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	68b9      	ldr	r1, [r7, #8]
 800257a:	6978      	ldr	r0, [r7, #20]
 800257c:	f7ff ff8e 	bl	800249c <NVIC_EncodePriority>
 8002580:	4602      	mov	r2, r0
 8002582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002586:	4611      	mov	r1, r2
 8002588:	4618      	mov	r0, r3
 800258a:	f7ff ff5d 	bl	8002448 <__NVIC_SetPriority>
}
 800258e:	bf00      	nop
 8002590:	3718      	adds	r7, #24
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b082      	sub	sp, #8
 800259a:	af00      	add	r7, sp, #0
 800259c:	4603      	mov	r3, r0
 800259e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7ff ff31 	bl	800240c <__NVIC_EnableIRQ>
}
 80025aa:	bf00      	nop
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025b2:	b580      	push	{r7, lr}
 80025b4:	b082      	sub	sp, #8
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f7ff ffa2 	bl	8002504 <SysTick_Config>
 80025c0:	4603      	mov	r3, r0
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
	...

080025cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b086      	sub	sp, #24
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80025d4:	2300      	movs	r3, #0
 80025d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80025d8:	f7ff feb6 	bl	8002348 <HAL_GetTick>
 80025dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e099      	b.n	800271c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2202      	movs	r2, #2
 80025ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f022 0201 	bic.w	r2, r2, #1
 8002606:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002608:	e00f      	b.n	800262a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800260a:	f7ff fe9d 	bl	8002348 <HAL_GetTick>
 800260e:	4602      	mov	r2, r0
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	2b05      	cmp	r3, #5
 8002616:	d908      	bls.n	800262a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2220      	movs	r2, #32
 800261c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2203      	movs	r2, #3
 8002622:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e078      	b.n	800271c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	2b00      	cmp	r3, #0
 8002636:	d1e8      	bne.n	800260a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002640:	697a      	ldr	r2, [r7, #20]
 8002642:	4b38      	ldr	r3, [pc, #224]	@ (8002724 <HAL_DMA_Init+0x158>)
 8002644:	4013      	ands	r3, r2
 8002646:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685a      	ldr	r2, [r3, #4]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002656:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	691b      	ldr	r3, [r3, #16]
 800265c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002662:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	699b      	ldr	r3, [r3, #24]
 8002668:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800266e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a1b      	ldr	r3, [r3, #32]
 8002674:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002676:	697a      	ldr	r2, [r7, #20]
 8002678:	4313      	orrs	r3, r2
 800267a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002680:	2b04      	cmp	r3, #4
 8002682:	d107      	bne.n	8002694 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268c:	4313      	orrs	r3, r2
 800268e:	697a      	ldr	r2, [r7, #20]
 8002690:	4313      	orrs	r3, r2
 8002692:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	697a      	ldr	r2, [r7, #20]
 800269a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	695b      	ldr	r3, [r3, #20]
 80026a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	f023 0307 	bic.w	r3, r3, #7
 80026aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b0:	697a      	ldr	r2, [r7, #20]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ba:	2b04      	cmp	r3, #4
 80026bc:	d117      	bne.n	80026ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d00e      	beq.n	80026ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f000 fa6f 	bl	8002bb4 <DMA_CheckFifoParam>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d008      	beq.n	80026ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2240      	movs	r2, #64	@ 0x40
 80026e0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2201      	movs	r2, #1
 80026e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80026ea:	2301      	movs	r3, #1
 80026ec:	e016      	b.n	800271c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	697a      	ldr	r2, [r7, #20]
 80026f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 fa26 	bl	8002b48 <DMA_CalcBaseAndBitshift>
 80026fc:	4603      	mov	r3, r0
 80026fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002704:	223f      	movs	r2, #63	@ 0x3f
 8002706:	409a      	lsls	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2201      	movs	r2, #1
 8002716:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	f010803f 	.word	0xf010803f

08002728 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
 8002734:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002736:	2300      	movs	r3, #0
 8002738:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800273e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002746:	2b01      	cmp	r3, #1
 8002748:	d101      	bne.n	800274e <HAL_DMA_Start_IT+0x26>
 800274a:	2302      	movs	r3, #2
 800274c:	e040      	b.n	80027d0 <HAL_DMA_Start_IT+0xa8>
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2201      	movs	r2, #1
 8002752:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b01      	cmp	r3, #1
 8002760:	d12f      	bne.n	80027c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2202      	movs	r2, #2
 8002766:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2200      	movs	r2, #0
 800276e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	68b9      	ldr	r1, [r7, #8]
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f000 f9b8 	bl	8002aec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002780:	223f      	movs	r2, #63	@ 0x3f
 8002782:	409a      	lsls	r2, r3
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f042 0216 	orr.w	r2, r2, #22
 8002796:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279c:	2b00      	cmp	r3, #0
 800279e:	d007      	beq.n	80027b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f042 0208 	orr.w	r2, r2, #8
 80027ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f042 0201 	orr.w	r2, r2, #1
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	e005      	b.n	80027ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80027ca:	2302      	movs	r3, #2
 80027cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80027ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3718      	adds	r7, #24
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b086      	sub	sp, #24
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80027e0:	2300      	movs	r3, #0
 80027e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80027e4:	4b8e      	ldr	r3, [pc, #568]	@ (8002a20 <HAL_DMA_IRQHandler+0x248>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a8e      	ldr	r2, [pc, #568]	@ (8002a24 <HAL_DMA_IRQHandler+0x24c>)
 80027ea:	fba2 2303 	umull	r2, r3, r2, r3
 80027ee:	0a9b      	lsrs	r3, r3, #10
 80027f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002802:	2208      	movs	r2, #8
 8002804:	409a      	lsls	r2, r3
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	4013      	ands	r3, r2
 800280a:	2b00      	cmp	r3, #0
 800280c:	d01a      	beq.n	8002844 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0304 	and.w	r3, r3, #4
 8002818:	2b00      	cmp	r3, #0
 800281a:	d013      	beq.n	8002844 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f022 0204 	bic.w	r2, r2, #4
 800282a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002830:	2208      	movs	r2, #8
 8002832:	409a      	lsls	r2, r3
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800283c:	f043 0201 	orr.w	r2, r3, #1
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002848:	2201      	movs	r2, #1
 800284a:	409a      	lsls	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	4013      	ands	r3, r2
 8002850:	2b00      	cmp	r3, #0
 8002852:	d012      	beq.n	800287a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800285e:	2b00      	cmp	r3, #0
 8002860:	d00b      	beq.n	800287a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002866:	2201      	movs	r2, #1
 8002868:	409a      	lsls	r2, r3
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002872:	f043 0202 	orr.w	r2, r3, #2
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800287e:	2204      	movs	r2, #4
 8002880:	409a      	lsls	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	4013      	ands	r3, r2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d012      	beq.n	80028b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	2b00      	cmp	r3, #0
 8002896:	d00b      	beq.n	80028b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800289c:	2204      	movs	r2, #4
 800289e:	409a      	lsls	r2, r3
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a8:	f043 0204 	orr.w	r2, r3, #4
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b4:	2210      	movs	r2, #16
 80028b6:	409a      	lsls	r2, r3
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	4013      	ands	r3, r2
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d043      	beq.n	8002948 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0308 	and.w	r3, r3, #8
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d03c      	beq.n	8002948 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d2:	2210      	movs	r2, #16
 80028d4:	409a      	lsls	r2, r3
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d018      	beq.n	800291a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d108      	bne.n	8002908 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d024      	beq.n	8002948 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	4798      	blx	r3
 8002906:	e01f      	b.n	8002948 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800290c:	2b00      	cmp	r3, #0
 800290e:	d01b      	beq.n	8002948 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	4798      	blx	r3
 8002918:	e016      	b.n	8002948 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002924:	2b00      	cmp	r3, #0
 8002926:	d107      	bne.n	8002938 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f022 0208 	bic.w	r2, r2, #8
 8002936:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293c:	2b00      	cmp	r3, #0
 800293e:	d003      	beq.n	8002948 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800294c:	2220      	movs	r2, #32
 800294e:	409a      	lsls	r2, r3
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	4013      	ands	r3, r2
 8002954:	2b00      	cmp	r3, #0
 8002956:	f000 808f 	beq.w	8002a78 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0310 	and.w	r3, r3, #16
 8002964:	2b00      	cmp	r3, #0
 8002966:	f000 8087 	beq.w	8002a78 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800296e:	2220      	movs	r2, #32
 8002970:	409a      	lsls	r2, r3
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800297c:	b2db      	uxtb	r3, r3
 800297e:	2b05      	cmp	r3, #5
 8002980:	d136      	bne.n	80029f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f022 0216 	bic.w	r2, r2, #22
 8002990:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	695a      	ldr	r2, [r3, #20]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d103      	bne.n	80029b2 <HAL_DMA_IRQHandler+0x1da>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d007      	beq.n	80029c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f022 0208 	bic.w	r2, r2, #8
 80029c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c6:	223f      	movs	r2, #63	@ 0x3f
 80029c8:	409a      	lsls	r2, r3
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2201      	movs	r2, #1
 80029d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d07e      	beq.n	8002ae4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	4798      	blx	r3
        }
        return;
 80029ee:	e079      	b.n	8002ae4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d01d      	beq.n	8002a3a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d10d      	bne.n	8002a28 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d031      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	4798      	blx	r3
 8002a1c:	e02c      	b.n	8002a78 <HAL_DMA_IRQHandler+0x2a0>
 8002a1e:	bf00      	nop
 8002a20:	20000004 	.word	0x20000004
 8002a24:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d023      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	4798      	blx	r3
 8002a38:	e01e      	b.n	8002a78 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d10f      	bne.n	8002a68 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f022 0210 	bic.w	r2, r2, #16
 8002a56:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d003      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d032      	beq.n	8002ae6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d022      	beq.n	8002ad2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2205      	movs	r2, #5
 8002a90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f022 0201 	bic.w	r2, r2, #1
 8002aa2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	60bb      	str	r3, [r7, #8]
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d307      	bcc.n	8002ac0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0301 	and.w	r3, r3, #1
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1f2      	bne.n	8002aa4 <HAL_DMA_IRQHandler+0x2cc>
 8002abe:	e000      	b.n	8002ac2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ac0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d005      	beq.n	8002ae6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	4798      	blx	r3
 8002ae2:	e000      	b.n	8002ae6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002ae4:	bf00      	nop
    }
  }
}
 8002ae6:	3718      	adds	r7, #24
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b085      	sub	sp, #20
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	60b9      	str	r1, [r7, #8]
 8002af6:	607a      	str	r2, [r7, #4]
 8002af8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002b08:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	683a      	ldr	r2, [r7, #0]
 8002b10:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	2b40      	cmp	r3, #64	@ 0x40
 8002b18:	d108      	bne.n	8002b2c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68ba      	ldr	r2, [r7, #8]
 8002b28:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002b2a:	e007      	b.n	8002b3c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	68ba      	ldr	r2, [r7, #8]
 8002b32:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	60da      	str	r2, [r3, #12]
}
 8002b3c:	bf00      	nop
 8002b3e:	3714      	adds	r7, #20
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	3b10      	subs	r3, #16
 8002b58:	4a14      	ldr	r2, [pc, #80]	@ (8002bac <DMA_CalcBaseAndBitshift+0x64>)
 8002b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b5e:	091b      	lsrs	r3, r3, #4
 8002b60:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b62:	4a13      	ldr	r2, [pc, #76]	@ (8002bb0 <DMA_CalcBaseAndBitshift+0x68>)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	4413      	add	r3, r2
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2b03      	cmp	r3, #3
 8002b74:	d909      	bls.n	8002b8a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b7e:	f023 0303 	bic.w	r3, r3, #3
 8002b82:	1d1a      	adds	r2, r3, #4
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b88:	e007      	b.n	8002b9a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b92:	f023 0303 	bic.w	r3, r3, #3
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3714      	adds	r7, #20
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	aaaaaaab 	.word	0xaaaaaaab
 8002bb0:	0800a3fc 	.word	0x0800a3fc

08002bb4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	699b      	ldr	r3, [r3, #24]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d11f      	bne.n	8002c0e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	2b03      	cmp	r3, #3
 8002bd2:	d856      	bhi.n	8002c82 <DMA_CheckFifoParam+0xce>
 8002bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8002bdc <DMA_CheckFifoParam+0x28>)
 8002bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bda:	bf00      	nop
 8002bdc:	08002bed 	.word	0x08002bed
 8002be0:	08002bff 	.word	0x08002bff
 8002be4:	08002bed 	.word	0x08002bed
 8002be8:	08002c83 	.word	0x08002c83
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bf0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d046      	beq.n	8002c86 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bfc:	e043      	b.n	8002c86 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c02:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c06:	d140      	bne.n	8002c8a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c0c:	e03d      	b.n	8002c8a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c16:	d121      	bne.n	8002c5c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	2b03      	cmp	r3, #3
 8002c1c:	d837      	bhi.n	8002c8e <DMA_CheckFifoParam+0xda>
 8002c1e:	a201      	add	r2, pc, #4	@ (adr r2, 8002c24 <DMA_CheckFifoParam+0x70>)
 8002c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c24:	08002c35 	.word	0x08002c35
 8002c28:	08002c3b 	.word	0x08002c3b
 8002c2c:	08002c35 	.word	0x08002c35
 8002c30:	08002c4d 	.word	0x08002c4d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	73fb      	strb	r3, [r7, #15]
      break;
 8002c38:	e030      	b.n	8002c9c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c3e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d025      	beq.n	8002c92 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c4a:	e022      	b.n	8002c92 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c50:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c54:	d11f      	bne.n	8002c96 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002c5a:	e01c      	b.n	8002c96 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d903      	bls.n	8002c6a <DMA_CheckFifoParam+0xb6>
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	2b03      	cmp	r3, #3
 8002c66:	d003      	beq.n	8002c70 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002c68:	e018      	b.n	8002c9c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	73fb      	strb	r3, [r7, #15]
      break;
 8002c6e:	e015      	b.n	8002c9c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d00e      	beq.n	8002c9a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c80:	e00b      	b.n	8002c9a <DMA_CheckFifoParam+0xe6>
      break;
 8002c82:	bf00      	nop
 8002c84:	e00a      	b.n	8002c9c <DMA_CheckFifoParam+0xe8>
      break;
 8002c86:	bf00      	nop
 8002c88:	e008      	b.n	8002c9c <DMA_CheckFifoParam+0xe8>
      break;
 8002c8a:	bf00      	nop
 8002c8c:	e006      	b.n	8002c9c <DMA_CheckFifoParam+0xe8>
      break;
 8002c8e:	bf00      	nop
 8002c90:	e004      	b.n	8002c9c <DMA_CheckFifoParam+0xe8>
      break;
 8002c92:	bf00      	nop
 8002c94:	e002      	b.n	8002c9c <DMA_CheckFifoParam+0xe8>
      break;   
 8002c96:	bf00      	nop
 8002c98:	e000      	b.n	8002c9c <DMA_CheckFifoParam+0xe8>
      break;
 8002c9a:	bf00      	nop
    }
  } 
  
  return status; 
 8002c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3714      	adds	r7, #20
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop

08002cac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b089      	sub	sp, #36	@ 0x24
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	61fb      	str	r3, [r7, #28]
 8002cc6:	e165      	b.n	8002f94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002cc8:	2201      	movs	r2, #1
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	697a      	ldr	r2, [r7, #20]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002cdc:	693a      	ldr	r2, [r7, #16]
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	f040 8154 	bne.w	8002f8e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f003 0303 	and.w	r3, r3, #3
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d005      	beq.n	8002cfe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d130      	bne.n	8002d60 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	2203      	movs	r2, #3
 8002d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0e:	43db      	mvns	r3, r3
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	4013      	ands	r3, r2
 8002d14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	68da      	ldr	r2, [r3, #12]
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d22:	69ba      	ldr	r2, [r7, #24]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d34:	2201      	movs	r2, #1
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	43db      	mvns	r3, r3
 8002d3e:	69ba      	ldr	r2, [r7, #24]
 8002d40:	4013      	ands	r3, r2
 8002d42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	091b      	lsrs	r3, r3, #4
 8002d4a:	f003 0201 	and.w	r2, r3, #1
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f003 0303 	and.w	r3, r3, #3
 8002d68:	2b03      	cmp	r3, #3
 8002d6a:	d017      	beq.n	8002d9c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	2203      	movs	r2, #3
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	69ba      	ldr	r2, [r7, #24]
 8002d80:	4013      	ands	r3, r2
 8002d82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	689a      	ldr	r2, [r3, #8]
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	69ba      	ldr	r2, [r7, #24]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f003 0303 	and.w	r3, r3, #3
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d123      	bne.n	8002df0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	08da      	lsrs	r2, r3, #3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	3208      	adds	r2, #8
 8002db0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002db4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	f003 0307 	and.w	r3, r3, #7
 8002dbc:	009b      	lsls	r3, r3, #2
 8002dbe:	220f      	movs	r2, #15
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	43db      	mvns	r3, r3
 8002dc6:	69ba      	ldr	r2, [r7, #24]
 8002dc8:	4013      	ands	r3, r2
 8002dca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	691a      	ldr	r2, [r3, #16]
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	f003 0307 	and.w	r3, r3, #7
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	69ba      	ldr	r2, [r7, #24]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	08da      	lsrs	r2, r3, #3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	3208      	adds	r2, #8
 8002dea:	69b9      	ldr	r1, [r7, #24]
 8002dec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	005b      	lsls	r3, r3, #1
 8002dfa:	2203      	movs	r2, #3
 8002dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002e00:	43db      	mvns	r3, r3
 8002e02:	69ba      	ldr	r2, [r7, #24]
 8002e04:	4013      	ands	r3, r2
 8002e06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f003 0203 	and.w	r2, r3, #3
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	005b      	lsls	r3, r3, #1
 8002e14:	fa02 f303 	lsl.w	r3, r2, r3
 8002e18:	69ba      	ldr	r2, [r7, #24]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	69ba      	ldr	r2, [r7, #24]
 8002e22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	f000 80ae 	beq.w	8002f8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e32:	2300      	movs	r3, #0
 8002e34:	60fb      	str	r3, [r7, #12]
 8002e36:	4b5d      	ldr	r3, [pc, #372]	@ (8002fac <HAL_GPIO_Init+0x300>)
 8002e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e3a:	4a5c      	ldr	r2, [pc, #368]	@ (8002fac <HAL_GPIO_Init+0x300>)
 8002e3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e40:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e42:	4b5a      	ldr	r3, [pc, #360]	@ (8002fac <HAL_GPIO_Init+0x300>)
 8002e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e4a:	60fb      	str	r3, [r7, #12]
 8002e4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e4e:	4a58      	ldr	r2, [pc, #352]	@ (8002fb0 <HAL_GPIO_Init+0x304>)
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	089b      	lsrs	r3, r3, #2
 8002e54:	3302      	adds	r3, #2
 8002e56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	f003 0303 	and.w	r3, r3, #3
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	220f      	movs	r2, #15
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	43db      	mvns	r3, r3
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	4013      	ands	r3, r2
 8002e70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a4f      	ldr	r2, [pc, #316]	@ (8002fb4 <HAL_GPIO_Init+0x308>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d025      	beq.n	8002ec6 <HAL_GPIO_Init+0x21a>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a4e      	ldr	r2, [pc, #312]	@ (8002fb8 <HAL_GPIO_Init+0x30c>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d01f      	beq.n	8002ec2 <HAL_GPIO_Init+0x216>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4a4d      	ldr	r2, [pc, #308]	@ (8002fbc <HAL_GPIO_Init+0x310>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d019      	beq.n	8002ebe <HAL_GPIO_Init+0x212>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a4c      	ldr	r2, [pc, #304]	@ (8002fc0 <HAL_GPIO_Init+0x314>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d013      	beq.n	8002eba <HAL_GPIO_Init+0x20e>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4a4b      	ldr	r2, [pc, #300]	@ (8002fc4 <HAL_GPIO_Init+0x318>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d00d      	beq.n	8002eb6 <HAL_GPIO_Init+0x20a>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a4a      	ldr	r2, [pc, #296]	@ (8002fc8 <HAL_GPIO_Init+0x31c>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d007      	beq.n	8002eb2 <HAL_GPIO_Init+0x206>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4a49      	ldr	r2, [pc, #292]	@ (8002fcc <HAL_GPIO_Init+0x320>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d101      	bne.n	8002eae <HAL_GPIO_Init+0x202>
 8002eaa:	2306      	movs	r3, #6
 8002eac:	e00c      	b.n	8002ec8 <HAL_GPIO_Init+0x21c>
 8002eae:	2307      	movs	r3, #7
 8002eb0:	e00a      	b.n	8002ec8 <HAL_GPIO_Init+0x21c>
 8002eb2:	2305      	movs	r3, #5
 8002eb4:	e008      	b.n	8002ec8 <HAL_GPIO_Init+0x21c>
 8002eb6:	2304      	movs	r3, #4
 8002eb8:	e006      	b.n	8002ec8 <HAL_GPIO_Init+0x21c>
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e004      	b.n	8002ec8 <HAL_GPIO_Init+0x21c>
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	e002      	b.n	8002ec8 <HAL_GPIO_Init+0x21c>
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e000      	b.n	8002ec8 <HAL_GPIO_Init+0x21c>
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	69fa      	ldr	r2, [r7, #28]
 8002eca:	f002 0203 	and.w	r2, r2, #3
 8002ece:	0092      	lsls	r2, r2, #2
 8002ed0:	4093      	lsls	r3, r2
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ed8:	4935      	ldr	r1, [pc, #212]	@ (8002fb0 <HAL_GPIO_Init+0x304>)
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	089b      	lsrs	r3, r3, #2
 8002ede:	3302      	adds	r3, #2
 8002ee0:	69ba      	ldr	r2, [r7, #24]
 8002ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ee6:	4b3a      	ldr	r3, [pc, #232]	@ (8002fd0 <HAL_GPIO_Init+0x324>)
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	43db      	mvns	r3, r3
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d003      	beq.n	8002f0a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f0a:	4a31      	ldr	r2, [pc, #196]	@ (8002fd0 <HAL_GPIO_Init+0x324>)
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f10:	4b2f      	ldr	r3, [pc, #188]	@ (8002fd0 <HAL_GPIO_Init+0x324>)
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	43db      	mvns	r3, r3
 8002f1a:	69ba      	ldr	r2, [r7, #24]
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d003      	beq.n	8002f34 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f34:	4a26      	ldr	r2, [pc, #152]	@ (8002fd0 <HAL_GPIO_Init+0x324>)
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f3a:	4b25      	ldr	r3, [pc, #148]	@ (8002fd0 <HAL_GPIO_Init+0x324>)
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	43db      	mvns	r3, r3
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	4013      	ands	r3, r2
 8002f48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d003      	beq.n	8002f5e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f5e:	4a1c      	ldr	r2, [pc, #112]	@ (8002fd0 <HAL_GPIO_Init+0x324>)
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f64:	4b1a      	ldr	r3, [pc, #104]	@ (8002fd0 <HAL_GPIO_Init+0x324>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	43db      	mvns	r3, r3
 8002f6e:	69ba      	ldr	r2, [r7, #24]
 8002f70:	4013      	ands	r3, r2
 8002f72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d003      	beq.n	8002f88 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f88:	4a11      	ldr	r2, [pc, #68]	@ (8002fd0 <HAL_GPIO_Init+0x324>)
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	3301      	adds	r3, #1
 8002f92:	61fb      	str	r3, [r7, #28]
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	2b0f      	cmp	r3, #15
 8002f98:	f67f ae96 	bls.w	8002cc8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f9c:	bf00      	nop
 8002f9e:	bf00      	nop
 8002fa0:	3724      	adds	r7, #36	@ 0x24
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	40023800 	.word	0x40023800
 8002fb0:	40013800 	.word	0x40013800
 8002fb4:	40020000 	.word	0x40020000
 8002fb8:	40020400 	.word	0x40020400
 8002fbc:	40020800 	.word	0x40020800
 8002fc0:	40020c00 	.word	0x40020c00
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	40021400 	.word	0x40021400
 8002fcc:	40021800 	.word	0x40021800
 8002fd0:	40013c00 	.word	0x40013c00

08002fd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	460b      	mov	r3, r1
 8002fde:	807b      	strh	r3, [r7, #2]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fe4:	787b      	ldrb	r3, [r7, #1]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d003      	beq.n	8002ff2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fea:	887a      	ldrh	r2, [r7, #2]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ff0:	e003      	b.n	8002ffa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ff2:	887b      	ldrh	r3, [r7, #2]
 8002ff4:	041a      	lsls	r2, r3, #16
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	619a      	str	r2, [r3, #24]
}
 8002ffa:	bf00      	nop
 8002ffc:	370c      	adds	r7, #12
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
	...

08003008 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d101      	bne.n	800301c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e0cc      	b.n	80031b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800301c:	4b68      	ldr	r3, [pc, #416]	@ (80031c0 <HAL_RCC_ClockConfig+0x1b8>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 030f 	and.w	r3, r3, #15
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d90c      	bls.n	8003044 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800302a:	4b65      	ldr	r3, [pc, #404]	@ (80031c0 <HAL_RCC_ClockConfig+0x1b8>)
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	b2d2      	uxtb	r2, r2
 8003030:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003032:	4b63      	ldr	r3, [pc, #396]	@ (80031c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 030f 	and.w	r3, r3, #15
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	429a      	cmp	r2, r3
 800303e:	d001      	beq.n	8003044 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e0b8      	b.n	80031b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d020      	beq.n	8003092 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0304 	and.w	r3, r3, #4
 8003058:	2b00      	cmp	r3, #0
 800305a:	d005      	beq.n	8003068 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800305c:	4b59      	ldr	r3, [pc, #356]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	4a58      	ldr	r2, [pc, #352]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003062:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003066:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0308 	and.w	r3, r3, #8
 8003070:	2b00      	cmp	r3, #0
 8003072:	d005      	beq.n	8003080 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003074:	4b53      	ldr	r3, [pc, #332]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	4a52      	ldr	r2, [pc, #328]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 800307a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800307e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003080:	4b50      	ldr	r3, [pc, #320]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	494d      	ldr	r1, [pc, #308]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 800308e:	4313      	orrs	r3, r2
 8003090:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0301 	and.w	r3, r3, #1
 800309a:	2b00      	cmp	r3, #0
 800309c:	d044      	beq.n	8003128 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d107      	bne.n	80030b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030a6:	4b47      	ldr	r3, [pc, #284]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d119      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e07f      	b.n	80031b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d003      	beq.n	80030c6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030c2:	2b03      	cmp	r3, #3
 80030c4:	d107      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030c6:	4b3f      	ldr	r3, [pc, #252]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d109      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e06f      	b.n	80031b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030d6:	4b3b      	ldr	r3, [pc, #236]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e067      	b.n	80031b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030e6:	4b37      	ldr	r3, [pc, #220]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f023 0203 	bic.w	r2, r3, #3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	4934      	ldr	r1, [pc, #208]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030f8:	f7ff f926 	bl	8002348 <HAL_GetTick>
 80030fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030fe:	e00a      	b.n	8003116 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003100:	f7ff f922 	bl	8002348 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800310e:	4293      	cmp	r3, r2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e04f      	b.n	80031b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003116:	4b2b      	ldr	r3, [pc, #172]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	f003 020c 	and.w	r2, r3, #12
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	429a      	cmp	r2, r3
 8003126:	d1eb      	bne.n	8003100 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003128:	4b25      	ldr	r3, [pc, #148]	@ (80031c0 <HAL_RCC_ClockConfig+0x1b8>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 030f 	and.w	r3, r3, #15
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	429a      	cmp	r2, r3
 8003134:	d20c      	bcs.n	8003150 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003136:	4b22      	ldr	r3, [pc, #136]	@ (80031c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	b2d2      	uxtb	r2, r2
 800313c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800313e:	4b20      	ldr	r3, [pc, #128]	@ (80031c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 030f 	and.w	r3, r3, #15
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	429a      	cmp	r2, r3
 800314a:	d001      	beq.n	8003150 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e032      	b.n	80031b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0304 	and.w	r3, r3, #4
 8003158:	2b00      	cmp	r3, #0
 800315a:	d008      	beq.n	800316e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800315c:	4b19      	ldr	r3, [pc, #100]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	4916      	ldr	r1, [pc, #88]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 800316a:	4313      	orrs	r3, r2
 800316c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0308 	and.w	r3, r3, #8
 8003176:	2b00      	cmp	r3, #0
 8003178:	d009      	beq.n	800318e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800317a:	4b12      	ldr	r3, [pc, #72]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	691b      	ldr	r3, [r3, #16]
 8003186:	00db      	lsls	r3, r3, #3
 8003188:	490e      	ldr	r1, [pc, #56]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 800318a:	4313      	orrs	r3, r2
 800318c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800318e:	f000 f821 	bl	80031d4 <HAL_RCC_GetSysClockFreq>
 8003192:	4602      	mov	r2, r0
 8003194:	4b0b      	ldr	r3, [pc, #44]	@ (80031c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	091b      	lsrs	r3, r3, #4
 800319a:	f003 030f 	and.w	r3, r3, #15
 800319e:	490a      	ldr	r1, [pc, #40]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 80031a0:	5ccb      	ldrb	r3, [r1, r3]
 80031a2:	fa22 f303 	lsr.w	r3, r2, r3
 80031a6:	4a09      	ldr	r2, [pc, #36]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 80031a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80031aa:	4b09      	ldr	r3, [pc, #36]	@ (80031d0 <HAL_RCC_ClockConfig+0x1c8>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7ff f886 	bl	80022c0 <HAL_InitTick>

  return HAL_OK;
 80031b4:	2300      	movs	r3, #0
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3710      	adds	r7, #16
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	40023c00 	.word	0x40023c00
 80031c4:	40023800 	.word	0x40023800
 80031c8:	0800a3ec 	.word	0x0800a3ec
 80031cc:	20000004 	.word	0x20000004
 80031d0:	20000008 	.word	0x20000008

080031d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031d8:	b0a6      	sub	sp, #152	@ 0x98
 80031da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80031dc:	2300      	movs	r3, #0
 80031de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80031e2:	2300      	movs	r3, #0
 80031e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80031e8:	2300      	movs	r3, #0
 80031ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80031ee:	2300      	movs	r3, #0
 80031f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80031f4:	2300      	movs	r3, #0
 80031f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031fa:	4bc8      	ldr	r3, [pc, #800]	@ (800351c <HAL_RCC_GetSysClockFreq+0x348>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f003 030c 	and.w	r3, r3, #12
 8003202:	2b0c      	cmp	r3, #12
 8003204:	f200 817e 	bhi.w	8003504 <HAL_RCC_GetSysClockFreq+0x330>
 8003208:	a201      	add	r2, pc, #4	@ (adr r2, 8003210 <HAL_RCC_GetSysClockFreq+0x3c>)
 800320a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800320e:	bf00      	nop
 8003210:	08003245 	.word	0x08003245
 8003214:	08003505 	.word	0x08003505
 8003218:	08003505 	.word	0x08003505
 800321c:	08003505 	.word	0x08003505
 8003220:	0800324d 	.word	0x0800324d
 8003224:	08003505 	.word	0x08003505
 8003228:	08003505 	.word	0x08003505
 800322c:	08003505 	.word	0x08003505
 8003230:	08003255 	.word	0x08003255
 8003234:	08003505 	.word	0x08003505
 8003238:	08003505 	.word	0x08003505
 800323c:	08003505 	.word	0x08003505
 8003240:	080033bf 	.word	0x080033bf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003244:	4bb6      	ldr	r3, [pc, #728]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003246:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800324a:	e15f      	b.n	800350c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800324c:	4bb5      	ldr	r3, [pc, #724]	@ (8003524 <HAL_RCC_GetSysClockFreq+0x350>)
 800324e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003252:	e15b      	b.n	800350c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003254:	4bb1      	ldr	r3, [pc, #708]	@ (800351c <HAL_RCC_GetSysClockFreq+0x348>)
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800325c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003260:	4bae      	ldr	r3, [pc, #696]	@ (800351c <HAL_RCC_GetSysClockFreq+0x348>)
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d031      	beq.n	80032d0 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800326c:	4bab      	ldr	r3, [pc, #684]	@ (800351c <HAL_RCC_GetSysClockFreq+0x348>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	099b      	lsrs	r3, r3, #6
 8003272:	2200      	movs	r2, #0
 8003274:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003276:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003278:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800327a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800327e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003280:	2300      	movs	r3, #0
 8003282:	667b      	str	r3, [r7, #100]	@ 0x64
 8003284:	4ba7      	ldr	r3, [pc, #668]	@ (8003524 <HAL_RCC_GetSysClockFreq+0x350>)
 8003286:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800328a:	462a      	mov	r2, r5
 800328c:	fb03 f202 	mul.w	r2, r3, r2
 8003290:	2300      	movs	r3, #0
 8003292:	4621      	mov	r1, r4
 8003294:	fb01 f303 	mul.w	r3, r1, r3
 8003298:	4413      	add	r3, r2
 800329a:	4aa2      	ldr	r2, [pc, #648]	@ (8003524 <HAL_RCC_GetSysClockFreq+0x350>)
 800329c:	4621      	mov	r1, r4
 800329e:	fba1 1202 	umull	r1, r2, r1, r2
 80032a2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80032a4:	460a      	mov	r2, r1
 80032a6:	67ba      	str	r2, [r7, #120]	@ 0x78
 80032a8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80032aa:	4413      	add	r3, r2
 80032ac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80032ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032b2:	2200      	movs	r2, #0
 80032b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80032b6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80032b8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80032bc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80032c0:	f7fd fd02 	bl	8000cc8 <__aeabi_uldivmod>
 80032c4:	4602      	mov	r2, r0
 80032c6:	460b      	mov	r3, r1
 80032c8:	4613      	mov	r3, r2
 80032ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80032ce:	e064      	b.n	800339a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032d0:	4b92      	ldr	r3, [pc, #584]	@ (800351c <HAL_RCC_GetSysClockFreq+0x348>)
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	099b      	lsrs	r3, r3, #6
 80032d6:	2200      	movs	r2, #0
 80032d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80032da:	657a      	str	r2, [r7, #84]	@ 0x54
 80032dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80032e4:	2300      	movs	r3, #0
 80032e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032e8:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80032ec:	4622      	mov	r2, r4
 80032ee:	462b      	mov	r3, r5
 80032f0:	f04f 0000 	mov.w	r0, #0
 80032f4:	f04f 0100 	mov.w	r1, #0
 80032f8:	0159      	lsls	r1, r3, #5
 80032fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032fe:	0150      	lsls	r0, r2, #5
 8003300:	4602      	mov	r2, r0
 8003302:	460b      	mov	r3, r1
 8003304:	4621      	mov	r1, r4
 8003306:	1a51      	subs	r1, r2, r1
 8003308:	6139      	str	r1, [r7, #16]
 800330a:	4629      	mov	r1, r5
 800330c:	eb63 0301 	sbc.w	r3, r3, r1
 8003310:	617b      	str	r3, [r7, #20]
 8003312:	f04f 0200 	mov.w	r2, #0
 8003316:	f04f 0300 	mov.w	r3, #0
 800331a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800331e:	4659      	mov	r1, fp
 8003320:	018b      	lsls	r3, r1, #6
 8003322:	4651      	mov	r1, sl
 8003324:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003328:	4651      	mov	r1, sl
 800332a:	018a      	lsls	r2, r1, #6
 800332c:	4651      	mov	r1, sl
 800332e:	ebb2 0801 	subs.w	r8, r2, r1
 8003332:	4659      	mov	r1, fp
 8003334:	eb63 0901 	sbc.w	r9, r3, r1
 8003338:	f04f 0200 	mov.w	r2, #0
 800333c:	f04f 0300 	mov.w	r3, #0
 8003340:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003344:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003348:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800334c:	4690      	mov	r8, r2
 800334e:	4699      	mov	r9, r3
 8003350:	4623      	mov	r3, r4
 8003352:	eb18 0303 	adds.w	r3, r8, r3
 8003356:	60bb      	str	r3, [r7, #8]
 8003358:	462b      	mov	r3, r5
 800335a:	eb49 0303 	adc.w	r3, r9, r3
 800335e:	60fb      	str	r3, [r7, #12]
 8003360:	f04f 0200 	mov.w	r2, #0
 8003364:	f04f 0300 	mov.w	r3, #0
 8003368:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800336c:	4629      	mov	r1, r5
 800336e:	028b      	lsls	r3, r1, #10
 8003370:	4621      	mov	r1, r4
 8003372:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003376:	4621      	mov	r1, r4
 8003378:	028a      	lsls	r2, r1, #10
 800337a:	4610      	mov	r0, r2
 800337c:	4619      	mov	r1, r3
 800337e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003382:	2200      	movs	r2, #0
 8003384:	643b      	str	r3, [r7, #64]	@ 0x40
 8003386:	647a      	str	r2, [r7, #68]	@ 0x44
 8003388:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800338c:	f7fd fc9c 	bl	8000cc8 <__aeabi_uldivmod>
 8003390:	4602      	mov	r2, r0
 8003392:	460b      	mov	r3, r1
 8003394:	4613      	mov	r3, r2
 8003396:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800339a:	4b60      	ldr	r3, [pc, #384]	@ (800351c <HAL_RCC_GetSysClockFreq+0x348>)
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	0c1b      	lsrs	r3, r3, #16
 80033a0:	f003 0303 	and.w	r3, r3, #3
 80033a4:	3301      	adds	r3, #1
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80033ac:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80033b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80033b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80033bc:	e0a6      	b.n	800350c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033be:	4b57      	ldr	r3, [pc, #348]	@ (800351c <HAL_RCC_GetSysClockFreq+0x348>)
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033ca:	4b54      	ldr	r3, [pc, #336]	@ (800351c <HAL_RCC_GetSysClockFreq+0x348>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d02a      	beq.n	800342c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033d6:	4b51      	ldr	r3, [pc, #324]	@ (800351c <HAL_RCC_GetSysClockFreq+0x348>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	099b      	lsrs	r3, r3, #6
 80033dc:	2200      	movs	r2, #0
 80033de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80033e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80033e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033e4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80033e8:	2100      	movs	r1, #0
 80033ea:	4b4e      	ldr	r3, [pc, #312]	@ (8003524 <HAL_RCC_GetSysClockFreq+0x350>)
 80033ec:	fb03 f201 	mul.w	r2, r3, r1
 80033f0:	2300      	movs	r3, #0
 80033f2:	fb00 f303 	mul.w	r3, r0, r3
 80033f6:	4413      	add	r3, r2
 80033f8:	4a4a      	ldr	r2, [pc, #296]	@ (8003524 <HAL_RCC_GetSysClockFreq+0x350>)
 80033fa:	fba0 1202 	umull	r1, r2, r0, r2
 80033fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8003400:	460a      	mov	r2, r1
 8003402:	673a      	str	r2, [r7, #112]	@ 0x70
 8003404:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003406:	4413      	add	r3, r2
 8003408:	677b      	str	r3, [r7, #116]	@ 0x74
 800340a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800340e:	2200      	movs	r2, #0
 8003410:	633b      	str	r3, [r7, #48]	@ 0x30
 8003412:	637a      	str	r2, [r7, #52]	@ 0x34
 8003414:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003418:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800341c:	f7fd fc54 	bl	8000cc8 <__aeabi_uldivmod>
 8003420:	4602      	mov	r2, r0
 8003422:	460b      	mov	r3, r1
 8003424:	4613      	mov	r3, r2
 8003426:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800342a:	e05b      	b.n	80034e4 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800342c:	4b3b      	ldr	r3, [pc, #236]	@ (800351c <HAL_RCC_GetSysClockFreq+0x348>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	099b      	lsrs	r3, r3, #6
 8003432:	2200      	movs	r2, #0
 8003434:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003436:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800343a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800343e:	623b      	str	r3, [r7, #32]
 8003440:	2300      	movs	r3, #0
 8003442:	627b      	str	r3, [r7, #36]	@ 0x24
 8003444:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003448:	4642      	mov	r2, r8
 800344a:	464b      	mov	r3, r9
 800344c:	f04f 0000 	mov.w	r0, #0
 8003450:	f04f 0100 	mov.w	r1, #0
 8003454:	0159      	lsls	r1, r3, #5
 8003456:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800345a:	0150      	lsls	r0, r2, #5
 800345c:	4602      	mov	r2, r0
 800345e:	460b      	mov	r3, r1
 8003460:	4641      	mov	r1, r8
 8003462:	ebb2 0a01 	subs.w	sl, r2, r1
 8003466:	4649      	mov	r1, r9
 8003468:	eb63 0b01 	sbc.w	fp, r3, r1
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	f04f 0300 	mov.w	r3, #0
 8003474:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003478:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800347c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003480:	ebb2 040a 	subs.w	r4, r2, sl
 8003484:	eb63 050b 	sbc.w	r5, r3, fp
 8003488:	f04f 0200 	mov.w	r2, #0
 800348c:	f04f 0300 	mov.w	r3, #0
 8003490:	00eb      	lsls	r3, r5, #3
 8003492:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003496:	00e2      	lsls	r2, r4, #3
 8003498:	4614      	mov	r4, r2
 800349a:	461d      	mov	r5, r3
 800349c:	4643      	mov	r3, r8
 800349e:	18e3      	adds	r3, r4, r3
 80034a0:	603b      	str	r3, [r7, #0]
 80034a2:	464b      	mov	r3, r9
 80034a4:	eb45 0303 	adc.w	r3, r5, r3
 80034a8:	607b      	str	r3, [r7, #4]
 80034aa:	f04f 0200 	mov.w	r2, #0
 80034ae:	f04f 0300 	mov.w	r3, #0
 80034b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034b6:	4629      	mov	r1, r5
 80034b8:	028b      	lsls	r3, r1, #10
 80034ba:	4621      	mov	r1, r4
 80034bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034c0:	4621      	mov	r1, r4
 80034c2:	028a      	lsls	r2, r1, #10
 80034c4:	4610      	mov	r0, r2
 80034c6:	4619      	mov	r1, r3
 80034c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034cc:	2200      	movs	r2, #0
 80034ce:	61bb      	str	r3, [r7, #24]
 80034d0:	61fa      	str	r2, [r7, #28]
 80034d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034d6:	f7fd fbf7 	bl	8000cc8 <__aeabi_uldivmod>
 80034da:	4602      	mov	r2, r0
 80034dc:	460b      	mov	r3, r1
 80034de:	4613      	mov	r3, r2
 80034e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80034e4:	4b0d      	ldr	r3, [pc, #52]	@ (800351c <HAL_RCC_GetSysClockFreq+0x348>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	0f1b      	lsrs	r3, r3, #28
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80034f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80034f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80034fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80034fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003502:	e003      	b.n	800350c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003504:	4b06      	ldr	r3, [pc, #24]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003506:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800350a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800350c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8003510:	4618      	mov	r0, r3
 8003512:	3798      	adds	r7, #152	@ 0x98
 8003514:	46bd      	mov	sp, r7
 8003516:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800351a:	bf00      	nop
 800351c:	40023800 	.word	0x40023800
 8003520:	00f42400 	.word	0x00f42400
 8003524:	017d7840 	.word	0x017d7840

08003528 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e28d      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	2b00      	cmp	r3, #0
 8003544:	f000 8083 	beq.w	800364e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003548:	4b94      	ldr	r3, [pc, #592]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f003 030c 	and.w	r3, r3, #12
 8003550:	2b04      	cmp	r3, #4
 8003552:	d019      	beq.n	8003588 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003554:	4b91      	ldr	r3, [pc, #580]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f003 030c 	and.w	r3, r3, #12
        || \
 800355c:	2b08      	cmp	r3, #8
 800355e:	d106      	bne.n	800356e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003560:	4b8e      	ldr	r3, [pc, #568]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003568:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800356c:	d00c      	beq.n	8003588 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800356e:	4b8b      	ldr	r3, [pc, #556]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003576:	2b0c      	cmp	r3, #12
 8003578:	d112      	bne.n	80035a0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800357a:	4b88      	ldr	r3, [pc, #544]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003582:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003586:	d10b      	bne.n	80035a0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003588:	4b84      	ldr	r3, [pc, #528]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d05b      	beq.n	800364c <HAL_RCC_OscConfig+0x124>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d157      	bne.n	800364c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e25a      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035a8:	d106      	bne.n	80035b8 <HAL_RCC_OscConfig+0x90>
 80035aa:	4b7c      	ldr	r3, [pc, #496]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a7b      	ldr	r2, [pc, #492]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 80035b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035b4:	6013      	str	r3, [r2, #0]
 80035b6:	e01d      	b.n	80035f4 <HAL_RCC_OscConfig+0xcc>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035c0:	d10c      	bne.n	80035dc <HAL_RCC_OscConfig+0xb4>
 80035c2:	4b76      	ldr	r3, [pc, #472]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a75      	ldr	r2, [pc, #468]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 80035c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035cc:	6013      	str	r3, [r2, #0]
 80035ce:	4b73      	ldr	r3, [pc, #460]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a72      	ldr	r2, [pc, #456]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 80035d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035d8:	6013      	str	r3, [r2, #0]
 80035da:	e00b      	b.n	80035f4 <HAL_RCC_OscConfig+0xcc>
 80035dc:	4b6f      	ldr	r3, [pc, #444]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a6e      	ldr	r2, [pc, #440]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 80035e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035e6:	6013      	str	r3, [r2, #0]
 80035e8:	4b6c      	ldr	r3, [pc, #432]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a6b      	ldr	r2, [pc, #428]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 80035ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d013      	beq.n	8003624 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035fc:	f7fe fea4 	bl	8002348 <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003602:	e008      	b.n	8003616 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003604:	f7fe fea0 	bl	8002348 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b64      	cmp	r3, #100	@ 0x64
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e21f      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003616:	4b61      	ldr	r3, [pc, #388]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d0f0      	beq.n	8003604 <HAL_RCC_OscConfig+0xdc>
 8003622:	e014      	b.n	800364e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003624:	f7fe fe90 	bl	8002348 <HAL_GetTick>
 8003628:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800362a:	e008      	b.n	800363e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800362c:	f7fe fe8c 	bl	8002348 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	2b64      	cmp	r3, #100	@ 0x64
 8003638:	d901      	bls.n	800363e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e20b      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800363e:	4b57      	ldr	r3, [pc, #348]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d1f0      	bne.n	800362c <HAL_RCC_OscConfig+0x104>
 800364a:	e000      	b.n	800364e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800364c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d06f      	beq.n	800373a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800365a:	4b50      	ldr	r3, [pc, #320]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f003 030c 	and.w	r3, r3, #12
 8003662:	2b00      	cmp	r3, #0
 8003664:	d017      	beq.n	8003696 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003666:	4b4d      	ldr	r3, [pc, #308]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 030c 	and.w	r3, r3, #12
        || \
 800366e:	2b08      	cmp	r3, #8
 8003670:	d105      	bne.n	800367e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003672:	4b4a      	ldr	r3, [pc, #296]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00b      	beq.n	8003696 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800367e:	4b47      	ldr	r3, [pc, #284]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003686:	2b0c      	cmp	r3, #12
 8003688:	d11c      	bne.n	80036c4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800368a:	4b44      	ldr	r3, [pc, #272]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d116      	bne.n	80036c4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003696:	4b41      	ldr	r3, [pc, #260]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0302 	and.w	r3, r3, #2
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d005      	beq.n	80036ae <HAL_RCC_OscConfig+0x186>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d001      	beq.n	80036ae <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e1d3      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036ae:	4b3b      	ldr	r3, [pc, #236]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	00db      	lsls	r3, r3, #3
 80036bc:	4937      	ldr	r1, [pc, #220]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036c2:	e03a      	b.n	800373a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d020      	beq.n	800370e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036cc:	4b34      	ldr	r3, [pc, #208]	@ (80037a0 <HAL_RCC_OscConfig+0x278>)
 80036ce:	2201      	movs	r2, #1
 80036d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d2:	f7fe fe39 	bl	8002348 <HAL_GetTick>
 80036d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036d8:	e008      	b.n	80036ec <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036da:	f7fe fe35 	bl	8002348 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d901      	bls.n	80036ec <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e1b4      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ec:	4b2b      	ldr	r3, [pc, #172]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d0f0      	beq.n	80036da <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036f8:	4b28      	ldr	r3, [pc, #160]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	00db      	lsls	r3, r3, #3
 8003706:	4925      	ldr	r1, [pc, #148]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 8003708:	4313      	orrs	r3, r2
 800370a:	600b      	str	r3, [r1, #0]
 800370c:	e015      	b.n	800373a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800370e:	4b24      	ldr	r3, [pc, #144]	@ (80037a0 <HAL_RCC_OscConfig+0x278>)
 8003710:	2200      	movs	r2, #0
 8003712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003714:	f7fe fe18 	bl	8002348 <HAL_GetTick>
 8003718:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800371a:	e008      	b.n	800372e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800371c:	f7fe fe14 	bl	8002348 <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	2b02      	cmp	r3, #2
 8003728:	d901      	bls.n	800372e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	e193      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800372e:	4b1b      	ldr	r3, [pc, #108]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0302 	and.w	r3, r3, #2
 8003736:	2b00      	cmp	r3, #0
 8003738:	d1f0      	bne.n	800371c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0308 	and.w	r3, r3, #8
 8003742:	2b00      	cmp	r3, #0
 8003744:	d036      	beq.n	80037b4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	695b      	ldr	r3, [r3, #20]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d016      	beq.n	800377c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800374e:	4b15      	ldr	r3, [pc, #84]	@ (80037a4 <HAL_RCC_OscConfig+0x27c>)
 8003750:	2201      	movs	r2, #1
 8003752:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003754:	f7fe fdf8 	bl	8002348 <HAL_GetTick>
 8003758:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800375a:	e008      	b.n	800376e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800375c:	f7fe fdf4 	bl	8002348 <HAL_GetTick>
 8003760:	4602      	mov	r2, r0
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	2b02      	cmp	r3, #2
 8003768:	d901      	bls.n	800376e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e173      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800376e:	4b0b      	ldr	r3, [pc, #44]	@ (800379c <HAL_RCC_OscConfig+0x274>)
 8003770:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003772:	f003 0302 	and.w	r3, r3, #2
 8003776:	2b00      	cmp	r3, #0
 8003778:	d0f0      	beq.n	800375c <HAL_RCC_OscConfig+0x234>
 800377a:	e01b      	b.n	80037b4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800377c:	4b09      	ldr	r3, [pc, #36]	@ (80037a4 <HAL_RCC_OscConfig+0x27c>)
 800377e:	2200      	movs	r2, #0
 8003780:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003782:	f7fe fde1 	bl	8002348 <HAL_GetTick>
 8003786:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003788:	e00e      	b.n	80037a8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800378a:	f7fe fddd 	bl	8002348 <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	2b02      	cmp	r3, #2
 8003796:	d907      	bls.n	80037a8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	e15c      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
 800379c:	40023800 	.word	0x40023800
 80037a0:	42470000 	.word	0x42470000
 80037a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037a8:	4b8a      	ldr	r3, [pc, #552]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 80037aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037ac:	f003 0302 	and.w	r3, r3, #2
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1ea      	bne.n	800378a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0304 	and.w	r3, r3, #4
 80037bc:	2b00      	cmp	r3, #0
 80037be:	f000 8097 	beq.w	80038f0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037c2:	2300      	movs	r3, #0
 80037c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037c6:	4b83      	ldr	r3, [pc, #524]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 80037c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d10f      	bne.n	80037f2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037d2:	2300      	movs	r3, #0
 80037d4:	60bb      	str	r3, [r7, #8]
 80037d6:	4b7f      	ldr	r3, [pc, #508]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 80037d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037da:	4a7e      	ldr	r2, [pc, #504]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 80037dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80037e2:	4b7c      	ldr	r3, [pc, #496]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 80037e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ea:	60bb      	str	r3, [r7, #8]
 80037ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037ee:	2301      	movs	r3, #1
 80037f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037f2:	4b79      	ldr	r3, [pc, #484]	@ (80039d8 <HAL_RCC_OscConfig+0x4b0>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d118      	bne.n	8003830 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037fe:	4b76      	ldr	r3, [pc, #472]	@ (80039d8 <HAL_RCC_OscConfig+0x4b0>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a75      	ldr	r2, [pc, #468]	@ (80039d8 <HAL_RCC_OscConfig+0x4b0>)
 8003804:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003808:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800380a:	f7fe fd9d 	bl	8002348 <HAL_GetTick>
 800380e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003810:	e008      	b.n	8003824 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003812:	f7fe fd99 	bl	8002348 <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	2b02      	cmp	r3, #2
 800381e:	d901      	bls.n	8003824 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e118      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003824:	4b6c      	ldr	r3, [pc, #432]	@ (80039d8 <HAL_RCC_OscConfig+0x4b0>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800382c:	2b00      	cmp	r3, #0
 800382e:	d0f0      	beq.n	8003812 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	2b01      	cmp	r3, #1
 8003836:	d106      	bne.n	8003846 <HAL_RCC_OscConfig+0x31e>
 8003838:	4b66      	ldr	r3, [pc, #408]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 800383a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800383c:	4a65      	ldr	r2, [pc, #404]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 800383e:	f043 0301 	orr.w	r3, r3, #1
 8003842:	6713      	str	r3, [r2, #112]	@ 0x70
 8003844:	e01c      	b.n	8003880 <HAL_RCC_OscConfig+0x358>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	2b05      	cmp	r3, #5
 800384c:	d10c      	bne.n	8003868 <HAL_RCC_OscConfig+0x340>
 800384e:	4b61      	ldr	r3, [pc, #388]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 8003850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003852:	4a60      	ldr	r2, [pc, #384]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 8003854:	f043 0304 	orr.w	r3, r3, #4
 8003858:	6713      	str	r3, [r2, #112]	@ 0x70
 800385a:	4b5e      	ldr	r3, [pc, #376]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 800385c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800385e:	4a5d      	ldr	r2, [pc, #372]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 8003860:	f043 0301 	orr.w	r3, r3, #1
 8003864:	6713      	str	r3, [r2, #112]	@ 0x70
 8003866:	e00b      	b.n	8003880 <HAL_RCC_OscConfig+0x358>
 8003868:	4b5a      	ldr	r3, [pc, #360]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 800386a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800386c:	4a59      	ldr	r2, [pc, #356]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 800386e:	f023 0301 	bic.w	r3, r3, #1
 8003872:	6713      	str	r3, [r2, #112]	@ 0x70
 8003874:	4b57      	ldr	r3, [pc, #348]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 8003876:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003878:	4a56      	ldr	r2, [pc, #344]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 800387a:	f023 0304 	bic.w	r3, r3, #4
 800387e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d015      	beq.n	80038b4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003888:	f7fe fd5e 	bl	8002348 <HAL_GetTick>
 800388c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800388e:	e00a      	b.n	80038a6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003890:	f7fe fd5a 	bl	8002348 <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800389e:	4293      	cmp	r3, r2
 80038a0:	d901      	bls.n	80038a6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e0d7      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038a6:	4b4b      	ldr	r3, [pc, #300]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 80038a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038aa:	f003 0302 	and.w	r3, r3, #2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d0ee      	beq.n	8003890 <HAL_RCC_OscConfig+0x368>
 80038b2:	e014      	b.n	80038de <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038b4:	f7fe fd48 	bl	8002348 <HAL_GetTick>
 80038b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038ba:	e00a      	b.n	80038d2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038bc:	f7fe fd44 	bl	8002348 <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e0c1      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038d2:	4b40      	ldr	r3, [pc, #256]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 80038d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1ee      	bne.n	80038bc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80038de:	7dfb      	ldrb	r3, [r7, #23]
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d105      	bne.n	80038f0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038e4:	4b3b      	ldr	r3, [pc, #236]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 80038e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e8:	4a3a      	ldr	r2, [pc, #232]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 80038ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f000 80ad 	beq.w	8003a54 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038fa:	4b36      	ldr	r3, [pc, #216]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f003 030c 	and.w	r3, r3, #12
 8003902:	2b08      	cmp	r3, #8
 8003904:	d060      	beq.n	80039c8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	699b      	ldr	r3, [r3, #24]
 800390a:	2b02      	cmp	r3, #2
 800390c:	d145      	bne.n	800399a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800390e:	4b33      	ldr	r3, [pc, #204]	@ (80039dc <HAL_RCC_OscConfig+0x4b4>)
 8003910:	2200      	movs	r2, #0
 8003912:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003914:	f7fe fd18 	bl	8002348 <HAL_GetTick>
 8003918:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800391a:	e008      	b.n	800392e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800391c:	f7fe fd14 	bl	8002348 <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b02      	cmp	r3, #2
 8003928:	d901      	bls.n	800392e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e093      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800392e:	4b29      	ldr	r3, [pc, #164]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1f0      	bne.n	800391c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	69da      	ldr	r2, [r3, #28]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a1b      	ldr	r3, [r3, #32]
 8003942:	431a      	orrs	r2, r3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003948:	019b      	lsls	r3, r3, #6
 800394a:	431a      	orrs	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003950:	085b      	lsrs	r3, r3, #1
 8003952:	3b01      	subs	r3, #1
 8003954:	041b      	lsls	r3, r3, #16
 8003956:	431a      	orrs	r2, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395c:	061b      	lsls	r3, r3, #24
 800395e:	431a      	orrs	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003964:	071b      	lsls	r3, r3, #28
 8003966:	491b      	ldr	r1, [pc, #108]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 8003968:	4313      	orrs	r3, r2
 800396a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800396c:	4b1b      	ldr	r3, [pc, #108]	@ (80039dc <HAL_RCC_OscConfig+0x4b4>)
 800396e:	2201      	movs	r2, #1
 8003970:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003972:	f7fe fce9 	bl	8002348 <HAL_GetTick>
 8003976:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003978:	e008      	b.n	800398c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800397a:	f7fe fce5 	bl	8002348 <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	2b02      	cmp	r3, #2
 8003986:	d901      	bls.n	800398c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	e064      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800398c:	4b11      	ldr	r3, [pc, #68]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d0f0      	beq.n	800397a <HAL_RCC_OscConfig+0x452>
 8003998:	e05c      	b.n	8003a54 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800399a:	4b10      	ldr	r3, [pc, #64]	@ (80039dc <HAL_RCC_OscConfig+0x4b4>)
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a0:	f7fe fcd2 	bl	8002348 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039a8:	f7fe fcce 	bl	8002348 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e04d      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ba:	4b06      	ldr	r3, [pc, #24]	@ (80039d4 <HAL_RCC_OscConfig+0x4ac>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1f0      	bne.n	80039a8 <HAL_RCC_OscConfig+0x480>
 80039c6:	e045      	b.n	8003a54 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	699b      	ldr	r3, [r3, #24]
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d107      	bne.n	80039e0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e040      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
 80039d4:	40023800 	.word	0x40023800
 80039d8:	40007000 	.word	0x40007000
 80039dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80039e0:	4b1f      	ldr	r3, [pc, #124]	@ (8003a60 <HAL_RCC_OscConfig+0x538>)
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	699b      	ldr	r3, [r3, #24]
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d030      	beq.n	8003a50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d129      	bne.n	8003a50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d122      	bne.n	8003a50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a10:	4013      	ands	r3, r2
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a16:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d119      	bne.n	8003a50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a26:	085b      	lsrs	r3, r3, #1
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d10f      	bne.n	8003a50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a3a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d107      	bne.n	8003a50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a4a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d001      	beq.n	8003a54 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e000      	b.n	8003a56 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003a54:	2300      	movs	r3, #0
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3718      	adds	r7, #24
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	40023800 	.word	0x40023800

08003a64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b082      	sub	sp, #8
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e07b      	b.n	8003b6e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d108      	bne.n	8003a90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a86:	d009      	beq.n	8003a9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	61da      	str	r2, [r3, #28]
 8003a8e:	e005      	b.n	8003a9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d106      	bne.n	8003abc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7fe fa2a 	bl	8001f10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2202      	movs	r2, #2
 8003ac0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ad2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003ae4:	431a      	orrs	r2, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003aee:	431a      	orrs	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	f003 0302 	and.w	r3, r3, #2
 8003af8:	431a      	orrs	r2, r3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	431a      	orrs	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b0c:	431a      	orrs	r2, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69db      	ldr	r3, [r3, #28]
 8003b12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b16:	431a      	orrs	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a1b      	ldr	r3, [r3, #32]
 8003b1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b20:	ea42 0103 	orr.w	r1, r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b28:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	430a      	orrs	r2, r1
 8003b32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	0c1b      	lsrs	r3, r3, #16
 8003b3a:	f003 0104 	and.w	r1, r3, #4
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b42:	f003 0210 	and.w	r2, r3, #16
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	69da      	ldr	r2, [r3, #28]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b088      	sub	sp, #32
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	60f8      	str	r0, [r7, #12]
 8003b7e:	60b9      	str	r1, [r7, #8]
 8003b80:	603b      	str	r3, [r7, #0]
 8003b82:	4613      	mov	r3, r2
 8003b84:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b86:	f7fe fbdf 	bl	8002348 <HAL_GetTick>
 8003b8a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003b8c:	88fb      	ldrh	r3, [r7, #6]
 8003b8e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d001      	beq.n	8003ba0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	e12a      	b.n	8003df6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d002      	beq.n	8003bac <HAL_SPI_Transmit+0x36>
 8003ba6:	88fb      	ldrh	r3, [r7, #6]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d101      	bne.n	8003bb0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e122      	b.n	8003df6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d101      	bne.n	8003bbe <HAL_SPI_Transmit+0x48>
 8003bba:	2302      	movs	r3, #2
 8003bbc:	e11b      	b.n	8003df6 <HAL_SPI_Transmit+0x280>
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2203      	movs	r2, #3
 8003bca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	68ba      	ldr	r2, [r7, #8]
 8003bd8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	88fa      	ldrh	r2, [r7, #6]
 8003bde:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	88fa      	ldrh	r2, [r7, #6]
 8003be4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2200      	movs	r2, #0
 8003c02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c0c:	d10f      	bne.n	8003c2e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c1c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c2c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c38:	2b40      	cmp	r3, #64	@ 0x40
 8003c3a:	d007      	beq.n	8003c4c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c4a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c54:	d152      	bne.n	8003cfc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d002      	beq.n	8003c64 <HAL_SPI_Transmit+0xee>
 8003c5e:	8b7b      	ldrh	r3, [r7, #26]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d145      	bne.n	8003cf0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c68:	881a      	ldrh	r2, [r3, #0]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c74:	1c9a      	adds	r2, r3, #2
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	3b01      	subs	r3, #1
 8003c82:	b29a      	uxth	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003c88:	e032      	b.n	8003cf0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d112      	bne.n	8003cbe <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c9c:	881a      	ldrh	r2, [r3, #0]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca8:	1c9a      	adds	r2, r3, #2
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003cbc:	e018      	b.n	8003cf0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cbe:	f7fe fb43 	bl	8002348 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	683a      	ldr	r2, [r7, #0]
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d803      	bhi.n	8003cd6 <HAL_SPI_Transmit+0x160>
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003cd4:	d102      	bne.n	8003cdc <HAL_SPI_Transmit+0x166>
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d109      	bne.n	8003cf0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e082      	b.n	8003df6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1c7      	bne.n	8003c8a <HAL_SPI_Transmit+0x114>
 8003cfa:	e053      	b.n	8003da4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d002      	beq.n	8003d0a <HAL_SPI_Transmit+0x194>
 8003d04:	8b7b      	ldrh	r3, [r7, #26]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d147      	bne.n	8003d9a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	330c      	adds	r3, #12
 8003d14:	7812      	ldrb	r2, [r2, #0]
 8003d16:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d1c:	1c5a      	adds	r2, r3, #1
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	3b01      	subs	r3, #1
 8003d2a:	b29a      	uxth	r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003d30:	e033      	b.n	8003d9a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d113      	bne.n	8003d68 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	330c      	adds	r3, #12
 8003d4a:	7812      	ldrb	r2, [r2, #0]
 8003d4c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d52:	1c5a      	adds	r2, r3, #1
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003d66:	e018      	b.n	8003d9a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d68:	f7fe faee 	bl	8002348 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d803      	bhi.n	8003d80 <HAL_SPI_Transmit+0x20a>
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d7e:	d102      	bne.n	8003d86 <HAL_SPI_Transmit+0x210>
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d109      	bne.n	8003d9a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e02d      	b.n	8003df6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1c6      	bne.n	8003d32 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003da4:	69fa      	ldr	r2, [r7, #28]
 8003da6:	6839      	ldr	r1, [r7, #0]
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 f9f9 	bl	80041a0 <SPI_EndRxTxTransaction>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d002      	beq.n	8003dba <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2220      	movs	r2, #32
 8003db8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10a      	bne.n	8003dd8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	617b      	str	r3, [r7, #20]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	617b      	str	r3, [r7, #20]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	617b      	str	r3, [r7, #20]
 8003dd6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d001      	beq.n	8003df4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	e000      	b.n	8003df6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003df4:	2300      	movs	r3, #0
  }
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3720      	adds	r7, #32
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
	...

08003e00 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d001      	beq.n	8003e1e <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	e097      	b.n	8003f4e <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d002      	beq.n	8003e2a <HAL_SPI_Transmit_DMA+0x2a>
 8003e24:	88fb      	ldrh	r3, [r7, #6]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d101      	bne.n	8003e2e <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e08f      	b.n	8003f4e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d101      	bne.n	8003e3c <HAL_SPI_Transmit_DMA+0x3c>
 8003e38:	2302      	movs	r3, #2
 8003e3a:	e088      	b.n	8003f4e <HAL_SPI_Transmit_DMA+0x14e>
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2203      	movs	r2, #3
 8003e48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	68ba      	ldr	r2, [r7, #8]
 8003e56:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	88fa      	ldrh	r2, [r7, #6]
 8003e5c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	88fa      	ldrh	r2, [r7, #6]
 8003e62:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2200      	movs	r2, #0
 8003e74:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e8a:	d10f      	bne.n	8003eac <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e9a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003eaa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eb0:	4a29      	ldr	r2, [pc, #164]	@ (8003f58 <HAL_SPI_Transmit_DMA+0x158>)
 8003eb2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eb8:	4a28      	ldr	r2, [pc, #160]	@ (8003f5c <HAL_SPI_Transmit_DMA+0x15c>)
 8003eba:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ec0:	4a27      	ldr	r2, [pc, #156]	@ (8003f60 <HAL_SPI_Transmit_DMA+0x160>)
 8003ec2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ec8:	2200      	movs	r2, #0
 8003eca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	330c      	adds	r3, #12
 8003edc:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ee2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003ee4:	f7fe fc20 	bl	8002728 <HAL_DMA_Start_IT>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00b      	beq.n	8003f06 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ef2:	f043 0210 	orr.w	r2, r3, #16
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e023      	b.n	8003f4e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f10:	2b40      	cmp	r3, #64	@ 0x40
 8003f12:	d007      	beq.n	8003f24 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f22:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	685a      	ldr	r2, [r3, #4]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f042 0220 	orr.w	r2, r2, #32
 8003f3a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	685a      	ldr	r2, [r3, #4]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f042 0202 	orr.w	r2, r2, #2
 8003f4a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	08004035 	.word	0x08004035
 8003f5c:	08003f8d 	.word	0x08003f8d
 8003f60:	08004051 	.word	0x08004051

08003f64 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003f6c:	bf00      	nop
 8003f6e:	370c      	adds	r7, #12
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003f80:	bf00      	nop
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr

08003f8c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b086      	sub	sp, #24
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f98:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f9a:	f7fe f9d5 	bl	8002348 <HAL_GetTick>
 8003f9e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003faa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fae:	d03b      	beq.n	8004028 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	685a      	ldr	r2, [r3, #4]
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f022 0220 	bic.w	r2, r2, #32
 8003fbe:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	685a      	ldr	r2, [r3, #4]
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 0202 	bic.w	r2, r2, #2
 8003fce:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003fd0:	693a      	ldr	r2, [r7, #16]
 8003fd2:	2164      	movs	r1, #100	@ 0x64
 8003fd4:	6978      	ldr	r0, [r7, #20]
 8003fd6:	f000 f8e3 	bl	80041a0 <SPI_EndRxTxTransaction>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d005      	beq.n	8003fec <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe4:	f043 0220 	orr.w	r2, r3, #32
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d10a      	bne.n	800400a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	60fb      	str	r3, [r7, #12]
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	60fb      	str	r3, [r7, #12]
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	60fb      	str	r3, [r7, #12]
 8004008:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	2200      	movs	r2, #0
 800400e:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800401c:	2b00      	cmp	r3, #0
 800401e:	d003      	beq.n	8004028 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004020:	6978      	ldr	r0, [r7, #20]
 8004022:	f7ff ffa9 	bl	8003f78 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004026:	e002      	b.n	800402e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004028:	6978      	ldr	r0, [r7, #20]
 800402a:	f7fd f95d 	bl	80012e8 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800402e:	3718      	adds	r7, #24
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004040:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004042:	68f8      	ldr	r0, [r7, #12]
 8004044:	f7ff ff8e 	bl	8003f64 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004048:	bf00      	nop
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800405c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	685a      	ldr	r2, [r3, #4]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f022 0203 	bic.w	r2, r2, #3
 800406c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004072:	f043 0210 	orr.w	r2, r3, #16
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2201      	movs	r2, #1
 800407e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f7ff ff78 	bl	8003f78 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004088:	bf00      	nop
 800408a:	3710      	adds	r7, #16
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b088      	sub	sp, #32
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	603b      	str	r3, [r7, #0]
 800409c:	4613      	mov	r3, r2
 800409e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80040a0:	f7fe f952 	bl	8002348 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a8:	1a9b      	subs	r3, r3, r2
 80040aa:	683a      	ldr	r2, [r7, #0]
 80040ac:	4413      	add	r3, r2
 80040ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80040b0:	f7fe f94a 	bl	8002348 <HAL_GetTick>
 80040b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80040b6:	4b39      	ldr	r3, [pc, #228]	@ (800419c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	015b      	lsls	r3, r3, #5
 80040bc:	0d1b      	lsrs	r3, r3, #20
 80040be:	69fa      	ldr	r2, [r7, #28]
 80040c0:	fb02 f303 	mul.w	r3, r2, r3
 80040c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040c6:	e054      	b.n	8004172 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040ce:	d050      	beq.n	8004172 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040d0:	f7fe f93a 	bl	8002348 <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	69fa      	ldr	r2, [r7, #28]
 80040dc:	429a      	cmp	r2, r3
 80040de:	d902      	bls.n	80040e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d13d      	bne.n	8004162 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	685a      	ldr	r2, [r3, #4]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80040f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040fe:	d111      	bne.n	8004124 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004108:	d004      	beq.n	8004114 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004112:	d107      	bne.n	8004124 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004122:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004128:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800412c:	d10f      	bne.n	800414e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800413c:	601a      	str	r2, [r3, #0]
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800414c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2201      	movs	r2, #1
 8004152:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e017      	b.n	8004192 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d101      	bne.n	800416c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004168:	2300      	movs	r3, #0
 800416a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	3b01      	subs	r3, #1
 8004170:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	689a      	ldr	r2, [r3, #8]
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	4013      	ands	r3, r2
 800417c:	68ba      	ldr	r2, [r7, #8]
 800417e:	429a      	cmp	r2, r3
 8004180:	bf0c      	ite	eq
 8004182:	2301      	moveq	r3, #1
 8004184:	2300      	movne	r3, #0
 8004186:	b2db      	uxtb	r3, r3
 8004188:	461a      	mov	r2, r3
 800418a:	79fb      	ldrb	r3, [r7, #7]
 800418c:	429a      	cmp	r2, r3
 800418e:	d19b      	bne.n	80040c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3720      	adds	r7, #32
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	20000004 	.word	0x20000004

080041a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b088      	sub	sp, #32
 80041a4:	af02      	add	r7, sp, #8
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	9300      	str	r3, [sp, #0]
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	2201      	movs	r2, #1
 80041b4:	2102      	movs	r1, #2
 80041b6:	68f8      	ldr	r0, [r7, #12]
 80041b8:	f7ff ff6a 	bl	8004090 <SPI_WaitFlagStateUntilTimeout>
 80041bc:	4603      	mov	r3, r0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d007      	beq.n	80041d2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c6:	f043 0220 	orr.w	r2, r3, #32
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e032      	b.n	8004238 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80041d2:	4b1b      	ldr	r3, [pc, #108]	@ (8004240 <SPI_EndRxTxTransaction+0xa0>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a1b      	ldr	r2, [pc, #108]	@ (8004244 <SPI_EndRxTxTransaction+0xa4>)
 80041d8:	fba2 2303 	umull	r2, r3, r2, r3
 80041dc:	0d5b      	lsrs	r3, r3, #21
 80041de:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80041e2:	fb02 f303 	mul.w	r3, r2, r3
 80041e6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041f0:	d112      	bne.n	8004218 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	9300      	str	r3, [sp, #0]
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	2200      	movs	r2, #0
 80041fa:	2180      	movs	r1, #128	@ 0x80
 80041fc:	68f8      	ldr	r0, [r7, #12]
 80041fe:	f7ff ff47 	bl	8004090 <SPI_WaitFlagStateUntilTimeout>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d016      	beq.n	8004236 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800420c:	f043 0220 	orr.w	r2, r3, #32
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004214:	2303      	movs	r3, #3
 8004216:	e00f      	b.n	8004238 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00a      	beq.n	8004234 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	3b01      	subs	r3, #1
 8004222:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800422e:	2b80      	cmp	r3, #128	@ 0x80
 8004230:	d0f2      	beq.n	8004218 <SPI_EndRxTxTransaction+0x78>
 8004232:	e000      	b.n	8004236 <SPI_EndRxTxTransaction+0x96>
        break;
 8004234:	bf00      	nop
  }

  return HAL_OK;
 8004236:	2300      	movs	r3, #0
}
 8004238:	4618      	mov	r0, r3
 800423a:	3718      	adds	r7, #24
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	20000004 	.word	0x20000004
 8004244:	165e9f81 	.word	0x165e9f81

08004248 <__cvt>:
 8004248:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800424c:	ec57 6b10 	vmov	r6, r7, d0
 8004250:	2f00      	cmp	r7, #0
 8004252:	460c      	mov	r4, r1
 8004254:	4619      	mov	r1, r3
 8004256:	463b      	mov	r3, r7
 8004258:	bfbb      	ittet	lt
 800425a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800425e:	461f      	movlt	r7, r3
 8004260:	2300      	movge	r3, #0
 8004262:	232d      	movlt	r3, #45	@ 0x2d
 8004264:	700b      	strb	r3, [r1, #0]
 8004266:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004268:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800426c:	4691      	mov	r9, r2
 800426e:	f023 0820 	bic.w	r8, r3, #32
 8004272:	bfbc      	itt	lt
 8004274:	4632      	movlt	r2, r6
 8004276:	4616      	movlt	r6, r2
 8004278:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800427c:	d005      	beq.n	800428a <__cvt+0x42>
 800427e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004282:	d100      	bne.n	8004286 <__cvt+0x3e>
 8004284:	3401      	adds	r4, #1
 8004286:	2102      	movs	r1, #2
 8004288:	e000      	b.n	800428c <__cvt+0x44>
 800428a:	2103      	movs	r1, #3
 800428c:	ab03      	add	r3, sp, #12
 800428e:	9301      	str	r3, [sp, #4]
 8004290:	ab02      	add	r3, sp, #8
 8004292:	9300      	str	r3, [sp, #0]
 8004294:	ec47 6b10 	vmov	d0, r6, r7
 8004298:	4653      	mov	r3, sl
 800429a:	4622      	mov	r2, r4
 800429c:	f001 f870 	bl	8005380 <_dtoa_r>
 80042a0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80042a4:	4605      	mov	r5, r0
 80042a6:	d119      	bne.n	80042dc <__cvt+0x94>
 80042a8:	f019 0f01 	tst.w	r9, #1
 80042ac:	d00e      	beq.n	80042cc <__cvt+0x84>
 80042ae:	eb00 0904 	add.w	r9, r0, r4
 80042b2:	2200      	movs	r2, #0
 80042b4:	2300      	movs	r3, #0
 80042b6:	4630      	mov	r0, r6
 80042b8:	4639      	mov	r1, r7
 80042ba:	f7fc fc25 	bl	8000b08 <__aeabi_dcmpeq>
 80042be:	b108      	cbz	r0, 80042c4 <__cvt+0x7c>
 80042c0:	f8cd 900c 	str.w	r9, [sp, #12]
 80042c4:	2230      	movs	r2, #48	@ 0x30
 80042c6:	9b03      	ldr	r3, [sp, #12]
 80042c8:	454b      	cmp	r3, r9
 80042ca:	d31e      	bcc.n	800430a <__cvt+0xc2>
 80042cc:	9b03      	ldr	r3, [sp, #12]
 80042ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80042d0:	1b5b      	subs	r3, r3, r5
 80042d2:	4628      	mov	r0, r5
 80042d4:	6013      	str	r3, [r2, #0]
 80042d6:	b004      	add	sp, #16
 80042d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80042e0:	eb00 0904 	add.w	r9, r0, r4
 80042e4:	d1e5      	bne.n	80042b2 <__cvt+0x6a>
 80042e6:	7803      	ldrb	r3, [r0, #0]
 80042e8:	2b30      	cmp	r3, #48	@ 0x30
 80042ea:	d10a      	bne.n	8004302 <__cvt+0xba>
 80042ec:	2200      	movs	r2, #0
 80042ee:	2300      	movs	r3, #0
 80042f0:	4630      	mov	r0, r6
 80042f2:	4639      	mov	r1, r7
 80042f4:	f7fc fc08 	bl	8000b08 <__aeabi_dcmpeq>
 80042f8:	b918      	cbnz	r0, 8004302 <__cvt+0xba>
 80042fa:	f1c4 0401 	rsb	r4, r4, #1
 80042fe:	f8ca 4000 	str.w	r4, [sl]
 8004302:	f8da 3000 	ldr.w	r3, [sl]
 8004306:	4499      	add	r9, r3
 8004308:	e7d3      	b.n	80042b2 <__cvt+0x6a>
 800430a:	1c59      	adds	r1, r3, #1
 800430c:	9103      	str	r1, [sp, #12]
 800430e:	701a      	strb	r2, [r3, #0]
 8004310:	e7d9      	b.n	80042c6 <__cvt+0x7e>

08004312 <__exponent>:
 8004312:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004314:	2900      	cmp	r1, #0
 8004316:	bfba      	itte	lt
 8004318:	4249      	neglt	r1, r1
 800431a:	232d      	movlt	r3, #45	@ 0x2d
 800431c:	232b      	movge	r3, #43	@ 0x2b
 800431e:	2909      	cmp	r1, #9
 8004320:	7002      	strb	r2, [r0, #0]
 8004322:	7043      	strb	r3, [r0, #1]
 8004324:	dd29      	ble.n	800437a <__exponent+0x68>
 8004326:	f10d 0307 	add.w	r3, sp, #7
 800432a:	461d      	mov	r5, r3
 800432c:	270a      	movs	r7, #10
 800432e:	461a      	mov	r2, r3
 8004330:	fbb1 f6f7 	udiv	r6, r1, r7
 8004334:	fb07 1416 	mls	r4, r7, r6, r1
 8004338:	3430      	adds	r4, #48	@ 0x30
 800433a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800433e:	460c      	mov	r4, r1
 8004340:	2c63      	cmp	r4, #99	@ 0x63
 8004342:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004346:	4631      	mov	r1, r6
 8004348:	dcf1      	bgt.n	800432e <__exponent+0x1c>
 800434a:	3130      	adds	r1, #48	@ 0x30
 800434c:	1e94      	subs	r4, r2, #2
 800434e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004352:	1c41      	adds	r1, r0, #1
 8004354:	4623      	mov	r3, r4
 8004356:	42ab      	cmp	r3, r5
 8004358:	d30a      	bcc.n	8004370 <__exponent+0x5e>
 800435a:	f10d 0309 	add.w	r3, sp, #9
 800435e:	1a9b      	subs	r3, r3, r2
 8004360:	42ac      	cmp	r4, r5
 8004362:	bf88      	it	hi
 8004364:	2300      	movhi	r3, #0
 8004366:	3302      	adds	r3, #2
 8004368:	4403      	add	r3, r0
 800436a:	1a18      	subs	r0, r3, r0
 800436c:	b003      	add	sp, #12
 800436e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004370:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004374:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004378:	e7ed      	b.n	8004356 <__exponent+0x44>
 800437a:	2330      	movs	r3, #48	@ 0x30
 800437c:	3130      	adds	r1, #48	@ 0x30
 800437e:	7083      	strb	r3, [r0, #2]
 8004380:	70c1      	strb	r1, [r0, #3]
 8004382:	1d03      	adds	r3, r0, #4
 8004384:	e7f1      	b.n	800436a <__exponent+0x58>
	...

08004388 <_printf_float>:
 8004388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800438c:	b08d      	sub	sp, #52	@ 0x34
 800438e:	460c      	mov	r4, r1
 8004390:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004394:	4616      	mov	r6, r2
 8004396:	461f      	mov	r7, r3
 8004398:	4605      	mov	r5, r0
 800439a:	f000 fee9 	bl	8005170 <_localeconv_r>
 800439e:	6803      	ldr	r3, [r0, #0]
 80043a0:	9304      	str	r3, [sp, #16]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7fb ff84 	bl	80002b0 <strlen>
 80043a8:	2300      	movs	r3, #0
 80043aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80043ac:	f8d8 3000 	ldr.w	r3, [r8]
 80043b0:	9005      	str	r0, [sp, #20]
 80043b2:	3307      	adds	r3, #7
 80043b4:	f023 0307 	bic.w	r3, r3, #7
 80043b8:	f103 0208 	add.w	r2, r3, #8
 80043bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80043c0:	f8d4 b000 	ldr.w	fp, [r4]
 80043c4:	f8c8 2000 	str.w	r2, [r8]
 80043c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80043cc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80043d0:	9307      	str	r3, [sp, #28]
 80043d2:	f8cd 8018 	str.w	r8, [sp, #24]
 80043d6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80043da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043de:	4b9c      	ldr	r3, [pc, #624]	@ (8004650 <_printf_float+0x2c8>)
 80043e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80043e4:	f7fc fbc2 	bl	8000b6c <__aeabi_dcmpun>
 80043e8:	bb70      	cbnz	r0, 8004448 <_printf_float+0xc0>
 80043ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043ee:	4b98      	ldr	r3, [pc, #608]	@ (8004650 <_printf_float+0x2c8>)
 80043f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80043f4:	f7fc fb9c 	bl	8000b30 <__aeabi_dcmple>
 80043f8:	bb30      	cbnz	r0, 8004448 <_printf_float+0xc0>
 80043fa:	2200      	movs	r2, #0
 80043fc:	2300      	movs	r3, #0
 80043fe:	4640      	mov	r0, r8
 8004400:	4649      	mov	r1, r9
 8004402:	f7fc fb8b 	bl	8000b1c <__aeabi_dcmplt>
 8004406:	b110      	cbz	r0, 800440e <_printf_float+0x86>
 8004408:	232d      	movs	r3, #45	@ 0x2d
 800440a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800440e:	4a91      	ldr	r2, [pc, #580]	@ (8004654 <_printf_float+0x2cc>)
 8004410:	4b91      	ldr	r3, [pc, #580]	@ (8004658 <_printf_float+0x2d0>)
 8004412:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004416:	bf8c      	ite	hi
 8004418:	4690      	movhi	r8, r2
 800441a:	4698      	movls	r8, r3
 800441c:	2303      	movs	r3, #3
 800441e:	6123      	str	r3, [r4, #16]
 8004420:	f02b 0304 	bic.w	r3, fp, #4
 8004424:	6023      	str	r3, [r4, #0]
 8004426:	f04f 0900 	mov.w	r9, #0
 800442a:	9700      	str	r7, [sp, #0]
 800442c:	4633      	mov	r3, r6
 800442e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004430:	4621      	mov	r1, r4
 8004432:	4628      	mov	r0, r5
 8004434:	f000 f9d2 	bl	80047dc <_printf_common>
 8004438:	3001      	adds	r0, #1
 800443a:	f040 808d 	bne.w	8004558 <_printf_float+0x1d0>
 800443e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004442:	b00d      	add	sp, #52	@ 0x34
 8004444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004448:	4642      	mov	r2, r8
 800444a:	464b      	mov	r3, r9
 800444c:	4640      	mov	r0, r8
 800444e:	4649      	mov	r1, r9
 8004450:	f7fc fb8c 	bl	8000b6c <__aeabi_dcmpun>
 8004454:	b140      	cbz	r0, 8004468 <_printf_float+0xe0>
 8004456:	464b      	mov	r3, r9
 8004458:	2b00      	cmp	r3, #0
 800445a:	bfbc      	itt	lt
 800445c:	232d      	movlt	r3, #45	@ 0x2d
 800445e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004462:	4a7e      	ldr	r2, [pc, #504]	@ (800465c <_printf_float+0x2d4>)
 8004464:	4b7e      	ldr	r3, [pc, #504]	@ (8004660 <_printf_float+0x2d8>)
 8004466:	e7d4      	b.n	8004412 <_printf_float+0x8a>
 8004468:	6863      	ldr	r3, [r4, #4]
 800446a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800446e:	9206      	str	r2, [sp, #24]
 8004470:	1c5a      	adds	r2, r3, #1
 8004472:	d13b      	bne.n	80044ec <_printf_float+0x164>
 8004474:	2306      	movs	r3, #6
 8004476:	6063      	str	r3, [r4, #4]
 8004478:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800447c:	2300      	movs	r3, #0
 800447e:	6022      	str	r2, [r4, #0]
 8004480:	9303      	str	r3, [sp, #12]
 8004482:	ab0a      	add	r3, sp, #40	@ 0x28
 8004484:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004488:	ab09      	add	r3, sp, #36	@ 0x24
 800448a:	9300      	str	r3, [sp, #0]
 800448c:	6861      	ldr	r1, [r4, #4]
 800448e:	ec49 8b10 	vmov	d0, r8, r9
 8004492:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004496:	4628      	mov	r0, r5
 8004498:	f7ff fed6 	bl	8004248 <__cvt>
 800449c:	9b06      	ldr	r3, [sp, #24]
 800449e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80044a0:	2b47      	cmp	r3, #71	@ 0x47
 80044a2:	4680      	mov	r8, r0
 80044a4:	d129      	bne.n	80044fa <_printf_float+0x172>
 80044a6:	1cc8      	adds	r0, r1, #3
 80044a8:	db02      	blt.n	80044b0 <_printf_float+0x128>
 80044aa:	6863      	ldr	r3, [r4, #4]
 80044ac:	4299      	cmp	r1, r3
 80044ae:	dd41      	ble.n	8004534 <_printf_float+0x1ac>
 80044b0:	f1aa 0a02 	sub.w	sl, sl, #2
 80044b4:	fa5f fa8a 	uxtb.w	sl, sl
 80044b8:	3901      	subs	r1, #1
 80044ba:	4652      	mov	r2, sl
 80044bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80044c0:	9109      	str	r1, [sp, #36]	@ 0x24
 80044c2:	f7ff ff26 	bl	8004312 <__exponent>
 80044c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80044c8:	1813      	adds	r3, r2, r0
 80044ca:	2a01      	cmp	r2, #1
 80044cc:	4681      	mov	r9, r0
 80044ce:	6123      	str	r3, [r4, #16]
 80044d0:	dc02      	bgt.n	80044d8 <_printf_float+0x150>
 80044d2:	6822      	ldr	r2, [r4, #0]
 80044d4:	07d2      	lsls	r2, r2, #31
 80044d6:	d501      	bpl.n	80044dc <_printf_float+0x154>
 80044d8:	3301      	adds	r3, #1
 80044da:	6123      	str	r3, [r4, #16]
 80044dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d0a2      	beq.n	800442a <_printf_float+0xa2>
 80044e4:	232d      	movs	r3, #45	@ 0x2d
 80044e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044ea:	e79e      	b.n	800442a <_printf_float+0xa2>
 80044ec:	9a06      	ldr	r2, [sp, #24]
 80044ee:	2a47      	cmp	r2, #71	@ 0x47
 80044f0:	d1c2      	bne.n	8004478 <_printf_float+0xf0>
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d1c0      	bne.n	8004478 <_printf_float+0xf0>
 80044f6:	2301      	movs	r3, #1
 80044f8:	e7bd      	b.n	8004476 <_printf_float+0xee>
 80044fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80044fe:	d9db      	bls.n	80044b8 <_printf_float+0x130>
 8004500:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004504:	d118      	bne.n	8004538 <_printf_float+0x1b0>
 8004506:	2900      	cmp	r1, #0
 8004508:	6863      	ldr	r3, [r4, #4]
 800450a:	dd0b      	ble.n	8004524 <_printf_float+0x19c>
 800450c:	6121      	str	r1, [r4, #16]
 800450e:	b913      	cbnz	r3, 8004516 <_printf_float+0x18e>
 8004510:	6822      	ldr	r2, [r4, #0]
 8004512:	07d0      	lsls	r0, r2, #31
 8004514:	d502      	bpl.n	800451c <_printf_float+0x194>
 8004516:	3301      	adds	r3, #1
 8004518:	440b      	add	r3, r1
 800451a:	6123      	str	r3, [r4, #16]
 800451c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800451e:	f04f 0900 	mov.w	r9, #0
 8004522:	e7db      	b.n	80044dc <_printf_float+0x154>
 8004524:	b913      	cbnz	r3, 800452c <_printf_float+0x1a4>
 8004526:	6822      	ldr	r2, [r4, #0]
 8004528:	07d2      	lsls	r2, r2, #31
 800452a:	d501      	bpl.n	8004530 <_printf_float+0x1a8>
 800452c:	3302      	adds	r3, #2
 800452e:	e7f4      	b.n	800451a <_printf_float+0x192>
 8004530:	2301      	movs	r3, #1
 8004532:	e7f2      	b.n	800451a <_printf_float+0x192>
 8004534:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004538:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800453a:	4299      	cmp	r1, r3
 800453c:	db05      	blt.n	800454a <_printf_float+0x1c2>
 800453e:	6823      	ldr	r3, [r4, #0]
 8004540:	6121      	str	r1, [r4, #16]
 8004542:	07d8      	lsls	r0, r3, #31
 8004544:	d5ea      	bpl.n	800451c <_printf_float+0x194>
 8004546:	1c4b      	adds	r3, r1, #1
 8004548:	e7e7      	b.n	800451a <_printf_float+0x192>
 800454a:	2900      	cmp	r1, #0
 800454c:	bfd4      	ite	le
 800454e:	f1c1 0202 	rsble	r2, r1, #2
 8004552:	2201      	movgt	r2, #1
 8004554:	4413      	add	r3, r2
 8004556:	e7e0      	b.n	800451a <_printf_float+0x192>
 8004558:	6823      	ldr	r3, [r4, #0]
 800455a:	055a      	lsls	r2, r3, #21
 800455c:	d407      	bmi.n	800456e <_printf_float+0x1e6>
 800455e:	6923      	ldr	r3, [r4, #16]
 8004560:	4642      	mov	r2, r8
 8004562:	4631      	mov	r1, r6
 8004564:	4628      	mov	r0, r5
 8004566:	47b8      	blx	r7
 8004568:	3001      	adds	r0, #1
 800456a:	d12b      	bne.n	80045c4 <_printf_float+0x23c>
 800456c:	e767      	b.n	800443e <_printf_float+0xb6>
 800456e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004572:	f240 80dd 	bls.w	8004730 <_printf_float+0x3a8>
 8004576:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800457a:	2200      	movs	r2, #0
 800457c:	2300      	movs	r3, #0
 800457e:	f7fc fac3 	bl	8000b08 <__aeabi_dcmpeq>
 8004582:	2800      	cmp	r0, #0
 8004584:	d033      	beq.n	80045ee <_printf_float+0x266>
 8004586:	4a37      	ldr	r2, [pc, #220]	@ (8004664 <_printf_float+0x2dc>)
 8004588:	2301      	movs	r3, #1
 800458a:	4631      	mov	r1, r6
 800458c:	4628      	mov	r0, r5
 800458e:	47b8      	blx	r7
 8004590:	3001      	adds	r0, #1
 8004592:	f43f af54 	beq.w	800443e <_printf_float+0xb6>
 8004596:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800459a:	4543      	cmp	r3, r8
 800459c:	db02      	blt.n	80045a4 <_printf_float+0x21c>
 800459e:	6823      	ldr	r3, [r4, #0]
 80045a0:	07d8      	lsls	r0, r3, #31
 80045a2:	d50f      	bpl.n	80045c4 <_printf_float+0x23c>
 80045a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045a8:	4631      	mov	r1, r6
 80045aa:	4628      	mov	r0, r5
 80045ac:	47b8      	blx	r7
 80045ae:	3001      	adds	r0, #1
 80045b0:	f43f af45 	beq.w	800443e <_printf_float+0xb6>
 80045b4:	f04f 0900 	mov.w	r9, #0
 80045b8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80045bc:	f104 0a1a 	add.w	sl, r4, #26
 80045c0:	45c8      	cmp	r8, r9
 80045c2:	dc09      	bgt.n	80045d8 <_printf_float+0x250>
 80045c4:	6823      	ldr	r3, [r4, #0]
 80045c6:	079b      	lsls	r3, r3, #30
 80045c8:	f100 8103 	bmi.w	80047d2 <_printf_float+0x44a>
 80045cc:	68e0      	ldr	r0, [r4, #12]
 80045ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80045d0:	4298      	cmp	r0, r3
 80045d2:	bfb8      	it	lt
 80045d4:	4618      	movlt	r0, r3
 80045d6:	e734      	b.n	8004442 <_printf_float+0xba>
 80045d8:	2301      	movs	r3, #1
 80045da:	4652      	mov	r2, sl
 80045dc:	4631      	mov	r1, r6
 80045de:	4628      	mov	r0, r5
 80045e0:	47b8      	blx	r7
 80045e2:	3001      	adds	r0, #1
 80045e4:	f43f af2b 	beq.w	800443e <_printf_float+0xb6>
 80045e8:	f109 0901 	add.w	r9, r9, #1
 80045ec:	e7e8      	b.n	80045c0 <_printf_float+0x238>
 80045ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	dc39      	bgt.n	8004668 <_printf_float+0x2e0>
 80045f4:	4a1b      	ldr	r2, [pc, #108]	@ (8004664 <_printf_float+0x2dc>)
 80045f6:	2301      	movs	r3, #1
 80045f8:	4631      	mov	r1, r6
 80045fa:	4628      	mov	r0, r5
 80045fc:	47b8      	blx	r7
 80045fe:	3001      	adds	r0, #1
 8004600:	f43f af1d 	beq.w	800443e <_printf_float+0xb6>
 8004604:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004608:	ea59 0303 	orrs.w	r3, r9, r3
 800460c:	d102      	bne.n	8004614 <_printf_float+0x28c>
 800460e:	6823      	ldr	r3, [r4, #0]
 8004610:	07d9      	lsls	r1, r3, #31
 8004612:	d5d7      	bpl.n	80045c4 <_printf_float+0x23c>
 8004614:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004618:	4631      	mov	r1, r6
 800461a:	4628      	mov	r0, r5
 800461c:	47b8      	blx	r7
 800461e:	3001      	adds	r0, #1
 8004620:	f43f af0d 	beq.w	800443e <_printf_float+0xb6>
 8004624:	f04f 0a00 	mov.w	sl, #0
 8004628:	f104 0b1a 	add.w	fp, r4, #26
 800462c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800462e:	425b      	negs	r3, r3
 8004630:	4553      	cmp	r3, sl
 8004632:	dc01      	bgt.n	8004638 <_printf_float+0x2b0>
 8004634:	464b      	mov	r3, r9
 8004636:	e793      	b.n	8004560 <_printf_float+0x1d8>
 8004638:	2301      	movs	r3, #1
 800463a:	465a      	mov	r2, fp
 800463c:	4631      	mov	r1, r6
 800463e:	4628      	mov	r0, r5
 8004640:	47b8      	blx	r7
 8004642:	3001      	adds	r0, #1
 8004644:	f43f aefb 	beq.w	800443e <_printf_float+0xb6>
 8004648:	f10a 0a01 	add.w	sl, sl, #1
 800464c:	e7ee      	b.n	800462c <_printf_float+0x2a4>
 800464e:	bf00      	nop
 8004650:	7fefffff 	.word	0x7fefffff
 8004654:	0800a408 	.word	0x0800a408
 8004658:	0800a404 	.word	0x0800a404
 800465c:	0800a410 	.word	0x0800a410
 8004660:	0800a40c 	.word	0x0800a40c
 8004664:	0800a414 	.word	0x0800a414
 8004668:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800466a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800466e:	4553      	cmp	r3, sl
 8004670:	bfa8      	it	ge
 8004672:	4653      	movge	r3, sl
 8004674:	2b00      	cmp	r3, #0
 8004676:	4699      	mov	r9, r3
 8004678:	dc36      	bgt.n	80046e8 <_printf_float+0x360>
 800467a:	f04f 0b00 	mov.w	fp, #0
 800467e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004682:	f104 021a 	add.w	r2, r4, #26
 8004686:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004688:	9306      	str	r3, [sp, #24]
 800468a:	eba3 0309 	sub.w	r3, r3, r9
 800468e:	455b      	cmp	r3, fp
 8004690:	dc31      	bgt.n	80046f6 <_printf_float+0x36e>
 8004692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004694:	459a      	cmp	sl, r3
 8004696:	dc3a      	bgt.n	800470e <_printf_float+0x386>
 8004698:	6823      	ldr	r3, [r4, #0]
 800469a:	07da      	lsls	r2, r3, #31
 800469c:	d437      	bmi.n	800470e <_printf_float+0x386>
 800469e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046a0:	ebaa 0903 	sub.w	r9, sl, r3
 80046a4:	9b06      	ldr	r3, [sp, #24]
 80046a6:	ebaa 0303 	sub.w	r3, sl, r3
 80046aa:	4599      	cmp	r9, r3
 80046ac:	bfa8      	it	ge
 80046ae:	4699      	movge	r9, r3
 80046b0:	f1b9 0f00 	cmp.w	r9, #0
 80046b4:	dc33      	bgt.n	800471e <_printf_float+0x396>
 80046b6:	f04f 0800 	mov.w	r8, #0
 80046ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046be:	f104 0b1a 	add.w	fp, r4, #26
 80046c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046c4:	ebaa 0303 	sub.w	r3, sl, r3
 80046c8:	eba3 0309 	sub.w	r3, r3, r9
 80046cc:	4543      	cmp	r3, r8
 80046ce:	f77f af79 	ble.w	80045c4 <_printf_float+0x23c>
 80046d2:	2301      	movs	r3, #1
 80046d4:	465a      	mov	r2, fp
 80046d6:	4631      	mov	r1, r6
 80046d8:	4628      	mov	r0, r5
 80046da:	47b8      	blx	r7
 80046dc:	3001      	adds	r0, #1
 80046de:	f43f aeae 	beq.w	800443e <_printf_float+0xb6>
 80046e2:	f108 0801 	add.w	r8, r8, #1
 80046e6:	e7ec      	b.n	80046c2 <_printf_float+0x33a>
 80046e8:	4642      	mov	r2, r8
 80046ea:	4631      	mov	r1, r6
 80046ec:	4628      	mov	r0, r5
 80046ee:	47b8      	blx	r7
 80046f0:	3001      	adds	r0, #1
 80046f2:	d1c2      	bne.n	800467a <_printf_float+0x2f2>
 80046f4:	e6a3      	b.n	800443e <_printf_float+0xb6>
 80046f6:	2301      	movs	r3, #1
 80046f8:	4631      	mov	r1, r6
 80046fa:	4628      	mov	r0, r5
 80046fc:	9206      	str	r2, [sp, #24]
 80046fe:	47b8      	blx	r7
 8004700:	3001      	adds	r0, #1
 8004702:	f43f ae9c 	beq.w	800443e <_printf_float+0xb6>
 8004706:	9a06      	ldr	r2, [sp, #24]
 8004708:	f10b 0b01 	add.w	fp, fp, #1
 800470c:	e7bb      	b.n	8004686 <_printf_float+0x2fe>
 800470e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004712:	4631      	mov	r1, r6
 8004714:	4628      	mov	r0, r5
 8004716:	47b8      	blx	r7
 8004718:	3001      	adds	r0, #1
 800471a:	d1c0      	bne.n	800469e <_printf_float+0x316>
 800471c:	e68f      	b.n	800443e <_printf_float+0xb6>
 800471e:	9a06      	ldr	r2, [sp, #24]
 8004720:	464b      	mov	r3, r9
 8004722:	4442      	add	r2, r8
 8004724:	4631      	mov	r1, r6
 8004726:	4628      	mov	r0, r5
 8004728:	47b8      	blx	r7
 800472a:	3001      	adds	r0, #1
 800472c:	d1c3      	bne.n	80046b6 <_printf_float+0x32e>
 800472e:	e686      	b.n	800443e <_printf_float+0xb6>
 8004730:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004734:	f1ba 0f01 	cmp.w	sl, #1
 8004738:	dc01      	bgt.n	800473e <_printf_float+0x3b6>
 800473a:	07db      	lsls	r3, r3, #31
 800473c:	d536      	bpl.n	80047ac <_printf_float+0x424>
 800473e:	2301      	movs	r3, #1
 8004740:	4642      	mov	r2, r8
 8004742:	4631      	mov	r1, r6
 8004744:	4628      	mov	r0, r5
 8004746:	47b8      	blx	r7
 8004748:	3001      	adds	r0, #1
 800474a:	f43f ae78 	beq.w	800443e <_printf_float+0xb6>
 800474e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004752:	4631      	mov	r1, r6
 8004754:	4628      	mov	r0, r5
 8004756:	47b8      	blx	r7
 8004758:	3001      	adds	r0, #1
 800475a:	f43f ae70 	beq.w	800443e <_printf_float+0xb6>
 800475e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004762:	2200      	movs	r2, #0
 8004764:	2300      	movs	r3, #0
 8004766:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800476a:	f7fc f9cd 	bl	8000b08 <__aeabi_dcmpeq>
 800476e:	b9c0      	cbnz	r0, 80047a2 <_printf_float+0x41a>
 8004770:	4653      	mov	r3, sl
 8004772:	f108 0201 	add.w	r2, r8, #1
 8004776:	4631      	mov	r1, r6
 8004778:	4628      	mov	r0, r5
 800477a:	47b8      	blx	r7
 800477c:	3001      	adds	r0, #1
 800477e:	d10c      	bne.n	800479a <_printf_float+0x412>
 8004780:	e65d      	b.n	800443e <_printf_float+0xb6>
 8004782:	2301      	movs	r3, #1
 8004784:	465a      	mov	r2, fp
 8004786:	4631      	mov	r1, r6
 8004788:	4628      	mov	r0, r5
 800478a:	47b8      	blx	r7
 800478c:	3001      	adds	r0, #1
 800478e:	f43f ae56 	beq.w	800443e <_printf_float+0xb6>
 8004792:	f108 0801 	add.w	r8, r8, #1
 8004796:	45d0      	cmp	r8, sl
 8004798:	dbf3      	blt.n	8004782 <_printf_float+0x3fa>
 800479a:	464b      	mov	r3, r9
 800479c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80047a0:	e6df      	b.n	8004562 <_printf_float+0x1da>
 80047a2:	f04f 0800 	mov.w	r8, #0
 80047a6:	f104 0b1a 	add.w	fp, r4, #26
 80047aa:	e7f4      	b.n	8004796 <_printf_float+0x40e>
 80047ac:	2301      	movs	r3, #1
 80047ae:	4642      	mov	r2, r8
 80047b0:	e7e1      	b.n	8004776 <_printf_float+0x3ee>
 80047b2:	2301      	movs	r3, #1
 80047b4:	464a      	mov	r2, r9
 80047b6:	4631      	mov	r1, r6
 80047b8:	4628      	mov	r0, r5
 80047ba:	47b8      	blx	r7
 80047bc:	3001      	adds	r0, #1
 80047be:	f43f ae3e 	beq.w	800443e <_printf_float+0xb6>
 80047c2:	f108 0801 	add.w	r8, r8, #1
 80047c6:	68e3      	ldr	r3, [r4, #12]
 80047c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80047ca:	1a5b      	subs	r3, r3, r1
 80047cc:	4543      	cmp	r3, r8
 80047ce:	dcf0      	bgt.n	80047b2 <_printf_float+0x42a>
 80047d0:	e6fc      	b.n	80045cc <_printf_float+0x244>
 80047d2:	f04f 0800 	mov.w	r8, #0
 80047d6:	f104 0919 	add.w	r9, r4, #25
 80047da:	e7f4      	b.n	80047c6 <_printf_float+0x43e>

080047dc <_printf_common>:
 80047dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047e0:	4616      	mov	r6, r2
 80047e2:	4698      	mov	r8, r3
 80047e4:	688a      	ldr	r2, [r1, #8]
 80047e6:	690b      	ldr	r3, [r1, #16]
 80047e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80047ec:	4293      	cmp	r3, r2
 80047ee:	bfb8      	it	lt
 80047f0:	4613      	movlt	r3, r2
 80047f2:	6033      	str	r3, [r6, #0]
 80047f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80047f8:	4607      	mov	r7, r0
 80047fa:	460c      	mov	r4, r1
 80047fc:	b10a      	cbz	r2, 8004802 <_printf_common+0x26>
 80047fe:	3301      	adds	r3, #1
 8004800:	6033      	str	r3, [r6, #0]
 8004802:	6823      	ldr	r3, [r4, #0]
 8004804:	0699      	lsls	r1, r3, #26
 8004806:	bf42      	ittt	mi
 8004808:	6833      	ldrmi	r3, [r6, #0]
 800480a:	3302      	addmi	r3, #2
 800480c:	6033      	strmi	r3, [r6, #0]
 800480e:	6825      	ldr	r5, [r4, #0]
 8004810:	f015 0506 	ands.w	r5, r5, #6
 8004814:	d106      	bne.n	8004824 <_printf_common+0x48>
 8004816:	f104 0a19 	add.w	sl, r4, #25
 800481a:	68e3      	ldr	r3, [r4, #12]
 800481c:	6832      	ldr	r2, [r6, #0]
 800481e:	1a9b      	subs	r3, r3, r2
 8004820:	42ab      	cmp	r3, r5
 8004822:	dc26      	bgt.n	8004872 <_printf_common+0x96>
 8004824:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004828:	6822      	ldr	r2, [r4, #0]
 800482a:	3b00      	subs	r3, #0
 800482c:	bf18      	it	ne
 800482e:	2301      	movne	r3, #1
 8004830:	0692      	lsls	r2, r2, #26
 8004832:	d42b      	bmi.n	800488c <_printf_common+0xb0>
 8004834:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004838:	4641      	mov	r1, r8
 800483a:	4638      	mov	r0, r7
 800483c:	47c8      	blx	r9
 800483e:	3001      	adds	r0, #1
 8004840:	d01e      	beq.n	8004880 <_printf_common+0xa4>
 8004842:	6823      	ldr	r3, [r4, #0]
 8004844:	6922      	ldr	r2, [r4, #16]
 8004846:	f003 0306 	and.w	r3, r3, #6
 800484a:	2b04      	cmp	r3, #4
 800484c:	bf02      	ittt	eq
 800484e:	68e5      	ldreq	r5, [r4, #12]
 8004850:	6833      	ldreq	r3, [r6, #0]
 8004852:	1aed      	subeq	r5, r5, r3
 8004854:	68a3      	ldr	r3, [r4, #8]
 8004856:	bf0c      	ite	eq
 8004858:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800485c:	2500      	movne	r5, #0
 800485e:	4293      	cmp	r3, r2
 8004860:	bfc4      	itt	gt
 8004862:	1a9b      	subgt	r3, r3, r2
 8004864:	18ed      	addgt	r5, r5, r3
 8004866:	2600      	movs	r6, #0
 8004868:	341a      	adds	r4, #26
 800486a:	42b5      	cmp	r5, r6
 800486c:	d11a      	bne.n	80048a4 <_printf_common+0xc8>
 800486e:	2000      	movs	r0, #0
 8004870:	e008      	b.n	8004884 <_printf_common+0xa8>
 8004872:	2301      	movs	r3, #1
 8004874:	4652      	mov	r2, sl
 8004876:	4641      	mov	r1, r8
 8004878:	4638      	mov	r0, r7
 800487a:	47c8      	blx	r9
 800487c:	3001      	adds	r0, #1
 800487e:	d103      	bne.n	8004888 <_printf_common+0xac>
 8004880:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004888:	3501      	adds	r5, #1
 800488a:	e7c6      	b.n	800481a <_printf_common+0x3e>
 800488c:	18e1      	adds	r1, r4, r3
 800488e:	1c5a      	adds	r2, r3, #1
 8004890:	2030      	movs	r0, #48	@ 0x30
 8004892:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004896:	4422      	add	r2, r4
 8004898:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800489c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80048a0:	3302      	adds	r3, #2
 80048a2:	e7c7      	b.n	8004834 <_printf_common+0x58>
 80048a4:	2301      	movs	r3, #1
 80048a6:	4622      	mov	r2, r4
 80048a8:	4641      	mov	r1, r8
 80048aa:	4638      	mov	r0, r7
 80048ac:	47c8      	blx	r9
 80048ae:	3001      	adds	r0, #1
 80048b0:	d0e6      	beq.n	8004880 <_printf_common+0xa4>
 80048b2:	3601      	adds	r6, #1
 80048b4:	e7d9      	b.n	800486a <_printf_common+0x8e>
	...

080048b8 <_printf_i>:
 80048b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048bc:	7e0f      	ldrb	r7, [r1, #24]
 80048be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80048c0:	2f78      	cmp	r7, #120	@ 0x78
 80048c2:	4691      	mov	r9, r2
 80048c4:	4680      	mov	r8, r0
 80048c6:	460c      	mov	r4, r1
 80048c8:	469a      	mov	sl, r3
 80048ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80048ce:	d807      	bhi.n	80048e0 <_printf_i+0x28>
 80048d0:	2f62      	cmp	r7, #98	@ 0x62
 80048d2:	d80a      	bhi.n	80048ea <_printf_i+0x32>
 80048d4:	2f00      	cmp	r7, #0
 80048d6:	f000 80d1 	beq.w	8004a7c <_printf_i+0x1c4>
 80048da:	2f58      	cmp	r7, #88	@ 0x58
 80048dc:	f000 80b8 	beq.w	8004a50 <_printf_i+0x198>
 80048e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80048e8:	e03a      	b.n	8004960 <_printf_i+0xa8>
 80048ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80048ee:	2b15      	cmp	r3, #21
 80048f0:	d8f6      	bhi.n	80048e0 <_printf_i+0x28>
 80048f2:	a101      	add	r1, pc, #4	@ (adr r1, 80048f8 <_printf_i+0x40>)
 80048f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048f8:	08004951 	.word	0x08004951
 80048fc:	08004965 	.word	0x08004965
 8004900:	080048e1 	.word	0x080048e1
 8004904:	080048e1 	.word	0x080048e1
 8004908:	080048e1 	.word	0x080048e1
 800490c:	080048e1 	.word	0x080048e1
 8004910:	08004965 	.word	0x08004965
 8004914:	080048e1 	.word	0x080048e1
 8004918:	080048e1 	.word	0x080048e1
 800491c:	080048e1 	.word	0x080048e1
 8004920:	080048e1 	.word	0x080048e1
 8004924:	08004a63 	.word	0x08004a63
 8004928:	0800498f 	.word	0x0800498f
 800492c:	08004a1d 	.word	0x08004a1d
 8004930:	080048e1 	.word	0x080048e1
 8004934:	080048e1 	.word	0x080048e1
 8004938:	08004a85 	.word	0x08004a85
 800493c:	080048e1 	.word	0x080048e1
 8004940:	0800498f 	.word	0x0800498f
 8004944:	080048e1 	.word	0x080048e1
 8004948:	080048e1 	.word	0x080048e1
 800494c:	08004a25 	.word	0x08004a25
 8004950:	6833      	ldr	r3, [r6, #0]
 8004952:	1d1a      	adds	r2, r3, #4
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	6032      	str	r2, [r6, #0]
 8004958:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800495c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004960:	2301      	movs	r3, #1
 8004962:	e09c      	b.n	8004a9e <_printf_i+0x1e6>
 8004964:	6833      	ldr	r3, [r6, #0]
 8004966:	6820      	ldr	r0, [r4, #0]
 8004968:	1d19      	adds	r1, r3, #4
 800496a:	6031      	str	r1, [r6, #0]
 800496c:	0606      	lsls	r6, r0, #24
 800496e:	d501      	bpl.n	8004974 <_printf_i+0xbc>
 8004970:	681d      	ldr	r5, [r3, #0]
 8004972:	e003      	b.n	800497c <_printf_i+0xc4>
 8004974:	0645      	lsls	r5, r0, #25
 8004976:	d5fb      	bpl.n	8004970 <_printf_i+0xb8>
 8004978:	f9b3 5000 	ldrsh.w	r5, [r3]
 800497c:	2d00      	cmp	r5, #0
 800497e:	da03      	bge.n	8004988 <_printf_i+0xd0>
 8004980:	232d      	movs	r3, #45	@ 0x2d
 8004982:	426d      	negs	r5, r5
 8004984:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004988:	4858      	ldr	r0, [pc, #352]	@ (8004aec <_printf_i+0x234>)
 800498a:	230a      	movs	r3, #10
 800498c:	e011      	b.n	80049b2 <_printf_i+0xfa>
 800498e:	6821      	ldr	r1, [r4, #0]
 8004990:	6833      	ldr	r3, [r6, #0]
 8004992:	0608      	lsls	r0, r1, #24
 8004994:	f853 5b04 	ldr.w	r5, [r3], #4
 8004998:	d402      	bmi.n	80049a0 <_printf_i+0xe8>
 800499a:	0649      	lsls	r1, r1, #25
 800499c:	bf48      	it	mi
 800499e:	b2ad      	uxthmi	r5, r5
 80049a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80049a2:	4852      	ldr	r0, [pc, #328]	@ (8004aec <_printf_i+0x234>)
 80049a4:	6033      	str	r3, [r6, #0]
 80049a6:	bf14      	ite	ne
 80049a8:	230a      	movne	r3, #10
 80049aa:	2308      	moveq	r3, #8
 80049ac:	2100      	movs	r1, #0
 80049ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80049b2:	6866      	ldr	r6, [r4, #4]
 80049b4:	60a6      	str	r6, [r4, #8]
 80049b6:	2e00      	cmp	r6, #0
 80049b8:	db05      	blt.n	80049c6 <_printf_i+0x10e>
 80049ba:	6821      	ldr	r1, [r4, #0]
 80049bc:	432e      	orrs	r6, r5
 80049be:	f021 0104 	bic.w	r1, r1, #4
 80049c2:	6021      	str	r1, [r4, #0]
 80049c4:	d04b      	beq.n	8004a5e <_printf_i+0x1a6>
 80049c6:	4616      	mov	r6, r2
 80049c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80049cc:	fb03 5711 	mls	r7, r3, r1, r5
 80049d0:	5dc7      	ldrb	r7, [r0, r7]
 80049d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80049d6:	462f      	mov	r7, r5
 80049d8:	42bb      	cmp	r3, r7
 80049da:	460d      	mov	r5, r1
 80049dc:	d9f4      	bls.n	80049c8 <_printf_i+0x110>
 80049de:	2b08      	cmp	r3, #8
 80049e0:	d10b      	bne.n	80049fa <_printf_i+0x142>
 80049e2:	6823      	ldr	r3, [r4, #0]
 80049e4:	07df      	lsls	r7, r3, #31
 80049e6:	d508      	bpl.n	80049fa <_printf_i+0x142>
 80049e8:	6923      	ldr	r3, [r4, #16]
 80049ea:	6861      	ldr	r1, [r4, #4]
 80049ec:	4299      	cmp	r1, r3
 80049ee:	bfde      	ittt	le
 80049f0:	2330      	movle	r3, #48	@ 0x30
 80049f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049f6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80049fa:	1b92      	subs	r2, r2, r6
 80049fc:	6122      	str	r2, [r4, #16]
 80049fe:	f8cd a000 	str.w	sl, [sp]
 8004a02:	464b      	mov	r3, r9
 8004a04:	aa03      	add	r2, sp, #12
 8004a06:	4621      	mov	r1, r4
 8004a08:	4640      	mov	r0, r8
 8004a0a:	f7ff fee7 	bl	80047dc <_printf_common>
 8004a0e:	3001      	adds	r0, #1
 8004a10:	d14a      	bne.n	8004aa8 <_printf_i+0x1f0>
 8004a12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004a16:	b004      	add	sp, #16
 8004a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a1c:	6823      	ldr	r3, [r4, #0]
 8004a1e:	f043 0320 	orr.w	r3, r3, #32
 8004a22:	6023      	str	r3, [r4, #0]
 8004a24:	4832      	ldr	r0, [pc, #200]	@ (8004af0 <_printf_i+0x238>)
 8004a26:	2778      	movs	r7, #120	@ 0x78
 8004a28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a2c:	6823      	ldr	r3, [r4, #0]
 8004a2e:	6831      	ldr	r1, [r6, #0]
 8004a30:	061f      	lsls	r7, r3, #24
 8004a32:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a36:	d402      	bmi.n	8004a3e <_printf_i+0x186>
 8004a38:	065f      	lsls	r7, r3, #25
 8004a3a:	bf48      	it	mi
 8004a3c:	b2ad      	uxthmi	r5, r5
 8004a3e:	6031      	str	r1, [r6, #0]
 8004a40:	07d9      	lsls	r1, r3, #31
 8004a42:	bf44      	itt	mi
 8004a44:	f043 0320 	orrmi.w	r3, r3, #32
 8004a48:	6023      	strmi	r3, [r4, #0]
 8004a4a:	b11d      	cbz	r5, 8004a54 <_printf_i+0x19c>
 8004a4c:	2310      	movs	r3, #16
 8004a4e:	e7ad      	b.n	80049ac <_printf_i+0xf4>
 8004a50:	4826      	ldr	r0, [pc, #152]	@ (8004aec <_printf_i+0x234>)
 8004a52:	e7e9      	b.n	8004a28 <_printf_i+0x170>
 8004a54:	6823      	ldr	r3, [r4, #0]
 8004a56:	f023 0320 	bic.w	r3, r3, #32
 8004a5a:	6023      	str	r3, [r4, #0]
 8004a5c:	e7f6      	b.n	8004a4c <_printf_i+0x194>
 8004a5e:	4616      	mov	r6, r2
 8004a60:	e7bd      	b.n	80049de <_printf_i+0x126>
 8004a62:	6833      	ldr	r3, [r6, #0]
 8004a64:	6825      	ldr	r5, [r4, #0]
 8004a66:	6961      	ldr	r1, [r4, #20]
 8004a68:	1d18      	adds	r0, r3, #4
 8004a6a:	6030      	str	r0, [r6, #0]
 8004a6c:	062e      	lsls	r6, r5, #24
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	d501      	bpl.n	8004a76 <_printf_i+0x1be>
 8004a72:	6019      	str	r1, [r3, #0]
 8004a74:	e002      	b.n	8004a7c <_printf_i+0x1c4>
 8004a76:	0668      	lsls	r0, r5, #25
 8004a78:	d5fb      	bpl.n	8004a72 <_printf_i+0x1ba>
 8004a7a:	8019      	strh	r1, [r3, #0]
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	6123      	str	r3, [r4, #16]
 8004a80:	4616      	mov	r6, r2
 8004a82:	e7bc      	b.n	80049fe <_printf_i+0x146>
 8004a84:	6833      	ldr	r3, [r6, #0]
 8004a86:	1d1a      	adds	r2, r3, #4
 8004a88:	6032      	str	r2, [r6, #0]
 8004a8a:	681e      	ldr	r6, [r3, #0]
 8004a8c:	6862      	ldr	r2, [r4, #4]
 8004a8e:	2100      	movs	r1, #0
 8004a90:	4630      	mov	r0, r6
 8004a92:	f7fb fbbd 	bl	8000210 <memchr>
 8004a96:	b108      	cbz	r0, 8004a9c <_printf_i+0x1e4>
 8004a98:	1b80      	subs	r0, r0, r6
 8004a9a:	6060      	str	r0, [r4, #4]
 8004a9c:	6863      	ldr	r3, [r4, #4]
 8004a9e:	6123      	str	r3, [r4, #16]
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004aa6:	e7aa      	b.n	80049fe <_printf_i+0x146>
 8004aa8:	6923      	ldr	r3, [r4, #16]
 8004aaa:	4632      	mov	r2, r6
 8004aac:	4649      	mov	r1, r9
 8004aae:	4640      	mov	r0, r8
 8004ab0:	47d0      	blx	sl
 8004ab2:	3001      	adds	r0, #1
 8004ab4:	d0ad      	beq.n	8004a12 <_printf_i+0x15a>
 8004ab6:	6823      	ldr	r3, [r4, #0]
 8004ab8:	079b      	lsls	r3, r3, #30
 8004aba:	d413      	bmi.n	8004ae4 <_printf_i+0x22c>
 8004abc:	68e0      	ldr	r0, [r4, #12]
 8004abe:	9b03      	ldr	r3, [sp, #12]
 8004ac0:	4298      	cmp	r0, r3
 8004ac2:	bfb8      	it	lt
 8004ac4:	4618      	movlt	r0, r3
 8004ac6:	e7a6      	b.n	8004a16 <_printf_i+0x15e>
 8004ac8:	2301      	movs	r3, #1
 8004aca:	4632      	mov	r2, r6
 8004acc:	4649      	mov	r1, r9
 8004ace:	4640      	mov	r0, r8
 8004ad0:	47d0      	blx	sl
 8004ad2:	3001      	adds	r0, #1
 8004ad4:	d09d      	beq.n	8004a12 <_printf_i+0x15a>
 8004ad6:	3501      	adds	r5, #1
 8004ad8:	68e3      	ldr	r3, [r4, #12]
 8004ada:	9903      	ldr	r1, [sp, #12]
 8004adc:	1a5b      	subs	r3, r3, r1
 8004ade:	42ab      	cmp	r3, r5
 8004ae0:	dcf2      	bgt.n	8004ac8 <_printf_i+0x210>
 8004ae2:	e7eb      	b.n	8004abc <_printf_i+0x204>
 8004ae4:	2500      	movs	r5, #0
 8004ae6:	f104 0619 	add.w	r6, r4, #25
 8004aea:	e7f5      	b.n	8004ad8 <_printf_i+0x220>
 8004aec:	0800a416 	.word	0x0800a416
 8004af0:	0800a427 	.word	0x0800a427

08004af4 <_scanf_float>:
 8004af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004af8:	b087      	sub	sp, #28
 8004afa:	4691      	mov	r9, r2
 8004afc:	9303      	str	r3, [sp, #12]
 8004afe:	688b      	ldr	r3, [r1, #8]
 8004b00:	1e5a      	subs	r2, r3, #1
 8004b02:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004b06:	bf81      	itttt	hi
 8004b08:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004b0c:	eb03 0b05 	addhi.w	fp, r3, r5
 8004b10:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004b14:	608b      	strhi	r3, [r1, #8]
 8004b16:	680b      	ldr	r3, [r1, #0]
 8004b18:	460a      	mov	r2, r1
 8004b1a:	f04f 0500 	mov.w	r5, #0
 8004b1e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004b22:	f842 3b1c 	str.w	r3, [r2], #28
 8004b26:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004b2a:	4680      	mov	r8, r0
 8004b2c:	460c      	mov	r4, r1
 8004b2e:	bf98      	it	ls
 8004b30:	f04f 0b00 	movls.w	fp, #0
 8004b34:	9201      	str	r2, [sp, #4]
 8004b36:	4616      	mov	r6, r2
 8004b38:	46aa      	mov	sl, r5
 8004b3a:	462f      	mov	r7, r5
 8004b3c:	9502      	str	r5, [sp, #8]
 8004b3e:	68a2      	ldr	r2, [r4, #8]
 8004b40:	b15a      	cbz	r2, 8004b5a <_scanf_float+0x66>
 8004b42:	f8d9 3000 	ldr.w	r3, [r9]
 8004b46:	781b      	ldrb	r3, [r3, #0]
 8004b48:	2b4e      	cmp	r3, #78	@ 0x4e
 8004b4a:	d863      	bhi.n	8004c14 <_scanf_float+0x120>
 8004b4c:	2b40      	cmp	r3, #64	@ 0x40
 8004b4e:	d83b      	bhi.n	8004bc8 <_scanf_float+0xd4>
 8004b50:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004b54:	b2c8      	uxtb	r0, r1
 8004b56:	280e      	cmp	r0, #14
 8004b58:	d939      	bls.n	8004bce <_scanf_float+0xda>
 8004b5a:	b11f      	cbz	r7, 8004b64 <_scanf_float+0x70>
 8004b5c:	6823      	ldr	r3, [r4, #0]
 8004b5e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b62:	6023      	str	r3, [r4, #0]
 8004b64:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004b68:	f1ba 0f01 	cmp.w	sl, #1
 8004b6c:	f200 8114 	bhi.w	8004d98 <_scanf_float+0x2a4>
 8004b70:	9b01      	ldr	r3, [sp, #4]
 8004b72:	429e      	cmp	r6, r3
 8004b74:	f200 8105 	bhi.w	8004d82 <_scanf_float+0x28e>
 8004b78:	2001      	movs	r0, #1
 8004b7a:	b007      	add	sp, #28
 8004b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b80:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004b84:	2a0d      	cmp	r2, #13
 8004b86:	d8e8      	bhi.n	8004b5a <_scanf_float+0x66>
 8004b88:	a101      	add	r1, pc, #4	@ (adr r1, 8004b90 <_scanf_float+0x9c>)
 8004b8a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004b8e:	bf00      	nop
 8004b90:	08004cd9 	.word	0x08004cd9
 8004b94:	08004b5b 	.word	0x08004b5b
 8004b98:	08004b5b 	.word	0x08004b5b
 8004b9c:	08004b5b 	.word	0x08004b5b
 8004ba0:	08004d35 	.word	0x08004d35
 8004ba4:	08004d0f 	.word	0x08004d0f
 8004ba8:	08004b5b 	.word	0x08004b5b
 8004bac:	08004b5b 	.word	0x08004b5b
 8004bb0:	08004ce7 	.word	0x08004ce7
 8004bb4:	08004b5b 	.word	0x08004b5b
 8004bb8:	08004b5b 	.word	0x08004b5b
 8004bbc:	08004b5b 	.word	0x08004b5b
 8004bc0:	08004b5b 	.word	0x08004b5b
 8004bc4:	08004ca3 	.word	0x08004ca3
 8004bc8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004bcc:	e7da      	b.n	8004b84 <_scanf_float+0x90>
 8004bce:	290e      	cmp	r1, #14
 8004bd0:	d8c3      	bhi.n	8004b5a <_scanf_float+0x66>
 8004bd2:	a001      	add	r0, pc, #4	@ (adr r0, 8004bd8 <_scanf_float+0xe4>)
 8004bd4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004bd8:	08004c93 	.word	0x08004c93
 8004bdc:	08004b5b 	.word	0x08004b5b
 8004be0:	08004c93 	.word	0x08004c93
 8004be4:	08004d23 	.word	0x08004d23
 8004be8:	08004b5b 	.word	0x08004b5b
 8004bec:	08004c35 	.word	0x08004c35
 8004bf0:	08004c79 	.word	0x08004c79
 8004bf4:	08004c79 	.word	0x08004c79
 8004bf8:	08004c79 	.word	0x08004c79
 8004bfc:	08004c79 	.word	0x08004c79
 8004c00:	08004c79 	.word	0x08004c79
 8004c04:	08004c79 	.word	0x08004c79
 8004c08:	08004c79 	.word	0x08004c79
 8004c0c:	08004c79 	.word	0x08004c79
 8004c10:	08004c79 	.word	0x08004c79
 8004c14:	2b6e      	cmp	r3, #110	@ 0x6e
 8004c16:	d809      	bhi.n	8004c2c <_scanf_float+0x138>
 8004c18:	2b60      	cmp	r3, #96	@ 0x60
 8004c1a:	d8b1      	bhi.n	8004b80 <_scanf_float+0x8c>
 8004c1c:	2b54      	cmp	r3, #84	@ 0x54
 8004c1e:	d07b      	beq.n	8004d18 <_scanf_float+0x224>
 8004c20:	2b59      	cmp	r3, #89	@ 0x59
 8004c22:	d19a      	bne.n	8004b5a <_scanf_float+0x66>
 8004c24:	2d07      	cmp	r5, #7
 8004c26:	d198      	bne.n	8004b5a <_scanf_float+0x66>
 8004c28:	2508      	movs	r5, #8
 8004c2a:	e02f      	b.n	8004c8c <_scanf_float+0x198>
 8004c2c:	2b74      	cmp	r3, #116	@ 0x74
 8004c2e:	d073      	beq.n	8004d18 <_scanf_float+0x224>
 8004c30:	2b79      	cmp	r3, #121	@ 0x79
 8004c32:	e7f6      	b.n	8004c22 <_scanf_float+0x12e>
 8004c34:	6821      	ldr	r1, [r4, #0]
 8004c36:	05c8      	lsls	r0, r1, #23
 8004c38:	d51e      	bpl.n	8004c78 <_scanf_float+0x184>
 8004c3a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004c3e:	6021      	str	r1, [r4, #0]
 8004c40:	3701      	adds	r7, #1
 8004c42:	f1bb 0f00 	cmp.w	fp, #0
 8004c46:	d003      	beq.n	8004c50 <_scanf_float+0x15c>
 8004c48:	3201      	adds	r2, #1
 8004c4a:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8004c4e:	60a2      	str	r2, [r4, #8]
 8004c50:	68a3      	ldr	r3, [r4, #8]
 8004c52:	3b01      	subs	r3, #1
 8004c54:	60a3      	str	r3, [r4, #8]
 8004c56:	6923      	ldr	r3, [r4, #16]
 8004c58:	3301      	adds	r3, #1
 8004c5a:	6123      	str	r3, [r4, #16]
 8004c5c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004c60:	3b01      	subs	r3, #1
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	f8c9 3004 	str.w	r3, [r9, #4]
 8004c68:	f340 8082 	ble.w	8004d70 <_scanf_float+0x27c>
 8004c6c:	f8d9 3000 	ldr.w	r3, [r9]
 8004c70:	3301      	adds	r3, #1
 8004c72:	f8c9 3000 	str.w	r3, [r9]
 8004c76:	e762      	b.n	8004b3e <_scanf_float+0x4a>
 8004c78:	eb1a 0105 	adds.w	r1, sl, r5
 8004c7c:	f47f af6d 	bne.w	8004b5a <_scanf_float+0x66>
 8004c80:	6822      	ldr	r2, [r4, #0]
 8004c82:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004c86:	6022      	str	r2, [r4, #0]
 8004c88:	460d      	mov	r5, r1
 8004c8a:	468a      	mov	sl, r1
 8004c8c:	f806 3b01 	strb.w	r3, [r6], #1
 8004c90:	e7de      	b.n	8004c50 <_scanf_float+0x15c>
 8004c92:	6822      	ldr	r2, [r4, #0]
 8004c94:	0610      	lsls	r0, r2, #24
 8004c96:	f57f af60 	bpl.w	8004b5a <_scanf_float+0x66>
 8004c9a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004c9e:	6022      	str	r2, [r4, #0]
 8004ca0:	e7f4      	b.n	8004c8c <_scanf_float+0x198>
 8004ca2:	f1ba 0f00 	cmp.w	sl, #0
 8004ca6:	d10c      	bne.n	8004cc2 <_scanf_float+0x1ce>
 8004ca8:	b977      	cbnz	r7, 8004cc8 <_scanf_float+0x1d4>
 8004caa:	6822      	ldr	r2, [r4, #0]
 8004cac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004cb0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004cb4:	d108      	bne.n	8004cc8 <_scanf_float+0x1d4>
 8004cb6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004cba:	6022      	str	r2, [r4, #0]
 8004cbc:	f04f 0a01 	mov.w	sl, #1
 8004cc0:	e7e4      	b.n	8004c8c <_scanf_float+0x198>
 8004cc2:	f1ba 0f02 	cmp.w	sl, #2
 8004cc6:	d050      	beq.n	8004d6a <_scanf_float+0x276>
 8004cc8:	2d01      	cmp	r5, #1
 8004cca:	d002      	beq.n	8004cd2 <_scanf_float+0x1de>
 8004ccc:	2d04      	cmp	r5, #4
 8004cce:	f47f af44 	bne.w	8004b5a <_scanf_float+0x66>
 8004cd2:	3501      	adds	r5, #1
 8004cd4:	b2ed      	uxtb	r5, r5
 8004cd6:	e7d9      	b.n	8004c8c <_scanf_float+0x198>
 8004cd8:	f1ba 0f01 	cmp.w	sl, #1
 8004cdc:	f47f af3d 	bne.w	8004b5a <_scanf_float+0x66>
 8004ce0:	f04f 0a02 	mov.w	sl, #2
 8004ce4:	e7d2      	b.n	8004c8c <_scanf_float+0x198>
 8004ce6:	b975      	cbnz	r5, 8004d06 <_scanf_float+0x212>
 8004ce8:	2f00      	cmp	r7, #0
 8004cea:	f47f af37 	bne.w	8004b5c <_scanf_float+0x68>
 8004cee:	6822      	ldr	r2, [r4, #0]
 8004cf0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004cf4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004cf8:	f040 8103 	bne.w	8004f02 <_scanf_float+0x40e>
 8004cfc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004d00:	6022      	str	r2, [r4, #0]
 8004d02:	2501      	movs	r5, #1
 8004d04:	e7c2      	b.n	8004c8c <_scanf_float+0x198>
 8004d06:	2d03      	cmp	r5, #3
 8004d08:	d0e3      	beq.n	8004cd2 <_scanf_float+0x1de>
 8004d0a:	2d05      	cmp	r5, #5
 8004d0c:	e7df      	b.n	8004cce <_scanf_float+0x1da>
 8004d0e:	2d02      	cmp	r5, #2
 8004d10:	f47f af23 	bne.w	8004b5a <_scanf_float+0x66>
 8004d14:	2503      	movs	r5, #3
 8004d16:	e7b9      	b.n	8004c8c <_scanf_float+0x198>
 8004d18:	2d06      	cmp	r5, #6
 8004d1a:	f47f af1e 	bne.w	8004b5a <_scanf_float+0x66>
 8004d1e:	2507      	movs	r5, #7
 8004d20:	e7b4      	b.n	8004c8c <_scanf_float+0x198>
 8004d22:	6822      	ldr	r2, [r4, #0]
 8004d24:	0591      	lsls	r1, r2, #22
 8004d26:	f57f af18 	bpl.w	8004b5a <_scanf_float+0x66>
 8004d2a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004d2e:	6022      	str	r2, [r4, #0]
 8004d30:	9702      	str	r7, [sp, #8]
 8004d32:	e7ab      	b.n	8004c8c <_scanf_float+0x198>
 8004d34:	6822      	ldr	r2, [r4, #0]
 8004d36:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004d3a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004d3e:	d005      	beq.n	8004d4c <_scanf_float+0x258>
 8004d40:	0550      	lsls	r0, r2, #21
 8004d42:	f57f af0a 	bpl.w	8004b5a <_scanf_float+0x66>
 8004d46:	2f00      	cmp	r7, #0
 8004d48:	f000 80db 	beq.w	8004f02 <_scanf_float+0x40e>
 8004d4c:	0591      	lsls	r1, r2, #22
 8004d4e:	bf58      	it	pl
 8004d50:	9902      	ldrpl	r1, [sp, #8]
 8004d52:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004d56:	bf58      	it	pl
 8004d58:	1a79      	subpl	r1, r7, r1
 8004d5a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004d5e:	bf58      	it	pl
 8004d60:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004d64:	6022      	str	r2, [r4, #0]
 8004d66:	2700      	movs	r7, #0
 8004d68:	e790      	b.n	8004c8c <_scanf_float+0x198>
 8004d6a:	f04f 0a03 	mov.w	sl, #3
 8004d6e:	e78d      	b.n	8004c8c <_scanf_float+0x198>
 8004d70:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004d74:	4649      	mov	r1, r9
 8004d76:	4640      	mov	r0, r8
 8004d78:	4798      	blx	r3
 8004d7a:	2800      	cmp	r0, #0
 8004d7c:	f43f aedf 	beq.w	8004b3e <_scanf_float+0x4a>
 8004d80:	e6eb      	b.n	8004b5a <_scanf_float+0x66>
 8004d82:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004d86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004d8a:	464a      	mov	r2, r9
 8004d8c:	4640      	mov	r0, r8
 8004d8e:	4798      	blx	r3
 8004d90:	6923      	ldr	r3, [r4, #16]
 8004d92:	3b01      	subs	r3, #1
 8004d94:	6123      	str	r3, [r4, #16]
 8004d96:	e6eb      	b.n	8004b70 <_scanf_float+0x7c>
 8004d98:	1e6b      	subs	r3, r5, #1
 8004d9a:	2b06      	cmp	r3, #6
 8004d9c:	d824      	bhi.n	8004de8 <_scanf_float+0x2f4>
 8004d9e:	2d02      	cmp	r5, #2
 8004da0:	d836      	bhi.n	8004e10 <_scanf_float+0x31c>
 8004da2:	9b01      	ldr	r3, [sp, #4]
 8004da4:	429e      	cmp	r6, r3
 8004da6:	f67f aee7 	bls.w	8004b78 <_scanf_float+0x84>
 8004daa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004dae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004db2:	464a      	mov	r2, r9
 8004db4:	4640      	mov	r0, r8
 8004db6:	4798      	blx	r3
 8004db8:	6923      	ldr	r3, [r4, #16]
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	6123      	str	r3, [r4, #16]
 8004dbe:	e7f0      	b.n	8004da2 <_scanf_float+0x2ae>
 8004dc0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004dc4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004dc8:	464a      	mov	r2, r9
 8004dca:	4640      	mov	r0, r8
 8004dcc:	4798      	blx	r3
 8004dce:	6923      	ldr	r3, [r4, #16]
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	6123      	str	r3, [r4, #16]
 8004dd4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004dd8:	fa5f fa8a 	uxtb.w	sl, sl
 8004ddc:	f1ba 0f02 	cmp.w	sl, #2
 8004de0:	d1ee      	bne.n	8004dc0 <_scanf_float+0x2cc>
 8004de2:	3d03      	subs	r5, #3
 8004de4:	b2ed      	uxtb	r5, r5
 8004de6:	1b76      	subs	r6, r6, r5
 8004de8:	6823      	ldr	r3, [r4, #0]
 8004dea:	05da      	lsls	r2, r3, #23
 8004dec:	d530      	bpl.n	8004e50 <_scanf_float+0x35c>
 8004dee:	055b      	lsls	r3, r3, #21
 8004df0:	d511      	bpl.n	8004e16 <_scanf_float+0x322>
 8004df2:	9b01      	ldr	r3, [sp, #4]
 8004df4:	429e      	cmp	r6, r3
 8004df6:	f67f aebf 	bls.w	8004b78 <_scanf_float+0x84>
 8004dfa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004dfe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004e02:	464a      	mov	r2, r9
 8004e04:	4640      	mov	r0, r8
 8004e06:	4798      	blx	r3
 8004e08:	6923      	ldr	r3, [r4, #16]
 8004e0a:	3b01      	subs	r3, #1
 8004e0c:	6123      	str	r3, [r4, #16]
 8004e0e:	e7f0      	b.n	8004df2 <_scanf_float+0x2fe>
 8004e10:	46aa      	mov	sl, r5
 8004e12:	46b3      	mov	fp, r6
 8004e14:	e7de      	b.n	8004dd4 <_scanf_float+0x2e0>
 8004e16:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004e1a:	6923      	ldr	r3, [r4, #16]
 8004e1c:	2965      	cmp	r1, #101	@ 0x65
 8004e1e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004e22:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8004e26:	6123      	str	r3, [r4, #16]
 8004e28:	d00c      	beq.n	8004e44 <_scanf_float+0x350>
 8004e2a:	2945      	cmp	r1, #69	@ 0x45
 8004e2c:	d00a      	beq.n	8004e44 <_scanf_float+0x350>
 8004e2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004e32:	464a      	mov	r2, r9
 8004e34:	4640      	mov	r0, r8
 8004e36:	4798      	blx	r3
 8004e38:	6923      	ldr	r3, [r4, #16]
 8004e3a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	1eb5      	subs	r5, r6, #2
 8004e42:	6123      	str	r3, [r4, #16]
 8004e44:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004e48:	464a      	mov	r2, r9
 8004e4a:	4640      	mov	r0, r8
 8004e4c:	4798      	blx	r3
 8004e4e:	462e      	mov	r6, r5
 8004e50:	6822      	ldr	r2, [r4, #0]
 8004e52:	f012 0210 	ands.w	r2, r2, #16
 8004e56:	d001      	beq.n	8004e5c <_scanf_float+0x368>
 8004e58:	2000      	movs	r0, #0
 8004e5a:	e68e      	b.n	8004b7a <_scanf_float+0x86>
 8004e5c:	7032      	strb	r2, [r6, #0]
 8004e5e:	6823      	ldr	r3, [r4, #0]
 8004e60:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e68:	d125      	bne.n	8004eb6 <_scanf_float+0x3c2>
 8004e6a:	9b02      	ldr	r3, [sp, #8]
 8004e6c:	429f      	cmp	r7, r3
 8004e6e:	d00a      	beq.n	8004e86 <_scanf_float+0x392>
 8004e70:	1bda      	subs	r2, r3, r7
 8004e72:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004e76:	429e      	cmp	r6, r3
 8004e78:	bf28      	it	cs
 8004e7a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004e7e:	4922      	ldr	r1, [pc, #136]	@ (8004f08 <_scanf_float+0x414>)
 8004e80:	4630      	mov	r0, r6
 8004e82:	f000 f907 	bl	8005094 <siprintf>
 8004e86:	9901      	ldr	r1, [sp, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	4640      	mov	r0, r8
 8004e8c:	f002 fbf4 	bl	8007678 <_strtod_r>
 8004e90:	9b03      	ldr	r3, [sp, #12]
 8004e92:	6821      	ldr	r1, [r4, #0]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f011 0f02 	tst.w	r1, #2
 8004e9a:	ec57 6b10 	vmov	r6, r7, d0
 8004e9e:	f103 0204 	add.w	r2, r3, #4
 8004ea2:	d015      	beq.n	8004ed0 <_scanf_float+0x3dc>
 8004ea4:	9903      	ldr	r1, [sp, #12]
 8004ea6:	600a      	str	r2, [r1, #0]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	e9c3 6700 	strd	r6, r7, [r3]
 8004eae:	68e3      	ldr	r3, [r4, #12]
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	60e3      	str	r3, [r4, #12]
 8004eb4:	e7d0      	b.n	8004e58 <_scanf_float+0x364>
 8004eb6:	9b04      	ldr	r3, [sp, #16]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d0e4      	beq.n	8004e86 <_scanf_float+0x392>
 8004ebc:	9905      	ldr	r1, [sp, #20]
 8004ebe:	230a      	movs	r3, #10
 8004ec0:	3101      	adds	r1, #1
 8004ec2:	4640      	mov	r0, r8
 8004ec4:	f002 fc58 	bl	8007778 <_strtol_r>
 8004ec8:	9b04      	ldr	r3, [sp, #16]
 8004eca:	9e05      	ldr	r6, [sp, #20]
 8004ecc:	1ac2      	subs	r2, r0, r3
 8004ece:	e7d0      	b.n	8004e72 <_scanf_float+0x37e>
 8004ed0:	f011 0f04 	tst.w	r1, #4
 8004ed4:	9903      	ldr	r1, [sp, #12]
 8004ed6:	600a      	str	r2, [r1, #0]
 8004ed8:	d1e6      	bne.n	8004ea8 <_scanf_float+0x3b4>
 8004eda:	681d      	ldr	r5, [r3, #0]
 8004edc:	4632      	mov	r2, r6
 8004ede:	463b      	mov	r3, r7
 8004ee0:	4630      	mov	r0, r6
 8004ee2:	4639      	mov	r1, r7
 8004ee4:	f7fb fe42 	bl	8000b6c <__aeabi_dcmpun>
 8004ee8:	b128      	cbz	r0, 8004ef6 <_scanf_float+0x402>
 8004eea:	4808      	ldr	r0, [pc, #32]	@ (8004f0c <_scanf_float+0x418>)
 8004eec:	f000 f9b8 	bl	8005260 <nanf>
 8004ef0:	ed85 0a00 	vstr	s0, [r5]
 8004ef4:	e7db      	b.n	8004eae <_scanf_float+0x3ba>
 8004ef6:	4630      	mov	r0, r6
 8004ef8:	4639      	mov	r1, r7
 8004efa:	f7fb fe95 	bl	8000c28 <__aeabi_d2f>
 8004efe:	6028      	str	r0, [r5, #0]
 8004f00:	e7d5      	b.n	8004eae <_scanf_float+0x3ba>
 8004f02:	2700      	movs	r7, #0
 8004f04:	e62e      	b.n	8004b64 <_scanf_float+0x70>
 8004f06:	bf00      	nop
 8004f08:	0800a438 	.word	0x0800a438
 8004f0c:	0800a579 	.word	0x0800a579

08004f10 <std>:
 8004f10:	2300      	movs	r3, #0
 8004f12:	b510      	push	{r4, lr}
 8004f14:	4604      	mov	r4, r0
 8004f16:	e9c0 3300 	strd	r3, r3, [r0]
 8004f1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f1e:	6083      	str	r3, [r0, #8]
 8004f20:	8181      	strh	r1, [r0, #12]
 8004f22:	6643      	str	r3, [r0, #100]	@ 0x64
 8004f24:	81c2      	strh	r2, [r0, #14]
 8004f26:	6183      	str	r3, [r0, #24]
 8004f28:	4619      	mov	r1, r3
 8004f2a:	2208      	movs	r2, #8
 8004f2c:	305c      	adds	r0, #92	@ 0x5c
 8004f2e:	f000 f916 	bl	800515e <memset>
 8004f32:	4b0d      	ldr	r3, [pc, #52]	@ (8004f68 <std+0x58>)
 8004f34:	6263      	str	r3, [r4, #36]	@ 0x24
 8004f36:	4b0d      	ldr	r3, [pc, #52]	@ (8004f6c <std+0x5c>)
 8004f38:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004f70 <std+0x60>)
 8004f3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004f74 <std+0x64>)
 8004f40:	6323      	str	r3, [r4, #48]	@ 0x30
 8004f42:	4b0d      	ldr	r3, [pc, #52]	@ (8004f78 <std+0x68>)
 8004f44:	6224      	str	r4, [r4, #32]
 8004f46:	429c      	cmp	r4, r3
 8004f48:	d006      	beq.n	8004f58 <std+0x48>
 8004f4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004f4e:	4294      	cmp	r4, r2
 8004f50:	d002      	beq.n	8004f58 <std+0x48>
 8004f52:	33d0      	adds	r3, #208	@ 0xd0
 8004f54:	429c      	cmp	r4, r3
 8004f56:	d105      	bne.n	8004f64 <std+0x54>
 8004f58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004f5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f60:	f000 b97a 	b.w	8005258 <__retarget_lock_init_recursive>
 8004f64:	bd10      	pop	{r4, pc}
 8004f66:	bf00      	nop
 8004f68:	080050d9 	.word	0x080050d9
 8004f6c:	080050fb 	.word	0x080050fb
 8004f70:	08005133 	.word	0x08005133
 8004f74:	08005157 	.word	0x08005157
 8004f78:	200002b4 	.word	0x200002b4

08004f7c <stdio_exit_handler>:
 8004f7c:	4a02      	ldr	r2, [pc, #8]	@ (8004f88 <stdio_exit_handler+0xc>)
 8004f7e:	4903      	ldr	r1, [pc, #12]	@ (8004f8c <stdio_exit_handler+0x10>)
 8004f80:	4803      	ldr	r0, [pc, #12]	@ (8004f90 <stdio_exit_handler+0x14>)
 8004f82:	f000 b869 	b.w	8005058 <_fwalk_sglue>
 8004f86:	bf00      	nop
 8004f88:	20000010 	.word	0x20000010
 8004f8c:	08007b35 	.word	0x08007b35
 8004f90:	20000020 	.word	0x20000020

08004f94 <cleanup_stdio>:
 8004f94:	6841      	ldr	r1, [r0, #4]
 8004f96:	4b0c      	ldr	r3, [pc, #48]	@ (8004fc8 <cleanup_stdio+0x34>)
 8004f98:	4299      	cmp	r1, r3
 8004f9a:	b510      	push	{r4, lr}
 8004f9c:	4604      	mov	r4, r0
 8004f9e:	d001      	beq.n	8004fa4 <cleanup_stdio+0x10>
 8004fa0:	f002 fdc8 	bl	8007b34 <_fflush_r>
 8004fa4:	68a1      	ldr	r1, [r4, #8]
 8004fa6:	4b09      	ldr	r3, [pc, #36]	@ (8004fcc <cleanup_stdio+0x38>)
 8004fa8:	4299      	cmp	r1, r3
 8004faa:	d002      	beq.n	8004fb2 <cleanup_stdio+0x1e>
 8004fac:	4620      	mov	r0, r4
 8004fae:	f002 fdc1 	bl	8007b34 <_fflush_r>
 8004fb2:	68e1      	ldr	r1, [r4, #12]
 8004fb4:	4b06      	ldr	r3, [pc, #24]	@ (8004fd0 <cleanup_stdio+0x3c>)
 8004fb6:	4299      	cmp	r1, r3
 8004fb8:	d004      	beq.n	8004fc4 <cleanup_stdio+0x30>
 8004fba:	4620      	mov	r0, r4
 8004fbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fc0:	f002 bdb8 	b.w	8007b34 <_fflush_r>
 8004fc4:	bd10      	pop	{r4, pc}
 8004fc6:	bf00      	nop
 8004fc8:	200002b4 	.word	0x200002b4
 8004fcc:	2000031c 	.word	0x2000031c
 8004fd0:	20000384 	.word	0x20000384

08004fd4 <global_stdio_init.part.0>:
 8004fd4:	b510      	push	{r4, lr}
 8004fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8005004 <global_stdio_init.part.0+0x30>)
 8004fd8:	4c0b      	ldr	r4, [pc, #44]	@ (8005008 <global_stdio_init.part.0+0x34>)
 8004fda:	4a0c      	ldr	r2, [pc, #48]	@ (800500c <global_stdio_init.part.0+0x38>)
 8004fdc:	601a      	str	r2, [r3, #0]
 8004fde:	4620      	mov	r0, r4
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	2104      	movs	r1, #4
 8004fe4:	f7ff ff94 	bl	8004f10 <std>
 8004fe8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004fec:	2201      	movs	r2, #1
 8004fee:	2109      	movs	r1, #9
 8004ff0:	f7ff ff8e 	bl	8004f10 <std>
 8004ff4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004ff8:	2202      	movs	r2, #2
 8004ffa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ffe:	2112      	movs	r1, #18
 8005000:	f7ff bf86 	b.w	8004f10 <std>
 8005004:	200003ec 	.word	0x200003ec
 8005008:	200002b4 	.word	0x200002b4
 800500c:	08004f7d 	.word	0x08004f7d

08005010 <__sfp_lock_acquire>:
 8005010:	4801      	ldr	r0, [pc, #4]	@ (8005018 <__sfp_lock_acquire+0x8>)
 8005012:	f000 b922 	b.w	800525a <__retarget_lock_acquire_recursive>
 8005016:	bf00      	nop
 8005018:	200003f5 	.word	0x200003f5

0800501c <__sfp_lock_release>:
 800501c:	4801      	ldr	r0, [pc, #4]	@ (8005024 <__sfp_lock_release+0x8>)
 800501e:	f000 b91d 	b.w	800525c <__retarget_lock_release_recursive>
 8005022:	bf00      	nop
 8005024:	200003f5 	.word	0x200003f5

08005028 <__sinit>:
 8005028:	b510      	push	{r4, lr}
 800502a:	4604      	mov	r4, r0
 800502c:	f7ff fff0 	bl	8005010 <__sfp_lock_acquire>
 8005030:	6a23      	ldr	r3, [r4, #32]
 8005032:	b11b      	cbz	r3, 800503c <__sinit+0x14>
 8005034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005038:	f7ff bff0 	b.w	800501c <__sfp_lock_release>
 800503c:	4b04      	ldr	r3, [pc, #16]	@ (8005050 <__sinit+0x28>)
 800503e:	6223      	str	r3, [r4, #32]
 8005040:	4b04      	ldr	r3, [pc, #16]	@ (8005054 <__sinit+0x2c>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d1f5      	bne.n	8005034 <__sinit+0xc>
 8005048:	f7ff ffc4 	bl	8004fd4 <global_stdio_init.part.0>
 800504c:	e7f2      	b.n	8005034 <__sinit+0xc>
 800504e:	bf00      	nop
 8005050:	08004f95 	.word	0x08004f95
 8005054:	200003ec 	.word	0x200003ec

08005058 <_fwalk_sglue>:
 8005058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800505c:	4607      	mov	r7, r0
 800505e:	4688      	mov	r8, r1
 8005060:	4614      	mov	r4, r2
 8005062:	2600      	movs	r6, #0
 8005064:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005068:	f1b9 0901 	subs.w	r9, r9, #1
 800506c:	d505      	bpl.n	800507a <_fwalk_sglue+0x22>
 800506e:	6824      	ldr	r4, [r4, #0]
 8005070:	2c00      	cmp	r4, #0
 8005072:	d1f7      	bne.n	8005064 <_fwalk_sglue+0xc>
 8005074:	4630      	mov	r0, r6
 8005076:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800507a:	89ab      	ldrh	r3, [r5, #12]
 800507c:	2b01      	cmp	r3, #1
 800507e:	d907      	bls.n	8005090 <_fwalk_sglue+0x38>
 8005080:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005084:	3301      	adds	r3, #1
 8005086:	d003      	beq.n	8005090 <_fwalk_sglue+0x38>
 8005088:	4629      	mov	r1, r5
 800508a:	4638      	mov	r0, r7
 800508c:	47c0      	blx	r8
 800508e:	4306      	orrs	r6, r0
 8005090:	3568      	adds	r5, #104	@ 0x68
 8005092:	e7e9      	b.n	8005068 <_fwalk_sglue+0x10>

08005094 <siprintf>:
 8005094:	b40e      	push	{r1, r2, r3}
 8005096:	b510      	push	{r4, lr}
 8005098:	b09d      	sub	sp, #116	@ 0x74
 800509a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800509c:	9002      	str	r0, [sp, #8]
 800509e:	9006      	str	r0, [sp, #24]
 80050a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80050a4:	480a      	ldr	r0, [pc, #40]	@ (80050d0 <siprintf+0x3c>)
 80050a6:	9107      	str	r1, [sp, #28]
 80050a8:	9104      	str	r1, [sp, #16]
 80050aa:	490a      	ldr	r1, [pc, #40]	@ (80050d4 <siprintf+0x40>)
 80050ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80050b0:	9105      	str	r1, [sp, #20]
 80050b2:	2400      	movs	r4, #0
 80050b4:	a902      	add	r1, sp, #8
 80050b6:	6800      	ldr	r0, [r0, #0]
 80050b8:	9301      	str	r3, [sp, #4]
 80050ba:	941b      	str	r4, [sp, #108]	@ 0x6c
 80050bc:	f002 fbba 	bl	8007834 <_svfiprintf_r>
 80050c0:	9b02      	ldr	r3, [sp, #8]
 80050c2:	701c      	strb	r4, [r3, #0]
 80050c4:	b01d      	add	sp, #116	@ 0x74
 80050c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050ca:	b003      	add	sp, #12
 80050cc:	4770      	bx	lr
 80050ce:	bf00      	nop
 80050d0:	2000001c 	.word	0x2000001c
 80050d4:	ffff0208 	.word	0xffff0208

080050d8 <__sread>:
 80050d8:	b510      	push	{r4, lr}
 80050da:	460c      	mov	r4, r1
 80050dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050e0:	f000 f86c 	bl	80051bc <_read_r>
 80050e4:	2800      	cmp	r0, #0
 80050e6:	bfab      	itete	ge
 80050e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80050ea:	89a3      	ldrhlt	r3, [r4, #12]
 80050ec:	181b      	addge	r3, r3, r0
 80050ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80050f2:	bfac      	ite	ge
 80050f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80050f6:	81a3      	strhlt	r3, [r4, #12]
 80050f8:	bd10      	pop	{r4, pc}

080050fa <__swrite>:
 80050fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050fe:	461f      	mov	r7, r3
 8005100:	898b      	ldrh	r3, [r1, #12]
 8005102:	05db      	lsls	r3, r3, #23
 8005104:	4605      	mov	r5, r0
 8005106:	460c      	mov	r4, r1
 8005108:	4616      	mov	r6, r2
 800510a:	d505      	bpl.n	8005118 <__swrite+0x1e>
 800510c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005110:	2302      	movs	r3, #2
 8005112:	2200      	movs	r2, #0
 8005114:	f000 f840 	bl	8005198 <_lseek_r>
 8005118:	89a3      	ldrh	r3, [r4, #12]
 800511a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800511e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005122:	81a3      	strh	r3, [r4, #12]
 8005124:	4632      	mov	r2, r6
 8005126:	463b      	mov	r3, r7
 8005128:	4628      	mov	r0, r5
 800512a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800512e:	f000 b857 	b.w	80051e0 <_write_r>

08005132 <__sseek>:
 8005132:	b510      	push	{r4, lr}
 8005134:	460c      	mov	r4, r1
 8005136:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800513a:	f000 f82d 	bl	8005198 <_lseek_r>
 800513e:	1c43      	adds	r3, r0, #1
 8005140:	89a3      	ldrh	r3, [r4, #12]
 8005142:	bf15      	itete	ne
 8005144:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005146:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800514a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800514e:	81a3      	strheq	r3, [r4, #12]
 8005150:	bf18      	it	ne
 8005152:	81a3      	strhne	r3, [r4, #12]
 8005154:	bd10      	pop	{r4, pc}

08005156 <__sclose>:
 8005156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800515a:	f000 b80d 	b.w	8005178 <_close_r>

0800515e <memset>:
 800515e:	4402      	add	r2, r0
 8005160:	4603      	mov	r3, r0
 8005162:	4293      	cmp	r3, r2
 8005164:	d100      	bne.n	8005168 <memset+0xa>
 8005166:	4770      	bx	lr
 8005168:	f803 1b01 	strb.w	r1, [r3], #1
 800516c:	e7f9      	b.n	8005162 <memset+0x4>
	...

08005170 <_localeconv_r>:
 8005170:	4800      	ldr	r0, [pc, #0]	@ (8005174 <_localeconv_r+0x4>)
 8005172:	4770      	bx	lr
 8005174:	2000015c 	.word	0x2000015c

08005178 <_close_r>:
 8005178:	b538      	push	{r3, r4, r5, lr}
 800517a:	4d06      	ldr	r5, [pc, #24]	@ (8005194 <_close_r+0x1c>)
 800517c:	2300      	movs	r3, #0
 800517e:	4604      	mov	r4, r0
 8005180:	4608      	mov	r0, r1
 8005182:	602b      	str	r3, [r5, #0]
 8005184:	f7fc ffd4 	bl	8002130 <_close>
 8005188:	1c43      	adds	r3, r0, #1
 800518a:	d102      	bne.n	8005192 <_close_r+0x1a>
 800518c:	682b      	ldr	r3, [r5, #0]
 800518e:	b103      	cbz	r3, 8005192 <_close_r+0x1a>
 8005190:	6023      	str	r3, [r4, #0]
 8005192:	bd38      	pop	{r3, r4, r5, pc}
 8005194:	200003f0 	.word	0x200003f0

08005198 <_lseek_r>:
 8005198:	b538      	push	{r3, r4, r5, lr}
 800519a:	4d07      	ldr	r5, [pc, #28]	@ (80051b8 <_lseek_r+0x20>)
 800519c:	4604      	mov	r4, r0
 800519e:	4608      	mov	r0, r1
 80051a0:	4611      	mov	r1, r2
 80051a2:	2200      	movs	r2, #0
 80051a4:	602a      	str	r2, [r5, #0]
 80051a6:	461a      	mov	r2, r3
 80051a8:	f7fc ffe9 	bl	800217e <_lseek>
 80051ac:	1c43      	adds	r3, r0, #1
 80051ae:	d102      	bne.n	80051b6 <_lseek_r+0x1e>
 80051b0:	682b      	ldr	r3, [r5, #0]
 80051b2:	b103      	cbz	r3, 80051b6 <_lseek_r+0x1e>
 80051b4:	6023      	str	r3, [r4, #0]
 80051b6:	bd38      	pop	{r3, r4, r5, pc}
 80051b8:	200003f0 	.word	0x200003f0

080051bc <_read_r>:
 80051bc:	b538      	push	{r3, r4, r5, lr}
 80051be:	4d07      	ldr	r5, [pc, #28]	@ (80051dc <_read_r+0x20>)
 80051c0:	4604      	mov	r4, r0
 80051c2:	4608      	mov	r0, r1
 80051c4:	4611      	mov	r1, r2
 80051c6:	2200      	movs	r2, #0
 80051c8:	602a      	str	r2, [r5, #0]
 80051ca:	461a      	mov	r2, r3
 80051cc:	f7fc ff77 	bl	80020be <_read>
 80051d0:	1c43      	adds	r3, r0, #1
 80051d2:	d102      	bne.n	80051da <_read_r+0x1e>
 80051d4:	682b      	ldr	r3, [r5, #0]
 80051d6:	b103      	cbz	r3, 80051da <_read_r+0x1e>
 80051d8:	6023      	str	r3, [r4, #0]
 80051da:	bd38      	pop	{r3, r4, r5, pc}
 80051dc:	200003f0 	.word	0x200003f0

080051e0 <_write_r>:
 80051e0:	b538      	push	{r3, r4, r5, lr}
 80051e2:	4d07      	ldr	r5, [pc, #28]	@ (8005200 <_write_r+0x20>)
 80051e4:	4604      	mov	r4, r0
 80051e6:	4608      	mov	r0, r1
 80051e8:	4611      	mov	r1, r2
 80051ea:	2200      	movs	r2, #0
 80051ec:	602a      	str	r2, [r5, #0]
 80051ee:	461a      	mov	r2, r3
 80051f0:	f7fc ff82 	bl	80020f8 <_write>
 80051f4:	1c43      	adds	r3, r0, #1
 80051f6:	d102      	bne.n	80051fe <_write_r+0x1e>
 80051f8:	682b      	ldr	r3, [r5, #0]
 80051fa:	b103      	cbz	r3, 80051fe <_write_r+0x1e>
 80051fc:	6023      	str	r3, [r4, #0]
 80051fe:	bd38      	pop	{r3, r4, r5, pc}
 8005200:	200003f0 	.word	0x200003f0

08005204 <__errno>:
 8005204:	4b01      	ldr	r3, [pc, #4]	@ (800520c <__errno+0x8>)
 8005206:	6818      	ldr	r0, [r3, #0]
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	2000001c 	.word	0x2000001c

08005210 <__libc_init_array>:
 8005210:	b570      	push	{r4, r5, r6, lr}
 8005212:	4d0d      	ldr	r5, [pc, #52]	@ (8005248 <__libc_init_array+0x38>)
 8005214:	4c0d      	ldr	r4, [pc, #52]	@ (800524c <__libc_init_array+0x3c>)
 8005216:	1b64      	subs	r4, r4, r5
 8005218:	10a4      	asrs	r4, r4, #2
 800521a:	2600      	movs	r6, #0
 800521c:	42a6      	cmp	r6, r4
 800521e:	d109      	bne.n	8005234 <__libc_init_array+0x24>
 8005220:	4d0b      	ldr	r5, [pc, #44]	@ (8005250 <__libc_init_array+0x40>)
 8005222:	4c0c      	ldr	r4, [pc, #48]	@ (8005254 <__libc_init_array+0x44>)
 8005224:	f003 fb76 	bl	8008914 <_init>
 8005228:	1b64      	subs	r4, r4, r5
 800522a:	10a4      	asrs	r4, r4, #2
 800522c:	2600      	movs	r6, #0
 800522e:	42a6      	cmp	r6, r4
 8005230:	d105      	bne.n	800523e <__libc_init_array+0x2e>
 8005232:	bd70      	pop	{r4, r5, r6, pc}
 8005234:	f855 3b04 	ldr.w	r3, [r5], #4
 8005238:	4798      	blx	r3
 800523a:	3601      	adds	r6, #1
 800523c:	e7ee      	b.n	800521c <__libc_init_array+0xc>
 800523e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005242:	4798      	blx	r3
 8005244:	3601      	adds	r6, #1
 8005246:	e7f2      	b.n	800522e <__libc_init_array+0x1e>
 8005248:	0800a834 	.word	0x0800a834
 800524c:	0800a834 	.word	0x0800a834
 8005250:	0800a834 	.word	0x0800a834
 8005254:	0800a838 	.word	0x0800a838

08005258 <__retarget_lock_init_recursive>:
 8005258:	4770      	bx	lr

0800525a <__retarget_lock_acquire_recursive>:
 800525a:	4770      	bx	lr

0800525c <__retarget_lock_release_recursive>:
 800525c:	4770      	bx	lr
	...

08005260 <nanf>:
 8005260:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005268 <nanf+0x8>
 8005264:	4770      	bx	lr
 8005266:	bf00      	nop
 8005268:	7fc00000 	.word	0x7fc00000

0800526c <quorem>:
 800526c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005270:	6903      	ldr	r3, [r0, #16]
 8005272:	690c      	ldr	r4, [r1, #16]
 8005274:	42a3      	cmp	r3, r4
 8005276:	4607      	mov	r7, r0
 8005278:	db7e      	blt.n	8005378 <quorem+0x10c>
 800527a:	3c01      	subs	r4, #1
 800527c:	f101 0814 	add.w	r8, r1, #20
 8005280:	00a3      	lsls	r3, r4, #2
 8005282:	f100 0514 	add.w	r5, r0, #20
 8005286:	9300      	str	r3, [sp, #0]
 8005288:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800528c:	9301      	str	r3, [sp, #4]
 800528e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005292:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005296:	3301      	adds	r3, #1
 8005298:	429a      	cmp	r2, r3
 800529a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800529e:	fbb2 f6f3 	udiv	r6, r2, r3
 80052a2:	d32e      	bcc.n	8005302 <quorem+0x96>
 80052a4:	f04f 0a00 	mov.w	sl, #0
 80052a8:	46c4      	mov	ip, r8
 80052aa:	46ae      	mov	lr, r5
 80052ac:	46d3      	mov	fp, sl
 80052ae:	f85c 3b04 	ldr.w	r3, [ip], #4
 80052b2:	b298      	uxth	r0, r3
 80052b4:	fb06 a000 	mla	r0, r6, r0, sl
 80052b8:	0c02      	lsrs	r2, r0, #16
 80052ba:	0c1b      	lsrs	r3, r3, #16
 80052bc:	fb06 2303 	mla	r3, r6, r3, r2
 80052c0:	f8de 2000 	ldr.w	r2, [lr]
 80052c4:	b280      	uxth	r0, r0
 80052c6:	b292      	uxth	r2, r2
 80052c8:	1a12      	subs	r2, r2, r0
 80052ca:	445a      	add	r2, fp
 80052cc:	f8de 0000 	ldr.w	r0, [lr]
 80052d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80052da:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80052de:	b292      	uxth	r2, r2
 80052e0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80052e4:	45e1      	cmp	r9, ip
 80052e6:	f84e 2b04 	str.w	r2, [lr], #4
 80052ea:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80052ee:	d2de      	bcs.n	80052ae <quorem+0x42>
 80052f0:	9b00      	ldr	r3, [sp, #0]
 80052f2:	58eb      	ldr	r3, [r5, r3]
 80052f4:	b92b      	cbnz	r3, 8005302 <quorem+0x96>
 80052f6:	9b01      	ldr	r3, [sp, #4]
 80052f8:	3b04      	subs	r3, #4
 80052fa:	429d      	cmp	r5, r3
 80052fc:	461a      	mov	r2, r3
 80052fe:	d32f      	bcc.n	8005360 <quorem+0xf4>
 8005300:	613c      	str	r4, [r7, #16]
 8005302:	4638      	mov	r0, r7
 8005304:	f001 f9c8 	bl	8006698 <__mcmp>
 8005308:	2800      	cmp	r0, #0
 800530a:	db25      	blt.n	8005358 <quorem+0xec>
 800530c:	4629      	mov	r1, r5
 800530e:	2000      	movs	r0, #0
 8005310:	f858 2b04 	ldr.w	r2, [r8], #4
 8005314:	f8d1 c000 	ldr.w	ip, [r1]
 8005318:	fa1f fe82 	uxth.w	lr, r2
 800531c:	fa1f f38c 	uxth.w	r3, ip
 8005320:	eba3 030e 	sub.w	r3, r3, lr
 8005324:	4403      	add	r3, r0
 8005326:	0c12      	lsrs	r2, r2, #16
 8005328:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800532c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005330:	b29b      	uxth	r3, r3
 8005332:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005336:	45c1      	cmp	r9, r8
 8005338:	f841 3b04 	str.w	r3, [r1], #4
 800533c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005340:	d2e6      	bcs.n	8005310 <quorem+0xa4>
 8005342:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005346:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800534a:	b922      	cbnz	r2, 8005356 <quorem+0xea>
 800534c:	3b04      	subs	r3, #4
 800534e:	429d      	cmp	r5, r3
 8005350:	461a      	mov	r2, r3
 8005352:	d30b      	bcc.n	800536c <quorem+0x100>
 8005354:	613c      	str	r4, [r7, #16]
 8005356:	3601      	adds	r6, #1
 8005358:	4630      	mov	r0, r6
 800535a:	b003      	add	sp, #12
 800535c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005360:	6812      	ldr	r2, [r2, #0]
 8005362:	3b04      	subs	r3, #4
 8005364:	2a00      	cmp	r2, #0
 8005366:	d1cb      	bne.n	8005300 <quorem+0x94>
 8005368:	3c01      	subs	r4, #1
 800536a:	e7c6      	b.n	80052fa <quorem+0x8e>
 800536c:	6812      	ldr	r2, [r2, #0]
 800536e:	3b04      	subs	r3, #4
 8005370:	2a00      	cmp	r2, #0
 8005372:	d1ef      	bne.n	8005354 <quorem+0xe8>
 8005374:	3c01      	subs	r4, #1
 8005376:	e7ea      	b.n	800534e <quorem+0xe2>
 8005378:	2000      	movs	r0, #0
 800537a:	e7ee      	b.n	800535a <quorem+0xee>
 800537c:	0000      	movs	r0, r0
	...

08005380 <_dtoa_r>:
 8005380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005384:	69c7      	ldr	r7, [r0, #28]
 8005386:	b097      	sub	sp, #92	@ 0x5c
 8005388:	ed8d 0b04 	vstr	d0, [sp, #16]
 800538c:	ec55 4b10 	vmov	r4, r5, d0
 8005390:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005392:	9107      	str	r1, [sp, #28]
 8005394:	4681      	mov	r9, r0
 8005396:	920c      	str	r2, [sp, #48]	@ 0x30
 8005398:	9311      	str	r3, [sp, #68]	@ 0x44
 800539a:	b97f      	cbnz	r7, 80053bc <_dtoa_r+0x3c>
 800539c:	2010      	movs	r0, #16
 800539e:	f000 fe09 	bl	8005fb4 <malloc>
 80053a2:	4602      	mov	r2, r0
 80053a4:	f8c9 001c 	str.w	r0, [r9, #28]
 80053a8:	b920      	cbnz	r0, 80053b4 <_dtoa_r+0x34>
 80053aa:	4ba9      	ldr	r3, [pc, #676]	@ (8005650 <_dtoa_r+0x2d0>)
 80053ac:	21ef      	movs	r1, #239	@ 0xef
 80053ae:	48a9      	ldr	r0, [pc, #676]	@ (8005654 <_dtoa_r+0x2d4>)
 80053b0:	f002 fc3a 	bl	8007c28 <__assert_func>
 80053b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80053b8:	6007      	str	r7, [r0, #0]
 80053ba:	60c7      	str	r7, [r0, #12]
 80053bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80053c0:	6819      	ldr	r1, [r3, #0]
 80053c2:	b159      	cbz	r1, 80053dc <_dtoa_r+0x5c>
 80053c4:	685a      	ldr	r2, [r3, #4]
 80053c6:	604a      	str	r2, [r1, #4]
 80053c8:	2301      	movs	r3, #1
 80053ca:	4093      	lsls	r3, r2
 80053cc:	608b      	str	r3, [r1, #8]
 80053ce:	4648      	mov	r0, r9
 80053d0:	f000 fee6 	bl	80061a0 <_Bfree>
 80053d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80053d8:	2200      	movs	r2, #0
 80053da:	601a      	str	r2, [r3, #0]
 80053dc:	1e2b      	subs	r3, r5, #0
 80053de:	bfb9      	ittee	lt
 80053e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80053e4:	9305      	strlt	r3, [sp, #20]
 80053e6:	2300      	movge	r3, #0
 80053e8:	6033      	strge	r3, [r6, #0]
 80053ea:	9f05      	ldr	r7, [sp, #20]
 80053ec:	4b9a      	ldr	r3, [pc, #616]	@ (8005658 <_dtoa_r+0x2d8>)
 80053ee:	bfbc      	itt	lt
 80053f0:	2201      	movlt	r2, #1
 80053f2:	6032      	strlt	r2, [r6, #0]
 80053f4:	43bb      	bics	r3, r7
 80053f6:	d112      	bne.n	800541e <_dtoa_r+0x9e>
 80053f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80053fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80053fe:	6013      	str	r3, [r2, #0]
 8005400:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005404:	4323      	orrs	r3, r4
 8005406:	f000 855a 	beq.w	8005ebe <_dtoa_r+0xb3e>
 800540a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800540c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800566c <_dtoa_r+0x2ec>
 8005410:	2b00      	cmp	r3, #0
 8005412:	f000 855c 	beq.w	8005ece <_dtoa_r+0xb4e>
 8005416:	f10a 0303 	add.w	r3, sl, #3
 800541a:	f000 bd56 	b.w	8005eca <_dtoa_r+0xb4a>
 800541e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005422:	2200      	movs	r2, #0
 8005424:	ec51 0b17 	vmov	r0, r1, d7
 8005428:	2300      	movs	r3, #0
 800542a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800542e:	f7fb fb6b 	bl	8000b08 <__aeabi_dcmpeq>
 8005432:	4680      	mov	r8, r0
 8005434:	b158      	cbz	r0, 800544e <_dtoa_r+0xce>
 8005436:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005438:	2301      	movs	r3, #1
 800543a:	6013      	str	r3, [r2, #0]
 800543c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800543e:	b113      	cbz	r3, 8005446 <_dtoa_r+0xc6>
 8005440:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005442:	4b86      	ldr	r3, [pc, #536]	@ (800565c <_dtoa_r+0x2dc>)
 8005444:	6013      	str	r3, [r2, #0]
 8005446:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005670 <_dtoa_r+0x2f0>
 800544a:	f000 bd40 	b.w	8005ece <_dtoa_r+0xb4e>
 800544e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005452:	aa14      	add	r2, sp, #80	@ 0x50
 8005454:	a915      	add	r1, sp, #84	@ 0x54
 8005456:	4648      	mov	r0, r9
 8005458:	f001 fa3e 	bl	80068d8 <__d2b>
 800545c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005460:	9002      	str	r0, [sp, #8]
 8005462:	2e00      	cmp	r6, #0
 8005464:	d078      	beq.n	8005558 <_dtoa_r+0x1d8>
 8005466:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005468:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800546c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005470:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005474:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005478:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800547c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005480:	4619      	mov	r1, r3
 8005482:	2200      	movs	r2, #0
 8005484:	4b76      	ldr	r3, [pc, #472]	@ (8005660 <_dtoa_r+0x2e0>)
 8005486:	f7fa ff1f 	bl	80002c8 <__aeabi_dsub>
 800548a:	a36b      	add	r3, pc, #428	@ (adr r3, 8005638 <_dtoa_r+0x2b8>)
 800548c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005490:	f7fb f8d2 	bl	8000638 <__aeabi_dmul>
 8005494:	a36a      	add	r3, pc, #424	@ (adr r3, 8005640 <_dtoa_r+0x2c0>)
 8005496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549a:	f7fa ff17 	bl	80002cc <__adddf3>
 800549e:	4604      	mov	r4, r0
 80054a0:	4630      	mov	r0, r6
 80054a2:	460d      	mov	r5, r1
 80054a4:	f7fb f85e 	bl	8000564 <__aeabi_i2d>
 80054a8:	a367      	add	r3, pc, #412	@ (adr r3, 8005648 <_dtoa_r+0x2c8>)
 80054aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ae:	f7fb f8c3 	bl	8000638 <__aeabi_dmul>
 80054b2:	4602      	mov	r2, r0
 80054b4:	460b      	mov	r3, r1
 80054b6:	4620      	mov	r0, r4
 80054b8:	4629      	mov	r1, r5
 80054ba:	f7fa ff07 	bl	80002cc <__adddf3>
 80054be:	4604      	mov	r4, r0
 80054c0:	460d      	mov	r5, r1
 80054c2:	f7fb fb69 	bl	8000b98 <__aeabi_d2iz>
 80054c6:	2200      	movs	r2, #0
 80054c8:	4607      	mov	r7, r0
 80054ca:	2300      	movs	r3, #0
 80054cc:	4620      	mov	r0, r4
 80054ce:	4629      	mov	r1, r5
 80054d0:	f7fb fb24 	bl	8000b1c <__aeabi_dcmplt>
 80054d4:	b140      	cbz	r0, 80054e8 <_dtoa_r+0x168>
 80054d6:	4638      	mov	r0, r7
 80054d8:	f7fb f844 	bl	8000564 <__aeabi_i2d>
 80054dc:	4622      	mov	r2, r4
 80054de:	462b      	mov	r3, r5
 80054e0:	f7fb fb12 	bl	8000b08 <__aeabi_dcmpeq>
 80054e4:	b900      	cbnz	r0, 80054e8 <_dtoa_r+0x168>
 80054e6:	3f01      	subs	r7, #1
 80054e8:	2f16      	cmp	r7, #22
 80054ea:	d852      	bhi.n	8005592 <_dtoa_r+0x212>
 80054ec:	4b5d      	ldr	r3, [pc, #372]	@ (8005664 <_dtoa_r+0x2e4>)
 80054ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80054f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80054fa:	f7fb fb0f 	bl	8000b1c <__aeabi_dcmplt>
 80054fe:	2800      	cmp	r0, #0
 8005500:	d049      	beq.n	8005596 <_dtoa_r+0x216>
 8005502:	3f01      	subs	r7, #1
 8005504:	2300      	movs	r3, #0
 8005506:	9310      	str	r3, [sp, #64]	@ 0x40
 8005508:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800550a:	1b9b      	subs	r3, r3, r6
 800550c:	1e5a      	subs	r2, r3, #1
 800550e:	bf45      	ittet	mi
 8005510:	f1c3 0301 	rsbmi	r3, r3, #1
 8005514:	9300      	strmi	r3, [sp, #0]
 8005516:	2300      	movpl	r3, #0
 8005518:	2300      	movmi	r3, #0
 800551a:	9206      	str	r2, [sp, #24]
 800551c:	bf54      	ite	pl
 800551e:	9300      	strpl	r3, [sp, #0]
 8005520:	9306      	strmi	r3, [sp, #24]
 8005522:	2f00      	cmp	r7, #0
 8005524:	db39      	blt.n	800559a <_dtoa_r+0x21a>
 8005526:	9b06      	ldr	r3, [sp, #24]
 8005528:	970d      	str	r7, [sp, #52]	@ 0x34
 800552a:	443b      	add	r3, r7
 800552c:	9306      	str	r3, [sp, #24]
 800552e:	2300      	movs	r3, #0
 8005530:	9308      	str	r3, [sp, #32]
 8005532:	9b07      	ldr	r3, [sp, #28]
 8005534:	2b09      	cmp	r3, #9
 8005536:	d863      	bhi.n	8005600 <_dtoa_r+0x280>
 8005538:	2b05      	cmp	r3, #5
 800553a:	bfc4      	itt	gt
 800553c:	3b04      	subgt	r3, #4
 800553e:	9307      	strgt	r3, [sp, #28]
 8005540:	9b07      	ldr	r3, [sp, #28]
 8005542:	f1a3 0302 	sub.w	r3, r3, #2
 8005546:	bfcc      	ite	gt
 8005548:	2400      	movgt	r4, #0
 800554a:	2401      	movle	r4, #1
 800554c:	2b03      	cmp	r3, #3
 800554e:	d863      	bhi.n	8005618 <_dtoa_r+0x298>
 8005550:	e8df f003 	tbb	[pc, r3]
 8005554:	2b375452 	.word	0x2b375452
 8005558:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800555c:	441e      	add	r6, r3
 800555e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005562:	2b20      	cmp	r3, #32
 8005564:	bfc1      	itttt	gt
 8005566:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800556a:	409f      	lslgt	r7, r3
 800556c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005570:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005574:	bfd6      	itet	le
 8005576:	f1c3 0320 	rsble	r3, r3, #32
 800557a:	ea47 0003 	orrgt.w	r0, r7, r3
 800557e:	fa04 f003 	lslle.w	r0, r4, r3
 8005582:	f7fa ffdf 	bl	8000544 <__aeabi_ui2d>
 8005586:	2201      	movs	r2, #1
 8005588:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800558c:	3e01      	subs	r6, #1
 800558e:	9212      	str	r2, [sp, #72]	@ 0x48
 8005590:	e776      	b.n	8005480 <_dtoa_r+0x100>
 8005592:	2301      	movs	r3, #1
 8005594:	e7b7      	b.n	8005506 <_dtoa_r+0x186>
 8005596:	9010      	str	r0, [sp, #64]	@ 0x40
 8005598:	e7b6      	b.n	8005508 <_dtoa_r+0x188>
 800559a:	9b00      	ldr	r3, [sp, #0]
 800559c:	1bdb      	subs	r3, r3, r7
 800559e:	9300      	str	r3, [sp, #0]
 80055a0:	427b      	negs	r3, r7
 80055a2:	9308      	str	r3, [sp, #32]
 80055a4:	2300      	movs	r3, #0
 80055a6:	930d      	str	r3, [sp, #52]	@ 0x34
 80055a8:	e7c3      	b.n	8005532 <_dtoa_r+0x1b2>
 80055aa:	2301      	movs	r3, #1
 80055ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80055ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80055b0:	eb07 0b03 	add.w	fp, r7, r3
 80055b4:	f10b 0301 	add.w	r3, fp, #1
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	9303      	str	r3, [sp, #12]
 80055bc:	bfb8      	it	lt
 80055be:	2301      	movlt	r3, #1
 80055c0:	e006      	b.n	80055d0 <_dtoa_r+0x250>
 80055c2:	2301      	movs	r3, #1
 80055c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80055c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	dd28      	ble.n	800561e <_dtoa_r+0x29e>
 80055cc:	469b      	mov	fp, r3
 80055ce:	9303      	str	r3, [sp, #12]
 80055d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80055d4:	2100      	movs	r1, #0
 80055d6:	2204      	movs	r2, #4
 80055d8:	f102 0514 	add.w	r5, r2, #20
 80055dc:	429d      	cmp	r5, r3
 80055de:	d926      	bls.n	800562e <_dtoa_r+0x2ae>
 80055e0:	6041      	str	r1, [r0, #4]
 80055e2:	4648      	mov	r0, r9
 80055e4:	f000 fd9c 	bl	8006120 <_Balloc>
 80055e8:	4682      	mov	sl, r0
 80055ea:	2800      	cmp	r0, #0
 80055ec:	d142      	bne.n	8005674 <_dtoa_r+0x2f4>
 80055ee:	4b1e      	ldr	r3, [pc, #120]	@ (8005668 <_dtoa_r+0x2e8>)
 80055f0:	4602      	mov	r2, r0
 80055f2:	f240 11af 	movw	r1, #431	@ 0x1af
 80055f6:	e6da      	b.n	80053ae <_dtoa_r+0x2e>
 80055f8:	2300      	movs	r3, #0
 80055fa:	e7e3      	b.n	80055c4 <_dtoa_r+0x244>
 80055fc:	2300      	movs	r3, #0
 80055fe:	e7d5      	b.n	80055ac <_dtoa_r+0x22c>
 8005600:	2401      	movs	r4, #1
 8005602:	2300      	movs	r3, #0
 8005604:	9307      	str	r3, [sp, #28]
 8005606:	9409      	str	r4, [sp, #36]	@ 0x24
 8005608:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800560c:	2200      	movs	r2, #0
 800560e:	f8cd b00c 	str.w	fp, [sp, #12]
 8005612:	2312      	movs	r3, #18
 8005614:	920c      	str	r2, [sp, #48]	@ 0x30
 8005616:	e7db      	b.n	80055d0 <_dtoa_r+0x250>
 8005618:	2301      	movs	r3, #1
 800561a:	9309      	str	r3, [sp, #36]	@ 0x24
 800561c:	e7f4      	b.n	8005608 <_dtoa_r+0x288>
 800561e:	f04f 0b01 	mov.w	fp, #1
 8005622:	f8cd b00c 	str.w	fp, [sp, #12]
 8005626:	465b      	mov	r3, fp
 8005628:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800562c:	e7d0      	b.n	80055d0 <_dtoa_r+0x250>
 800562e:	3101      	adds	r1, #1
 8005630:	0052      	lsls	r2, r2, #1
 8005632:	e7d1      	b.n	80055d8 <_dtoa_r+0x258>
 8005634:	f3af 8000 	nop.w
 8005638:	636f4361 	.word	0x636f4361
 800563c:	3fd287a7 	.word	0x3fd287a7
 8005640:	8b60c8b3 	.word	0x8b60c8b3
 8005644:	3fc68a28 	.word	0x3fc68a28
 8005648:	509f79fb 	.word	0x509f79fb
 800564c:	3fd34413 	.word	0x3fd34413
 8005650:	0800a44a 	.word	0x0800a44a
 8005654:	0800a461 	.word	0x0800a461
 8005658:	7ff00000 	.word	0x7ff00000
 800565c:	0800a415 	.word	0x0800a415
 8005660:	3ff80000 	.word	0x3ff80000
 8005664:	0800a610 	.word	0x0800a610
 8005668:	0800a4b9 	.word	0x0800a4b9
 800566c:	0800a446 	.word	0x0800a446
 8005670:	0800a414 	.word	0x0800a414
 8005674:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005678:	6018      	str	r0, [r3, #0]
 800567a:	9b03      	ldr	r3, [sp, #12]
 800567c:	2b0e      	cmp	r3, #14
 800567e:	f200 80a1 	bhi.w	80057c4 <_dtoa_r+0x444>
 8005682:	2c00      	cmp	r4, #0
 8005684:	f000 809e 	beq.w	80057c4 <_dtoa_r+0x444>
 8005688:	2f00      	cmp	r7, #0
 800568a:	dd33      	ble.n	80056f4 <_dtoa_r+0x374>
 800568c:	4b9c      	ldr	r3, [pc, #624]	@ (8005900 <_dtoa_r+0x580>)
 800568e:	f007 020f 	and.w	r2, r7, #15
 8005692:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005696:	ed93 7b00 	vldr	d7, [r3]
 800569a:	05f8      	lsls	r0, r7, #23
 800569c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80056a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80056a4:	d516      	bpl.n	80056d4 <_dtoa_r+0x354>
 80056a6:	4b97      	ldr	r3, [pc, #604]	@ (8005904 <_dtoa_r+0x584>)
 80056a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80056ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80056b0:	f7fb f8ec 	bl	800088c <__aeabi_ddiv>
 80056b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056b8:	f004 040f 	and.w	r4, r4, #15
 80056bc:	2603      	movs	r6, #3
 80056be:	4d91      	ldr	r5, [pc, #580]	@ (8005904 <_dtoa_r+0x584>)
 80056c0:	b954      	cbnz	r4, 80056d8 <_dtoa_r+0x358>
 80056c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80056c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056ca:	f7fb f8df 	bl	800088c <__aeabi_ddiv>
 80056ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056d2:	e028      	b.n	8005726 <_dtoa_r+0x3a6>
 80056d4:	2602      	movs	r6, #2
 80056d6:	e7f2      	b.n	80056be <_dtoa_r+0x33e>
 80056d8:	07e1      	lsls	r1, r4, #31
 80056da:	d508      	bpl.n	80056ee <_dtoa_r+0x36e>
 80056dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80056e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80056e4:	f7fa ffa8 	bl	8000638 <__aeabi_dmul>
 80056e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80056ec:	3601      	adds	r6, #1
 80056ee:	1064      	asrs	r4, r4, #1
 80056f0:	3508      	adds	r5, #8
 80056f2:	e7e5      	b.n	80056c0 <_dtoa_r+0x340>
 80056f4:	f000 80af 	beq.w	8005856 <_dtoa_r+0x4d6>
 80056f8:	427c      	negs	r4, r7
 80056fa:	4b81      	ldr	r3, [pc, #516]	@ (8005900 <_dtoa_r+0x580>)
 80056fc:	4d81      	ldr	r5, [pc, #516]	@ (8005904 <_dtoa_r+0x584>)
 80056fe:	f004 020f 	and.w	r2, r4, #15
 8005702:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800570a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800570e:	f7fa ff93 	bl	8000638 <__aeabi_dmul>
 8005712:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005716:	1124      	asrs	r4, r4, #4
 8005718:	2300      	movs	r3, #0
 800571a:	2602      	movs	r6, #2
 800571c:	2c00      	cmp	r4, #0
 800571e:	f040 808f 	bne.w	8005840 <_dtoa_r+0x4c0>
 8005722:	2b00      	cmp	r3, #0
 8005724:	d1d3      	bne.n	80056ce <_dtoa_r+0x34e>
 8005726:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005728:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800572c:	2b00      	cmp	r3, #0
 800572e:	f000 8094 	beq.w	800585a <_dtoa_r+0x4da>
 8005732:	4b75      	ldr	r3, [pc, #468]	@ (8005908 <_dtoa_r+0x588>)
 8005734:	2200      	movs	r2, #0
 8005736:	4620      	mov	r0, r4
 8005738:	4629      	mov	r1, r5
 800573a:	f7fb f9ef 	bl	8000b1c <__aeabi_dcmplt>
 800573e:	2800      	cmp	r0, #0
 8005740:	f000 808b 	beq.w	800585a <_dtoa_r+0x4da>
 8005744:	9b03      	ldr	r3, [sp, #12]
 8005746:	2b00      	cmp	r3, #0
 8005748:	f000 8087 	beq.w	800585a <_dtoa_r+0x4da>
 800574c:	f1bb 0f00 	cmp.w	fp, #0
 8005750:	dd34      	ble.n	80057bc <_dtoa_r+0x43c>
 8005752:	4620      	mov	r0, r4
 8005754:	4b6d      	ldr	r3, [pc, #436]	@ (800590c <_dtoa_r+0x58c>)
 8005756:	2200      	movs	r2, #0
 8005758:	4629      	mov	r1, r5
 800575a:	f7fa ff6d 	bl	8000638 <__aeabi_dmul>
 800575e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005762:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005766:	3601      	adds	r6, #1
 8005768:	465c      	mov	r4, fp
 800576a:	4630      	mov	r0, r6
 800576c:	f7fa fefa 	bl	8000564 <__aeabi_i2d>
 8005770:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005774:	f7fa ff60 	bl	8000638 <__aeabi_dmul>
 8005778:	4b65      	ldr	r3, [pc, #404]	@ (8005910 <_dtoa_r+0x590>)
 800577a:	2200      	movs	r2, #0
 800577c:	f7fa fda6 	bl	80002cc <__adddf3>
 8005780:	4605      	mov	r5, r0
 8005782:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005786:	2c00      	cmp	r4, #0
 8005788:	d16a      	bne.n	8005860 <_dtoa_r+0x4e0>
 800578a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800578e:	4b61      	ldr	r3, [pc, #388]	@ (8005914 <_dtoa_r+0x594>)
 8005790:	2200      	movs	r2, #0
 8005792:	f7fa fd99 	bl	80002c8 <__aeabi_dsub>
 8005796:	4602      	mov	r2, r0
 8005798:	460b      	mov	r3, r1
 800579a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800579e:	462a      	mov	r2, r5
 80057a0:	4633      	mov	r3, r6
 80057a2:	f7fb f9d9 	bl	8000b58 <__aeabi_dcmpgt>
 80057a6:	2800      	cmp	r0, #0
 80057a8:	f040 8298 	bne.w	8005cdc <_dtoa_r+0x95c>
 80057ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057b0:	462a      	mov	r2, r5
 80057b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80057b6:	f7fb f9b1 	bl	8000b1c <__aeabi_dcmplt>
 80057ba:	bb38      	cbnz	r0, 800580c <_dtoa_r+0x48c>
 80057bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80057c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80057c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f2c0 8157 	blt.w	8005a7a <_dtoa_r+0x6fa>
 80057cc:	2f0e      	cmp	r7, #14
 80057ce:	f300 8154 	bgt.w	8005a7a <_dtoa_r+0x6fa>
 80057d2:	4b4b      	ldr	r3, [pc, #300]	@ (8005900 <_dtoa_r+0x580>)
 80057d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80057d8:	ed93 7b00 	vldr	d7, [r3]
 80057dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80057de:	2b00      	cmp	r3, #0
 80057e0:	ed8d 7b00 	vstr	d7, [sp]
 80057e4:	f280 80e5 	bge.w	80059b2 <_dtoa_r+0x632>
 80057e8:	9b03      	ldr	r3, [sp, #12]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	f300 80e1 	bgt.w	80059b2 <_dtoa_r+0x632>
 80057f0:	d10c      	bne.n	800580c <_dtoa_r+0x48c>
 80057f2:	4b48      	ldr	r3, [pc, #288]	@ (8005914 <_dtoa_r+0x594>)
 80057f4:	2200      	movs	r2, #0
 80057f6:	ec51 0b17 	vmov	r0, r1, d7
 80057fa:	f7fa ff1d 	bl	8000638 <__aeabi_dmul>
 80057fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005802:	f7fb f99f 	bl	8000b44 <__aeabi_dcmpge>
 8005806:	2800      	cmp	r0, #0
 8005808:	f000 8266 	beq.w	8005cd8 <_dtoa_r+0x958>
 800580c:	2400      	movs	r4, #0
 800580e:	4625      	mov	r5, r4
 8005810:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005812:	4656      	mov	r6, sl
 8005814:	ea6f 0803 	mvn.w	r8, r3
 8005818:	2700      	movs	r7, #0
 800581a:	4621      	mov	r1, r4
 800581c:	4648      	mov	r0, r9
 800581e:	f000 fcbf 	bl	80061a0 <_Bfree>
 8005822:	2d00      	cmp	r5, #0
 8005824:	f000 80bd 	beq.w	80059a2 <_dtoa_r+0x622>
 8005828:	b12f      	cbz	r7, 8005836 <_dtoa_r+0x4b6>
 800582a:	42af      	cmp	r7, r5
 800582c:	d003      	beq.n	8005836 <_dtoa_r+0x4b6>
 800582e:	4639      	mov	r1, r7
 8005830:	4648      	mov	r0, r9
 8005832:	f000 fcb5 	bl	80061a0 <_Bfree>
 8005836:	4629      	mov	r1, r5
 8005838:	4648      	mov	r0, r9
 800583a:	f000 fcb1 	bl	80061a0 <_Bfree>
 800583e:	e0b0      	b.n	80059a2 <_dtoa_r+0x622>
 8005840:	07e2      	lsls	r2, r4, #31
 8005842:	d505      	bpl.n	8005850 <_dtoa_r+0x4d0>
 8005844:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005848:	f7fa fef6 	bl	8000638 <__aeabi_dmul>
 800584c:	3601      	adds	r6, #1
 800584e:	2301      	movs	r3, #1
 8005850:	1064      	asrs	r4, r4, #1
 8005852:	3508      	adds	r5, #8
 8005854:	e762      	b.n	800571c <_dtoa_r+0x39c>
 8005856:	2602      	movs	r6, #2
 8005858:	e765      	b.n	8005726 <_dtoa_r+0x3a6>
 800585a:	9c03      	ldr	r4, [sp, #12]
 800585c:	46b8      	mov	r8, r7
 800585e:	e784      	b.n	800576a <_dtoa_r+0x3ea>
 8005860:	4b27      	ldr	r3, [pc, #156]	@ (8005900 <_dtoa_r+0x580>)
 8005862:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005864:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005868:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800586c:	4454      	add	r4, sl
 800586e:	2900      	cmp	r1, #0
 8005870:	d054      	beq.n	800591c <_dtoa_r+0x59c>
 8005872:	4929      	ldr	r1, [pc, #164]	@ (8005918 <_dtoa_r+0x598>)
 8005874:	2000      	movs	r0, #0
 8005876:	f7fb f809 	bl	800088c <__aeabi_ddiv>
 800587a:	4633      	mov	r3, r6
 800587c:	462a      	mov	r2, r5
 800587e:	f7fa fd23 	bl	80002c8 <__aeabi_dsub>
 8005882:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005886:	4656      	mov	r6, sl
 8005888:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800588c:	f7fb f984 	bl	8000b98 <__aeabi_d2iz>
 8005890:	4605      	mov	r5, r0
 8005892:	f7fa fe67 	bl	8000564 <__aeabi_i2d>
 8005896:	4602      	mov	r2, r0
 8005898:	460b      	mov	r3, r1
 800589a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800589e:	f7fa fd13 	bl	80002c8 <__aeabi_dsub>
 80058a2:	3530      	adds	r5, #48	@ 0x30
 80058a4:	4602      	mov	r2, r0
 80058a6:	460b      	mov	r3, r1
 80058a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80058ac:	f806 5b01 	strb.w	r5, [r6], #1
 80058b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80058b4:	f7fb f932 	bl	8000b1c <__aeabi_dcmplt>
 80058b8:	2800      	cmp	r0, #0
 80058ba:	d172      	bne.n	80059a2 <_dtoa_r+0x622>
 80058bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058c0:	4911      	ldr	r1, [pc, #68]	@ (8005908 <_dtoa_r+0x588>)
 80058c2:	2000      	movs	r0, #0
 80058c4:	f7fa fd00 	bl	80002c8 <__aeabi_dsub>
 80058c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80058cc:	f7fb f926 	bl	8000b1c <__aeabi_dcmplt>
 80058d0:	2800      	cmp	r0, #0
 80058d2:	f040 80b4 	bne.w	8005a3e <_dtoa_r+0x6be>
 80058d6:	42a6      	cmp	r6, r4
 80058d8:	f43f af70 	beq.w	80057bc <_dtoa_r+0x43c>
 80058dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80058e0:	4b0a      	ldr	r3, [pc, #40]	@ (800590c <_dtoa_r+0x58c>)
 80058e2:	2200      	movs	r2, #0
 80058e4:	f7fa fea8 	bl	8000638 <__aeabi_dmul>
 80058e8:	4b08      	ldr	r3, [pc, #32]	@ (800590c <_dtoa_r+0x58c>)
 80058ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80058ee:	2200      	movs	r2, #0
 80058f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80058f4:	f7fa fea0 	bl	8000638 <__aeabi_dmul>
 80058f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80058fc:	e7c4      	b.n	8005888 <_dtoa_r+0x508>
 80058fe:	bf00      	nop
 8005900:	0800a610 	.word	0x0800a610
 8005904:	0800a5e8 	.word	0x0800a5e8
 8005908:	3ff00000 	.word	0x3ff00000
 800590c:	40240000 	.word	0x40240000
 8005910:	401c0000 	.word	0x401c0000
 8005914:	40140000 	.word	0x40140000
 8005918:	3fe00000 	.word	0x3fe00000
 800591c:	4631      	mov	r1, r6
 800591e:	4628      	mov	r0, r5
 8005920:	f7fa fe8a 	bl	8000638 <__aeabi_dmul>
 8005924:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005928:	9413      	str	r4, [sp, #76]	@ 0x4c
 800592a:	4656      	mov	r6, sl
 800592c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005930:	f7fb f932 	bl	8000b98 <__aeabi_d2iz>
 8005934:	4605      	mov	r5, r0
 8005936:	f7fa fe15 	bl	8000564 <__aeabi_i2d>
 800593a:	4602      	mov	r2, r0
 800593c:	460b      	mov	r3, r1
 800593e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005942:	f7fa fcc1 	bl	80002c8 <__aeabi_dsub>
 8005946:	3530      	adds	r5, #48	@ 0x30
 8005948:	f806 5b01 	strb.w	r5, [r6], #1
 800594c:	4602      	mov	r2, r0
 800594e:	460b      	mov	r3, r1
 8005950:	42a6      	cmp	r6, r4
 8005952:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005956:	f04f 0200 	mov.w	r2, #0
 800595a:	d124      	bne.n	80059a6 <_dtoa_r+0x626>
 800595c:	4baf      	ldr	r3, [pc, #700]	@ (8005c1c <_dtoa_r+0x89c>)
 800595e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005962:	f7fa fcb3 	bl	80002cc <__adddf3>
 8005966:	4602      	mov	r2, r0
 8005968:	460b      	mov	r3, r1
 800596a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800596e:	f7fb f8f3 	bl	8000b58 <__aeabi_dcmpgt>
 8005972:	2800      	cmp	r0, #0
 8005974:	d163      	bne.n	8005a3e <_dtoa_r+0x6be>
 8005976:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800597a:	49a8      	ldr	r1, [pc, #672]	@ (8005c1c <_dtoa_r+0x89c>)
 800597c:	2000      	movs	r0, #0
 800597e:	f7fa fca3 	bl	80002c8 <__aeabi_dsub>
 8005982:	4602      	mov	r2, r0
 8005984:	460b      	mov	r3, r1
 8005986:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800598a:	f7fb f8c7 	bl	8000b1c <__aeabi_dcmplt>
 800598e:	2800      	cmp	r0, #0
 8005990:	f43f af14 	beq.w	80057bc <_dtoa_r+0x43c>
 8005994:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005996:	1e73      	subs	r3, r6, #1
 8005998:	9313      	str	r3, [sp, #76]	@ 0x4c
 800599a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800599e:	2b30      	cmp	r3, #48	@ 0x30
 80059a0:	d0f8      	beq.n	8005994 <_dtoa_r+0x614>
 80059a2:	4647      	mov	r7, r8
 80059a4:	e03b      	b.n	8005a1e <_dtoa_r+0x69e>
 80059a6:	4b9e      	ldr	r3, [pc, #632]	@ (8005c20 <_dtoa_r+0x8a0>)
 80059a8:	f7fa fe46 	bl	8000638 <__aeabi_dmul>
 80059ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059b0:	e7bc      	b.n	800592c <_dtoa_r+0x5ac>
 80059b2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80059b6:	4656      	mov	r6, sl
 80059b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80059bc:	4620      	mov	r0, r4
 80059be:	4629      	mov	r1, r5
 80059c0:	f7fa ff64 	bl	800088c <__aeabi_ddiv>
 80059c4:	f7fb f8e8 	bl	8000b98 <__aeabi_d2iz>
 80059c8:	4680      	mov	r8, r0
 80059ca:	f7fa fdcb 	bl	8000564 <__aeabi_i2d>
 80059ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80059d2:	f7fa fe31 	bl	8000638 <__aeabi_dmul>
 80059d6:	4602      	mov	r2, r0
 80059d8:	460b      	mov	r3, r1
 80059da:	4620      	mov	r0, r4
 80059dc:	4629      	mov	r1, r5
 80059de:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80059e2:	f7fa fc71 	bl	80002c8 <__aeabi_dsub>
 80059e6:	f806 4b01 	strb.w	r4, [r6], #1
 80059ea:	9d03      	ldr	r5, [sp, #12]
 80059ec:	eba6 040a 	sub.w	r4, r6, sl
 80059f0:	42a5      	cmp	r5, r4
 80059f2:	4602      	mov	r2, r0
 80059f4:	460b      	mov	r3, r1
 80059f6:	d133      	bne.n	8005a60 <_dtoa_r+0x6e0>
 80059f8:	f7fa fc68 	bl	80002cc <__adddf3>
 80059fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a00:	4604      	mov	r4, r0
 8005a02:	460d      	mov	r5, r1
 8005a04:	f7fb f8a8 	bl	8000b58 <__aeabi_dcmpgt>
 8005a08:	b9c0      	cbnz	r0, 8005a3c <_dtoa_r+0x6bc>
 8005a0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a0e:	4620      	mov	r0, r4
 8005a10:	4629      	mov	r1, r5
 8005a12:	f7fb f879 	bl	8000b08 <__aeabi_dcmpeq>
 8005a16:	b110      	cbz	r0, 8005a1e <_dtoa_r+0x69e>
 8005a18:	f018 0f01 	tst.w	r8, #1
 8005a1c:	d10e      	bne.n	8005a3c <_dtoa_r+0x6bc>
 8005a1e:	9902      	ldr	r1, [sp, #8]
 8005a20:	4648      	mov	r0, r9
 8005a22:	f000 fbbd 	bl	80061a0 <_Bfree>
 8005a26:	2300      	movs	r3, #0
 8005a28:	7033      	strb	r3, [r6, #0]
 8005a2a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005a2c:	3701      	adds	r7, #1
 8005a2e:	601f      	str	r7, [r3, #0]
 8005a30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	f000 824b 	beq.w	8005ece <_dtoa_r+0xb4e>
 8005a38:	601e      	str	r6, [r3, #0]
 8005a3a:	e248      	b.n	8005ece <_dtoa_r+0xb4e>
 8005a3c:	46b8      	mov	r8, r7
 8005a3e:	4633      	mov	r3, r6
 8005a40:	461e      	mov	r6, r3
 8005a42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005a46:	2a39      	cmp	r2, #57	@ 0x39
 8005a48:	d106      	bne.n	8005a58 <_dtoa_r+0x6d8>
 8005a4a:	459a      	cmp	sl, r3
 8005a4c:	d1f8      	bne.n	8005a40 <_dtoa_r+0x6c0>
 8005a4e:	2230      	movs	r2, #48	@ 0x30
 8005a50:	f108 0801 	add.w	r8, r8, #1
 8005a54:	f88a 2000 	strb.w	r2, [sl]
 8005a58:	781a      	ldrb	r2, [r3, #0]
 8005a5a:	3201      	adds	r2, #1
 8005a5c:	701a      	strb	r2, [r3, #0]
 8005a5e:	e7a0      	b.n	80059a2 <_dtoa_r+0x622>
 8005a60:	4b6f      	ldr	r3, [pc, #444]	@ (8005c20 <_dtoa_r+0x8a0>)
 8005a62:	2200      	movs	r2, #0
 8005a64:	f7fa fde8 	bl	8000638 <__aeabi_dmul>
 8005a68:	2200      	movs	r2, #0
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	4604      	mov	r4, r0
 8005a6e:	460d      	mov	r5, r1
 8005a70:	f7fb f84a 	bl	8000b08 <__aeabi_dcmpeq>
 8005a74:	2800      	cmp	r0, #0
 8005a76:	d09f      	beq.n	80059b8 <_dtoa_r+0x638>
 8005a78:	e7d1      	b.n	8005a1e <_dtoa_r+0x69e>
 8005a7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a7c:	2a00      	cmp	r2, #0
 8005a7e:	f000 80ea 	beq.w	8005c56 <_dtoa_r+0x8d6>
 8005a82:	9a07      	ldr	r2, [sp, #28]
 8005a84:	2a01      	cmp	r2, #1
 8005a86:	f300 80cd 	bgt.w	8005c24 <_dtoa_r+0x8a4>
 8005a8a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005a8c:	2a00      	cmp	r2, #0
 8005a8e:	f000 80c1 	beq.w	8005c14 <_dtoa_r+0x894>
 8005a92:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005a96:	9c08      	ldr	r4, [sp, #32]
 8005a98:	9e00      	ldr	r6, [sp, #0]
 8005a9a:	9a00      	ldr	r2, [sp, #0]
 8005a9c:	441a      	add	r2, r3
 8005a9e:	9200      	str	r2, [sp, #0]
 8005aa0:	9a06      	ldr	r2, [sp, #24]
 8005aa2:	2101      	movs	r1, #1
 8005aa4:	441a      	add	r2, r3
 8005aa6:	4648      	mov	r0, r9
 8005aa8:	9206      	str	r2, [sp, #24]
 8005aaa:	f000 fc77 	bl	800639c <__i2b>
 8005aae:	4605      	mov	r5, r0
 8005ab0:	b166      	cbz	r6, 8005acc <_dtoa_r+0x74c>
 8005ab2:	9b06      	ldr	r3, [sp, #24]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	dd09      	ble.n	8005acc <_dtoa_r+0x74c>
 8005ab8:	42b3      	cmp	r3, r6
 8005aba:	9a00      	ldr	r2, [sp, #0]
 8005abc:	bfa8      	it	ge
 8005abe:	4633      	movge	r3, r6
 8005ac0:	1ad2      	subs	r2, r2, r3
 8005ac2:	9200      	str	r2, [sp, #0]
 8005ac4:	9a06      	ldr	r2, [sp, #24]
 8005ac6:	1af6      	subs	r6, r6, r3
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	9306      	str	r3, [sp, #24]
 8005acc:	9b08      	ldr	r3, [sp, #32]
 8005ace:	b30b      	cbz	r3, 8005b14 <_dtoa_r+0x794>
 8005ad0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	f000 80c6 	beq.w	8005c64 <_dtoa_r+0x8e4>
 8005ad8:	2c00      	cmp	r4, #0
 8005ada:	f000 80c0 	beq.w	8005c5e <_dtoa_r+0x8de>
 8005ade:	4629      	mov	r1, r5
 8005ae0:	4622      	mov	r2, r4
 8005ae2:	4648      	mov	r0, r9
 8005ae4:	f000 fd12 	bl	800650c <__pow5mult>
 8005ae8:	9a02      	ldr	r2, [sp, #8]
 8005aea:	4601      	mov	r1, r0
 8005aec:	4605      	mov	r5, r0
 8005aee:	4648      	mov	r0, r9
 8005af0:	f000 fc6a 	bl	80063c8 <__multiply>
 8005af4:	9902      	ldr	r1, [sp, #8]
 8005af6:	4680      	mov	r8, r0
 8005af8:	4648      	mov	r0, r9
 8005afa:	f000 fb51 	bl	80061a0 <_Bfree>
 8005afe:	9b08      	ldr	r3, [sp, #32]
 8005b00:	1b1b      	subs	r3, r3, r4
 8005b02:	9308      	str	r3, [sp, #32]
 8005b04:	f000 80b1 	beq.w	8005c6a <_dtoa_r+0x8ea>
 8005b08:	9a08      	ldr	r2, [sp, #32]
 8005b0a:	4641      	mov	r1, r8
 8005b0c:	4648      	mov	r0, r9
 8005b0e:	f000 fcfd 	bl	800650c <__pow5mult>
 8005b12:	9002      	str	r0, [sp, #8]
 8005b14:	2101      	movs	r1, #1
 8005b16:	4648      	mov	r0, r9
 8005b18:	f000 fc40 	bl	800639c <__i2b>
 8005b1c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b1e:	4604      	mov	r4, r0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	f000 81d8 	beq.w	8005ed6 <_dtoa_r+0xb56>
 8005b26:	461a      	mov	r2, r3
 8005b28:	4601      	mov	r1, r0
 8005b2a:	4648      	mov	r0, r9
 8005b2c:	f000 fcee 	bl	800650c <__pow5mult>
 8005b30:	9b07      	ldr	r3, [sp, #28]
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	4604      	mov	r4, r0
 8005b36:	f300 809f 	bgt.w	8005c78 <_dtoa_r+0x8f8>
 8005b3a:	9b04      	ldr	r3, [sp, #16]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	f040 8097 	bne.w	8005c70 <_dtoa_r+0x8f0>
 8005b42:	9b05      	ldr	r3, [sp, #20]
 8005b44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	f040 8093 	bne.w	8005c74 <_dtoa_r+0x8f4>
 8005b4e:	9b05      	ldr	r3, [sp, #20]
 8005b50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005b54:	0d1b      	lsrs	r3, r3, #20
 8005b56:	051b      	lsls	r3, r3, #20
 8005b58:	b133      	cbz	r3, 8005b68 <_dtoa_r+0x7e8>
 8005b5a:	9b00      	ldr	r3, [sp, #0]
 8005b5c:	3301      	adds	r3, #1
 8005b5e:	9300      	str	r3, [sp, #0]
 8005b60:	9b06      	ldr	r3, [sp, #24]
 8005b62:	3301      	adds	r3, #1
 8005b64:	9306      	str	r3, [sp, #24]
 8005b66:	2301      	movs	r3, #1
 8005b68:	9308      	str	r3, [sp, #32]
 8005b6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	f000 81b8 	beq.w	8005ee2 <_dtoa_r+0xb62>
 8005b72:	6923      	ldr	r3, [r4, #16]
 8005b74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005b78:	6918      	ldr	r0, [r3, #16]
 8005b7a:	f000 fbc3 	bl	8006304 <__hi0bits>
 8005b7e:	f1c0 0020 	rsb	r0, r0, #32
 8005b82:	9b06      	ldr	r3, [sp, #24]
 8005b84:	4418      	add	r0, r3
 8005b86:	f010 001f 	ands.w	r0, r0, #31
 8005b8a:	f000 8082 	beq.w	8005c92 <_dtoa_r+0x912>
 8005b8e:	f1c0 0320 	rsb	r3, r0, #32
 8005b92:	2b04      	cmp	r3, #4
 8005b94:	dd73      	ble.n	8005c7e <_dtoa_r+0x8fe>
 8005b96:	9b00      	ldr	r3, [sp, #0]
 8005b98:	f1c0 001c 	rsb	r0, r0, #28
 8005b9c:	4403      	add	r3, r0
 8005b9e:	9300      	str	r3, [sp, #0]
 8005ba0:	9b06      	ldr	r3, [sp, #24]
 8005ba2:	4403      	add	r3, r0
 8005ba4:	4406      	add	r6, r0
 8005ba6:	9306      	str	r3, [sp, #24]
 8005ba8:	9b00      	ldr	r3, [sp, #0]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	dd05      	ble.n	8005bba <_dtoa_r+0x83a>
 8005bae:	9902      	ldr	r1, [sp, #8]
 8005bb0:	461a      	mov	r2, r3
 8005bb2:	4648      	mov	r0, r9
 8005bb4:	f000 fd04 	bl	80065c0 <__lshift>
 8005bb8:	9002      	str	r0, [sp, #8]
 8005bba:	9b06      	ldr	r3, [sp, #24]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	dd05      	ble.n	8005bcc <_dtoa_r+0x84c>
 8005bc0:	4621      	mov	r1, r4
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	4648      	mov	r0, r9
 8005bc6:	f000 fcfb 	bl	80065c0 <__lshift>
 8005bca:	4604      	mov	r4, r0
 8005bcc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d061      	beq.n	8005c96 <_dtoa_r+0x916>
 8005bd2:	9802      	ldr	r0, [sp, #8]
 8005bd4:	4621      	mov	r1, r4
 8005bd6:	f000 fd5f 	bl	8006698 <__mcmp>
 8005bda:	2800      	cmp	r0, #0
 8005bdc:	da5b      	bge.n	8005c96 <_dtoa_r+0x916>
 8005bde:	2300      	movs	r3, #0
 8005be0:	9902      	ldr	r1, [sp, #8]
 8005be2:	220a      	movs	r2, #10
 8005be4:	4648      	mov	r0, r9
 8005be6:	f000 fafd 	bl	80061e4 <__multadd>
 8005bea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bec:	9002      	str	r0, [sp, #8]
 8005bee:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	f000 8177 	beq.w	8005ee6 <_dtoa_r+0xb66>
 8005bf8:	4629      	mov	r1, r5
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	220a      	movs	r2, #10
 8005bfe:	4648      	mov	r0, r9
 8005c00:	f000 faf0 	bl	80061e4 <__multadd>
 8005c04:	f1bb 0f00 	cmp.w	fp, #0
 8005c08:	4605      	mov	r5, r0
 8005c0a:	dc6f      	bgt.n	8005cec <_dtoa_r+0x96c>
 8005c0c:	9b07      	ldr	r3, [sp, #28]
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	dc49      	bgt.n	8005ca6 <_dtoa_r+0x926>
 8005c12:	e06b      	b.n	8005cec <_dtoa_r+0x96c>
 8005c14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005c16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005c1a:	e73c      	b.n	8005a96 <_dtoa_r+0x716>
 8005c1c:	3fe00000 	.word	0x3fe00000
 8005c20:	40240000 	.word	0x40240000
 8005c24:	9b03      	ldr	r3, [sp, #12]
 8005c26:	1e5c      	subs	r4, r3, #1
 8005c28:	9b08      	ldr	r3, [sp, #32]
 8005c2a:	42a3      	cmp	r3, r4
 8005c2c:	db09      	blt.n	8005c42 <_dtoa_r+0x8c2>
 8005c2e:	1b1c      	subs	r4, r3, r4
 8005c30:	9b03      	ldr	r3, [sp, #12]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	f6bf af30 	bge.w	8005a98 <_dtoa_r+0x718>
 8005c38:	9b00      	ldr	r3, [sp, #0]
 8005c3a:	9a03      	ldr	r2, [sp, #12]
 8005c3c:	1a9e      	subs	r6, r3, r2
 8005c3e:	2300      	movs	r3, #0
 8005c40:	e72b      	b.n	8005a9a <_dtoa_r+0x71a>
 8005c42:	9b08      	ldr	r3, [sp, #32]
 8005c44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005c46:	9408      	str	r4, [sp, #32]
 8005c48:	1ae3      	subs	r3, r4, r3
 8005c4a:	441a      	add	r2, r3
 8005c4c:	9e00      	ldr	r6, [sp, #0]
 8005c4e:	9b03      	ldr	r3, [sp, #12]
 8005c50:	920d      	str	r2, [sp, #52]	@ 0x34
 8005c52:	2400      	movs	r4, #0
 8005c54:	e721      	b.n	8005a9a <_dtoa_r+0x71a>
 8005c56:	9c08      	ldr	r4, [sp, #32]
 8005c58:	9e00      	ldr	r6, [sp, #0]
 8005c5a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005c5c:	e728      	b.n	8005ab0 <_dtoa_r+0x730>
 8005c5e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005c62:	e751      	b.n	8005b08 <_dtoa_r+0x788>
 8005c64:	9a08      	ldr	r2, [sp, #32]
 8005c66:	9902      	ldr	r1, [sp, #8]
 8005c68:	e750      	b.n	8005b0c <_dtoa_r+0x78c>
 8005c6a:	f8cd 8008 	str.w	r8, [sp, #8]
 8005c6e:	e751      	b.n	8005b14 <_dtoa_r+0x794>
 8005c70:	2300      	movs	r3, #0
 8005c72:	e779      	b.n	8005b68 <_dtoa_r+0x7e8>
 8005c74:	9b04      	ldr	r3, [sp, #16]
 8005c76:	e777      	b.n	8005b68 <_dtoa_r+0x7e8>
 8005c78:	2300      	movs	r3, #0
 8005c7a:	9308      	str	r3, [sp, #32]
 8005c7c:	e779      	b.n	8005b72 <_dtoa_r+0x7f2>
 8005c7e:	d093      	beq.n	8005ba8 <_dtoa_r+0x828>
 8005c80:	9a00      	ldr	r2, [sp, #0]
 8005c82:	331c      	adds	r3, #28
 8005c84:	441a      	add	r2, r3
 8005c86:	9200      	str	r2, [sp, #0]
 8005c88:	9a06      	ldr	r2, [sp, #24]
 8005c8a:	441a      	add	r2, r3
 8005c8c:	441e      	add	r6, r3
 8005c8e:	9206      	str	r2, [sp, #24]
 8005c90:	e78a      	b.n	8005ba8 <_dtoa_r+0x828>
 8005c92:	4603      	mov	r3, r0
 8005c94:	e7f4      	b.n	8005c80 <_dtoa_r+0x900>
 8005c96:	9b03      	ldr	r3, [sp, #12]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	46b8      	mov	r8, r7
 8005c9c:	dc20      	bgt.n	8005ce0 <_dtoa_r+0x960>
 8005c9e:	469b      	mov	fp, r3
 8005ca0:	9b07      	ldr	r3, [sp, #28]
 8005ca2:	2b02      	cmp	r3, #2
 8005ca4:	dd1e      	ble.n	8005ce4 <_dtoa_r+0x964>
 8005ca6:	f1bb 0f00 	cmp.w	fp, #0
 8005caa:	f47f adb1 	bne.w	8005810 <_dtoa_r+0x490>
 8005cae:	4621      	mov	r1, r4
 8005cb0:	465b      	mov	r3, fp
 8005cb2:	2205      	movs	r2, #5
 8005cb4:	4648      	mov	r0, r9
 8005cb6:	f000 fa95 	bl	80061e4 <__multadd>
 8005cba:	4601      	mov	r1, r0
 8005cbc:	4604      	mov	r4, r0
 8005cbe:	9802      	ldr	r0, [sp, #8]
 8005cc0:	f000 fcea 	bl	8006698 <__mcmp>
 8005cc4:	2800      	cmp	r0, #0
 8005cc6:	f77f ada3 	ble.w	8005810 <_dtoa_r+0x490>
 8005cca:	4656      	mov	r6, sl
 8005ccc:	2331      	movs	r3, #49	@ 0x31
 8005cce:	f806 3b01 	strb.w	r3, [r6], #1
 8005cd2:	f108 0801 	add.w	r8, r8, #1
 8005cd6:	e59f      	b.n	8005818 <_dtoa_r+0x498>
 8005cd8:	9c03      	ldr	r4, [sp, #12]
 8005cda:	46b8      	mov	r8, r7
 8005cdc:	4625      	mov	r5, r4
 8005cde:	e7f4      	b.n	8005cca <_dtoa_r+0x94a>
 8005ce0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8005ce4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	f000 8101 	beq.w	8005eee <_dtoa_r+0xb6e>
 8005cec:	2e00      	cmp	r6, #0
 8005cee:	dd05      	ble.n	8005cfc <_dtoa_r+0x97c>
 8005cf0:	4629      	mov	r1, r5
 8005cf2:	4632      	mov	r2, r6
 8005cf4:	4648      	mov	r0, r9
 8005cf6:	f000 fc63 	bl	80065c0 <__lshift>
 8005cfa:	4605      	mov	r5, r0
 8005cfc:	9b08      	ldr	r3, [sp, #32]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d05c      	beq.n	8005dbc <_dtoa_r+0xa3c>
 8005d02:	6869      	ldr	r1, [r5, #4]
 8005d04:	4648      	mov	r0, r9
 8005d06:	f000 fa0b 	bl	8006120 <_Balloc>
 8005d0a:	4606      	mov	r6, r0
 8005d0c:	b928      	cbnz	r0, 8005d1a <_dtoa_r+0x99a>
 8005d0e:	4b82      	ldr	r3, [pc, #520]	@ (8005f18 <_dtoa_r+0xb98>)
 8005d10:	4602      	mov	r2, r0
 8005d12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005d16:	f7ff bb4a 	b.w	80053ae <_dtoa_r+0x2e>
 8005d1a:	692a      	ldr	r2, [r5, #16]
 8005d1c:	3202      	adds	r2, #2
 8005d1e:	0092      	lsls	r2, r2, #2
 8005d20:	f105 010c 	add.w	r1, r5, #12
 8005d24:	300c      	adds	r0, #12
 8005d26:	f001 ff69 	bl	8007bfc <memcpy>
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	4631      	mov	r1, r6
 8005d2e:	4648      	mov	r0, r9
 8005d30:	f000 fc46 	bl	80065c0 <__lshift>
 8005d34:	f10a 0301 	add.w	r3, sl, #1
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	eb0a 030b 	add.w	r3, sl, fp
 8005d3e:	9308      	str	r3, [sp, #32]
 8005d40:	9b04      	ldr	r3, [sp, #16]
 8005d42:	f003 0301 	and.w	r3, r3, #1
 8005d46:	462f      	mov	r7, r5
 8005d48:	9306      	str	r3, [sp, #24]
 8005d4a:	4605      	mov	r5, r0
 8005d4c:	9b00      	ldr	r3, [sp, #0]
 8005d4e:	9802      	ldr	r0, [sp, #8]
 8005d50:	4621      	mov	r1, r4
 8005d52:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8005d56:	f7ff fa89 	bl	800526c <quorem>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	3330      	adds	r3, #48	@ 0x30
 8005d5e:	9003      	str	r0, [sp, #12]
 8005d60:	4639      	mov	r1, r7
 8005d62:	9802      	ldr	r0, [sp, #8]
 8005d64:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d66:	f000 fc97 	bl	8006698 <__mcmp>
 8005d6a:	462a      	mov	r2, r5
 8005d6c:	9004      	str	r0, [sp, #16]
 8005d6e:	4621      	mov	r1, r4
 8005d70:	4648      	mov	r0, r9
 8005d72:	f000 fcad 	bl	80066d0 <__mdiff>
 8005d76:	68c2      	ldr	r2, [r0, #12]
 8005d78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d7a:	4606      	mov	r6, r0
 8005d7c:	bb02      	cbnz	r2, 8005dc0 <_dtoa_r+0xa40>
 8005d7e:	4601      	mov	r1, r0
 8005d80:	9802      	ldr	r0, [sp, #8]
 8005d82:	f000 fc89 	bl	8006698 <__mcmp>
 8005d86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d88:	4602      	mov	r2, r0
 8005d8a:	4631      	mov	r1, r6
 8005d8c:	4648      	mov	r0, r9
 8005d8e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005d90:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d92:	f000 fa05 	bl	80061a0 <_Bfree>
 8005d96:	9b07      	ldr	r3, [sp, #28]
 8005d98:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005d9a:	9e00      	ldr	r6, [sp, #0]
 8005d9c:	ea42 0103 	orr.w	r1, r2, r3
 8005da0:	9b06      	ldr	r3, [sp, #24]
 8005da2:	4319      	orrs	r1, r3
 8005da4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005da6:	d10d      	bne.n	8005dc4 <_dtoa_r+0xa44>
 8005da8:	2b39      	cmp	r3, #57	@ 0x39
 8005daa:	d027      	beq.n	8005dfc <_dtoa_r+0xa7c>
 8005dac:	9a04      	ldr	r2, [sp, #16]
 8005dae:	2a00      	cmp	r2, #0
 8005db0:	dd01      	ble.n	8005db6 <_dtoa_r+0xa36>
 8005db2:	9b03      	ldr	r3, [sp, #12]
 8005db4:	3331      	adds	r3, #49	@ 0x31
 8005db6:	f88b 3000 	strb.w	r3, [fp]
 8005dba:	e52e      	b.n	800581a <_dtoa_r+0x49a>
 8005dbc:	4628      	mov	r0, r5
 8005dbe:	e7b9      	b.n	8005d34 <_dtoa_r+0x9b4>
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	e7e2      	b.n	8005d8a <_dtoa_r+0xa0a>
 8005dc4:	9904      	ldr	r1, [sp, #16]
 8005dc6:	2900      	cmp	r1, #0
 8005dc8:	db04      	blt.n	8005dd4 <_dtoa_r+0xa54>
 8005dca:	9807      	ldr	r0, [sp, #28]
 8005dcc:	4301      	orrs	r1, r0
 8005dce:	9806      	ldr	r0, [sp, #24]
 8005dd0:	4301      	orrs	r1, r0
 8005dd2:	d120      	bne.n	8005e16 <_dtoa_r+0xa96>
 8005dd4:	2a00      	cmp	r2, #0
 8005dd6:	ddee      	ble.n	8005db6 <_dtoa_r+0xa36>
 8005dd8:	9902      	ldr	r1, [sp, #8]
 8005dda:	9300      	str	r3, [sp, #0]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	4648      	mov	r0, r9
 8005de0:	f000 fbee 	bl	80065c0 <__lshift>
 8005de4:	4621      	mov	r1, r4
 8005de6:	9002      	str	r0, [sp, #8]
 8005de8:	f000 fc56 	bl	8006698 <__mcmp>
 8005dec:	2800      	cmp	r0, #0
 8005dee:	9b00      	ldr	r3, [sp, #0]
 8005df0:	dc02      	bgt.n	8005df8 <_dtoa_r+0xa78>
 8005df2:	d1e0      	bne.n	8005db6 <_dtoa_r+0xa36>
 8005df4:	07da      	lsls	r2, r3, #31
 8005df6:	d5de      	bpl.n	8005db6 <_dtoa_r+0xa36>
 8005df8:	2b39      	cmp	r3, #57	@ 0x39
 8005dfa:	d1da      	bne.n	8005db2 <_dtoa_r+0xa32>
 8005dfc:	2339      	movs	r3, #57	@ 0x39
 8005dfe:	f88b 3000 	strb.w	r3, [fp]
 8005e02:	4633      	mov	r3, r6
 8005e04:	461e      	mov	r6, r3
 8005e06:	3b01      	subs	r3, #1
 8005e08:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005e0c:	2a39      	cmp	r2, #57	@ 0x39
 8005e0e:	d04e      	beq.n	8005eae <_dtoa_r+0xb2e>
 8005e10:	3201      	adds	r2, #1
 8005e12:	701a      	strb	r2, [r3, #0]
 8005e14:	e501      	b.n	800581a <_dtoa_r+0x49a>
 8005e16:	2a00      	cmp	r2, #0
 8005e18:	dd03      	ble.n	8005e22 <_dtoa_r+0xaa2>
 8005e1a:	2b39      	cmp	r3, #57	@ 0x39
 8005e1c:	d0ee      	beq.n	8005dfc <_dtoa_r+0xa7c>
 8005e1e:	3301      	adds	r3, #1
 8005e20:	e7c9      	b.n	8005db6 <_dtoa_r+0xa36>
 8005e22:	9a00      	ldr	r2, [sp, #0]
 8005e24:	9908      	ldr	r1, [sp, #32]
 8005e26:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005e2a:	428a      	cmp	r2, r1
 8005e2c:	d028      	beq.n	8005e80 <_dtoa_r+0xb00>
 8005e2e:	9902      	ldr	r1, [sp, #8]
 8005e30:	2300      	movs	r3, #0
 8005e32:	220a      	movs	r2, #10
 8005e34:	4648      	mov	r0, r9
 8005e36:	f000 f9d5 	bl	80061e4 <__multadd>
 8005e3a:	42af      	cmp	r7, r5
 8005e3c:	9002      	str	r0, [sp, #8]
 8005e3e:	f04f 0300 	mov.w	r3, #0
 8005e42:	f04f 020a 	mov.w	r2, #10
 8005e46:	4639      	mov	r1, r7
 8005e48:	4648      	mov	r0, r9
 8005e4a:	d107      	bne.n	8005e5c <_dtoa_r+0xadc>
 8005e4c:	f000 f9ca 	bl	80061e4 <__multadd>
 8005e50:	4607      	mov	r7, r0
 8005e52:	4605      	mov	r5, r0
 8005e54:	9b00      	ldr	r3, [sp, #0]
 8005e56:	3301      	adds	r3, #1
 8005e58:	9300      	str	r3, [sp, #0]
 8005e5a:	e777      	b.n	8005d4c <_dtoa_r+0x9cc>
 8005e5c:	f000 f9c2 	bl	80061e4 <__multadd>
 8005e60:	4629      	mov	r1, r5
 8005e62:	4607      	mov	r7, r0
 8005e64:	2300      	movs	r3, #0
 8005e66:	220a      	movs	r2, #10
 8005e68:	4648      	mov	r0, r9
 8005e6a:	f000 f9bb 	bl	80061e4 <__multadd>
 8005e6e:	4605      	mov	r5, r0
 8005e70:	e7f0      	b.n	8005e54 <_dtoa_r+0xad4>
 8005e72:	f1bb 0f00 	cmp.w	fp, #0
 8005e76:	bfcc      	ite	gt
 8005e78:	465e      	movgt	r6, fp
 8005e7a:	2601      	movle	r6, #1
 8005e7c:	4456      	add	r6, sl
 8005e7e:	2700      	movs	r7, #0
 8005e80:	9902      	ldr	r1, [sp, #8]
 8005e82:	9300      	str	r3, [sp, #0]
 8005e84:	2201      	movs	r2, #1
 8005e86:	4648      	mov	r0, r9
 8005e88:	f000 fb9a 	bl	80065c0 <__lshift>
 8005e8c:	4621      	mov	r1, r4
 8005e8e:	9002      	str	r0, [sp, #8]
 8005e90:	f000 fc02 	bl	8006698 <__mcmp>
 8005e94:	2800      	cmp	r0, #0
 8005e96:	dcb4      	bgt.n	8005e02 <_dtoa_r+0xa82>
 8005e98:	d102      	bne.n	8005ea0 <_dtoa_r+0xb20>
 8005e9a:	9b00      	ldr	r3, [sp, #0]
 8005e9c:	07db      	lsls	r3, r3, #31
 8005e9e:	d4b0      	bmi.n	8005e02 <_dtoa_r+0xa82>
 8005ea0:	4633      	mov	r3, r6
 8005ea2:	461e      	mov	r6, r3
 8005ea4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ea8:	2a30      	cmp	r2, #48	@ 0x30
 8005eaa:	d0fa      	beq.n	8005ea2 <_dtoa_r+0xb22>
 8005eac:	e4b5      	b.n	800581a <_dtoa_r+0x49a>
 8005eae:	459a      	cmp	sl, r3
 8005eb0:	d1a8      	bne.n	8005e04 <_dtoa_r+0xa84>
 8005eb2:	2331      	movs	r3, #49	@ 0x31
 8005eb4:	f108 0801 	add.w	r8, r8, #1
 8005eb8:	f88a 3000 	strb.w	r3, [sl]
 8005ebc:	e4ad      	b.n	800581a <_dtoa_r+0x49a>
 8005ebe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ec0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005f1c <_dtoa_r+0xb9c>
 8005ec4:	b11b      	cbz	r3, 8005ece <_dtoa_r+0xb4e>
 8005ec6:	f10a 0308 	add.w	r3, sl, #8
 8005eca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005ecc:	6013      	str	r3, [r2, #0]
 8005ece:	4650      	mov	r0, sl
 8005ed0:	b017      	add	sp, #92	@ 0x5c
 8005ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ed6:	9b07      	ldr	r3, [sp, #28]
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	f77f ae2e 	ble.w	8005b3a <_dtoa_r+0x7ba>
 8005ede:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ee0:	9308      	str	r3, [sp, #32]
 8005ee2:	2001      	movs	r0, #1
 8005ee4:	e64d      	b.n	8005b82 <_dtoa_r+0x802>
 8005ee6:	f1bb 0f00 	cmp.w	fp, #0
 8005eea:	f77f aed9 	ble.w	8005ca0 <_dtoa_r+0x920>
 8005eee:	4656      	mov	r6, sl
 8005ef0:	9802      	ldr	r0, [sp, #8]
 8005ef2:	4621      	mov	r1, r4
 8005ef4:	f7ff f9ba 	bl	800526c <quorem>
 8005ef8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005efc:	f806 3b01 	strb.w	r3, [r6], #1
 8005f00:	eba6 020a 	sub.w	r2, r6, sl
 8005f04:	4593      	cmp	fp, r2
 8005f06:	ddb4      	ble.n	8005e72 <_dtoa_r+0xaf2>
 8005f08:	9902      	ldr	r1, [sp, #8]
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	220a      	movs	r2, #10
 8005f0e:	4648      	mov	r0, r9
 8005f10:	f000 f968 	bl	80061e4 <__multadd>
 8005f14:	9002      	str	r0, [sp, #8]
 8005f16:	e7eb      	b.n	8005ef0 <_dtoa_r+0xb70>
 8005f18:	0800a4b9 	.word	0x0800a4b9
 8005f1c:	0800a43d 	.word	0x0800a43d

08005f20 <_free_r>:
 8005f20:	b538      	push	{r3, r4, r5, lr}
 8005f22:	4605      	mov	r5, r0
 8005f24:	2900      	cmp	r1, #0
 8005f26:	d041      	beq.n	8005fac <_free_r+0x8c>
 8005f28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f2c:	1f0c      	subs	r4, r1, #4
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	bfb8      	it	lt
 8005f32:	18e4      	addlt	r4, r4, r3
 8005f34:	f000 f8e8 	bl	8006108 <__malloc_lock>
 8005f38:	4a1d      	ldr	r2, [pc, #116]	@ (8005fb0 <_free_r+0x90>)
 8005f3a:	6813      	ldr	r3, [r2, #0]
 8005f3c:	b933      	cbnz	r3, 8005f4c <_free_r+0x2c>
 8005f3e:	6063      	str	r3, [r4, #4]
 8005f40:	6014      	str	r4, [r2, #0]
 8005f42:	4628      	mov	r0, r5
 8005f44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f48:	f000 b8e4 	b.w	8006114 <__malloc_unlock>
 8005f4c:	42a3      	cmp	r3, r4
 8005f4e:	d908      	bls.n	8005f62 <_free_r+0x42>
 8005f50:	6820      	ldr	r0, [r4, #0]
 8005f52:	1821      	adds	r1, r4, r0
 8005f54:	428b      	cmp	r3, r1
 8005f56:	bf01      	itttt	eq
 8005f58:	6819      	ldreq	r1, [r3, #0]
 8005f5a:	685b      	ldreq	r3, [r3, #4]
 8005f5c:	1809      	addeq	r1, r1, r0
 8005f5e:	6021      	streq	r1, [r4, #0]
 8005f60:	e7ed      	b.n	8005f3e <_free_r+0x1e>
 8005f62:	461a      	mov	r2, r3
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	b10b      	cbz	r3, 8005f6c <_free_r+0x4c>
 8005f68:	42a3      	cmp	r3, r4
 8005f6a:	d9fa      	bls.n	8005f62 <_free_r+0x42>
 8005f6c:	6811      	ldr	r1, [r2, #0]
 8005f6e:	1850      	adds	r0, r2, r1
 8005f70:	42a0      	cmp	r0, r4
 8005f72:	d10b      	bne.n	8005f8c <_free_r+0x6c>
 8005f74:	6820      	ldr	r0, [r4, #0]
 8005f76:	4401      	add	r1, r0
 8005f78:	1850      	adds	r0, r2, r1
 8005f7a:	4283      	cmp	r3, r0
 8005f7c:	6011      	str	r1, [r2, #0]
 8005f7e:	d1e0      	bne.n	8005f42 <_free_r+0x22>
 8005f80:	6818      	ldr	r0, [r3, #0]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	6053      	str	r3, [r2, #4]
 8005f86:	4408      	add	r0, r1
 8005f88:	6010      	str	r0, [r2, #0]
 8005f8a:	e7da      	b.n	8005f42 <_free_r+0x22>
 8005f8c:	d902      	bls.n	8005f94 <_free_r+0x74>
 8005f8e:	230c      	movs	r3, #12
 8005f90:	602b      	str	r3, [r5, #0]
 8005f92:	e7d6      	b.n	8005f42 <_free_r+0x22>
 8005f94:	6820      	ldr	r0, [r4, #0]
 8005f96:	1821      	adds	r1, r4, r0
 8005f98:	428b      	cmp	r3, r1
 8005f9a:	bf04      	itt	eq
 8005f9c:	6819      	ldreq	r1, [r3, #0]
 8005f9e:	685b      	ldreq	r3, [r3, #4]
 8005fa0:	6063      	str	r3, [r4, #4]
 8005fa2:	bf04      	itt	eq
 8005fa4:	1809      	addeq	r1, r1, r0
 8005fa6:	6021      	streq	r1, [r4, #0]
 8005fa8:	6054      	str	r4, [r2, #4]
 8005faa:	e7ca      	b.n	8005f42 <_free_r+0x22>
 8005fac:	bd38      	pop	{r3, r4, r5, pc}
 8005fae:	bf00      	nop
 8005fb0:	200003fc 	.word	0x200003fc

08005fb4 <malloc>:
 8005fb4:	4b02      	ldr	r3, [pc, #8]	@ (8005fc0 <malloc+0xc>)
 8005fb6:	4601      	mov	r1, r0
 8005fb8:	6818      	ldr	r0, [r3, #0]
 8005fba:	f000 b825 	b.w	8006008 <_malloc_r>
 8005fbe:	bf00      	nop
 8005fc0:	2000001c 	.word	0x2000001c

08005fc4 <sbrk_aligned>:
 8005fc4:	b570      	push	{r4, r5, r6, lr}
 8005fc6:	4e0f      	ldr	r6, [pc, #60]	@ (8006004 <sbrk_aligned+0x40>)
 8005fc8:	460c      	mov	r4, r1
 8005fca:	6831      	ldr	r1, [r6, #0]
 8005fcc:	4605      	mov	r5, r0
 8005fce:	b911      	cbnz	r1, 8005fd6 <sbrk_aligned+0x12>
 8005fd0:	f001 fe04 	bl	8007bdc <_sbrk_r>
 8005fd4:	6030      	str	r0, [r6, #0]
 8005fd6:	4621      	mov	r1, r4
 8005fd8:	4628      	mov	r0, r5
 8005fda:	f001 fdff 	bl	8007bdc <_sbrk_r>
 8005fde:	1c43      	adds	r3, r0, #1
 8005fe0:	d103      	bne.n	8005fea <sbrk_aligned+0x26>
 8005fe2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005fe6:	4620      	mov	r0, r4
 8005fe8:	bd70      	pop	{r4, r5, r6, pc}
 8005fea:	1cc4      	adds	r4, r0, #3
 8005fec:	f024 0403 	bic.w	r4, r4, #3
 8005ff0:	42a0      	cmp	r0, r4
 8005ff2:	d0f8      	beq.n	8005fe6 <sbrk_aligned+0x22>
 8005ff4:	1a21      	subs	r1, r4, r0
 8005ff6:	4628      	mov	r0, r5
 8005ff8:	f001 fdf0 	bl	8007bdc <_sbrk_r>
 8005ffc:	3001      	adds	r0, #1
 8005ffe:	d1f2      	bne.n	8005fe6 <sbrk_aligned+0x22>
 8006000:	e7ef      	b.n	8005fe2 <sbrk_aligned+0x1e>
 8006002:	bf00      	nop
 8006004:	200003f8 	.word	0x200003f8

08006008 <_malloc_r>:
 8006008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800600c:	1ccd      	adds	r5, r1, #3
 800600e:	f025 0503 	bic.w	r5, r5, #3
 8006012:	3508      	adds	r5, #8
 8006014:	2d0c      	cmp	r5, #12
 8006016:	bf38      	it	cc
 8006018:	250c      	movcc	r5, #12
 800601a:	2d00      	cmp	r5, #0
 800601c:	4606      	mov	r6, r0
 800601e:	db01      	blt.n	8006024 <_malloc_r+0x1c>
 8006020:	42a9      	cmp	r1, r5
 8006022:	d904      	bls.n	800602e <_malloc_r+0x26>
 8006024:	230c      	movs	r3, #12
 8006026:	6033      	str	r3, [r6, #0]
 8006028:	2000      	movs	r0, #0
 800602a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800602e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006104 <_malloc_r+0xfc>
 8006032:	f000 f869 	bl	8006108 <__malloc_lock>
 8006036:	f8d8 3000 	ldr.w	r3, [r8]
 800603a:	461c      	mov	r4, r3
 800603c:	bb44      	cbnz	r4, 8006090 <_malloc_r+0x88>
 800603e:	4629      	mov	r1, r5
 8006040:	4630      	mov	r0, r6
 8006042:	f7ff ffbf 	bl	8005fc4 <sbrk_aligned>
 8006046:	1c43      	adds	r3, r0, #1
 8006048:	4604      	mov	r4, r0
 800604a:	d158      	bne.n	80060fe <_malloc_r+0xf6>
 800604c:	f8d8 4000 	ldr.w	r4, [r8]
 8006050:	4627      	mov	r7, r4
 8006052:	2f00      	cmp	r7, #0
 8006054:	d143      	bne.n	80060de <_malloc_r+0xd6>
 8006056:	2c00      	cmp	r4, #0
 8006058:	d04b      	beq.n	80060f2 <_malloc_r+0xea>
 800605a:	6823      	ldr	r3, [r4, #0]
 800605c:	4639      	mov	r1, r7
 800605e:	4630      	mov	r0, r6
 8006060:	eb04 0903 	add.w	r9, r4, r3
 8006064:	f001 fdba 	bl	8007bdc <_sbrk_r>
 8006068:	4581      	cmp	r9, r0
 800606a:	d142      	bne.n	80060f2 <_malloc_r+0xea>
 800606c:	6821      	ldr	r1, [r4, #0]
 800606e:	1a6d      	subs	r5, r5, r1
 8006070:	4629      	mov	r1, r5
 8006072:	4630      	mov	r0, r6
 8006074:	f7ff ffa6 	bl	8005fc4 <sbrk_aligned>
 8006078:	3001      	adds	r0, #1
 800607a:	d03a      	beq.n	80060f2 <_malloc_r+0xea>
 800607c:	6823      	ldr	r3, [r4, #0]
 800607e:	442b      	add	r3, r5
 8006080:	6023      	str	r3, [r4, #0]
 8006082:	f8d8 3000 	ldr.w	r3, [r8]
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	bb62      	cbnz	r2, 80060e4 <_malloc_r+0xdc>
 800608a:	f8c8 7000 	str.w	r7, [r8]
 800608e:	e00f      	b.n	80060b0 <_malloc_r+0xa8>
 8006090:	6822      	ldr	r2, [r4, #0]
 8006092:	1b52      	subs	r2, r2, r5
 8006094:	d420      	bmi.n	80060d8 <_malloc_r+0xd0>
 8006096:	2a0b      	cmp	r2, #11
 8006098:	d917      	bls.n	80060ca <_malloc_r+0xc2>
 800609a:	1961      	adds	r1, r4, r5
 800609c:	42a3      	cmp	r3, r4
 800609e:	6025      	str	r5, [r4, #0]
 80060a0:	bf18      	it	ne
 80060a2:	6059      	strne	r1, [r3, #4]
 80060a4:	6863      	ldr	r3, [r4, #4]
 80060a6:	bf08      	it	eq
 80060a8:	f8c8 1000 	streq.w	r1, [r8]
 80060ac:	5162      	str	r2, [r4, r5]
 80060ae:	604b      	str	r3, [r1, #4]
 80060b0:	4630      	mov	r0, r6
 80060b2:	f000 f82f 	bl	8006114 <__malloc_unlock>
 80060b6:	f104 000b 	add.w	r0, r4, #11
 80060ba:	1d23      	adds	r3, r4, #4
 80060bc:	f020 0007 	bic.w	r0, r0, #7
 80060c0:	1ac2      	subs	r2, r0, r3
 80060c2:	bf1c      	itt	ne
 80060c4:	1a1b      	subne	r3, r3, r0
 80060c6:	50a3      	strne	r3, [r4, r2]
 80060c8:	e7af      	b.n	800602a <_malloc_r+0x22>
 80060ca:	6862      	ldr	r2, [r4, #4]
 80060cc:	42a3      	cmp	r3, r4
 80060ce:	bf0c      	ite	eq
 80060d0:	f8c8 2000 	streq.w	r2, [r8]
 80060d4:	605a      	strne	r2, [r3, #4]
 80060d6:	e7eb      	b.n	80060b0 <_malloc_r+0xa8>
 80060d8:	4623      	mov	r3, r4
 80060da:	6864      	ldr	r4, [r4, #4]
 80060dc:	e7ae      	b.n	800603c <_malloc_r+0x34>
 80060de:	463c      	mov	r4, r7
 80060e0:	687f      	ldr	r7, [r7, #4]
 80060e2:	e7b6      	b.n	8006052 <_malloc_r+0x4a>
 80060e4:	461a      	mov	r2, r3
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	42a3      	cmp	r3, r4
 80060ea:	d1fb      	bne.n	80060e4 <_malloc_r+0xdc>
 80060ec:	2300      	movs	r3, #0
 80060ee:	6053      	str	r3, [r2, #4]
 80060f0:	e7de      	b.n	80060b0 <_malloc_r+0xa8>
 80060f2:	230c      	movs	r3, #12
 80060f4:	6033      	str	r3, [r6, #0]
 80060f6:	4630      	mov	r0, r6
 80060f8:	f000 f80c 	bl	8006114 <__malloc_unlock>
 80060fc:	e794      	b.n	8006028 <_malloc_r+0x20>
 80060fe:	6005      	str	r5, [r0, #0]
 8006100:	e7d6      	b.n	80060b0 <_malloc_r+0xa8>
 8006102:	bf00      	nop
 8006104:	200003fc 	.word	0x200003fc

08006108 <__malloc_lock>:
 8006108:	4801      	ldr	r0, [pc, #4]	@ (8006110 <__malloc_lock+0x8>)
 800610a:	f7ff b8a6 	b.w	800525a <__retarget_lock_acquire_recursive>
 800610e:	bf00      	nop
 8006110:	200003f4 	.word	0x200003f4

08006114 <__malloc_unlock>:
 8006114:	4801      	ldr	r0, [pc, #4]	@ (800611c <__malloc_unlock+0x8>)
 8006116:	f7ff b8a1 	b.w	800525c <__retarget_lock_release_recursive>
 800611a:	bf00      	nop
 800611c:	200003f4 	.word	0x200003f4

08006120 <_Balloc>:
 8006120:	b570      	push	{r4, r5, r6, lr}
 8006122:	69c6      	ldr	r6, [r0, #28]
 8006124:	4604      	mov	r4, r0
 8006126:	460d      	mov	r5, r1
 8006128:	b976      	cbnz	r6, 8006148 <_Balloc+0x28>
 800612a:	2010      	movs	r0, #16
 800612c:	f7ff ff42 	bl	8005fb4 <malloc>
 8006130:	4602      	mov	r2, r0
 8006132:	61e0      	str	r0, [r4, #28]
 8006134:	b920      	cbnz	r0, 8006140 <_Balloc+0x20>
 8006136:	4b18      	ldr	r3, [pc, #96]	@ (8006198 <_Balloc+0x78>)
 8006138:	4818      	ldr	r0, [pc, #96]	@ (800619c <_Balloc+0x7c>)
 800613a:	216b      	movs	r1, #107	@ 0x6b
 800613c:	f001 fd74 	bl	8007c28 <__assert_func>
 8006140:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006144:	6006      	str	r6, [r0, #0]
 8006146:	60c6      	str	r6, [r0, #12]
 8006148:	69e6      	ldr	r6, [r4, #28]
 800614a:	68f3      	ldr	r3, [r6, #12]
 800614c:	b183      	cbz	r3, 8006170 <_Balloc+0x50>
 800614e:	69e3      	ldr	r3, [r4, #28]
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006156:	b9b8      	cbnz	r0, 8006188 <_Balloc+0x68>
 8006158:	2101      	movs	r1, #1
 800615a:	fa01 f605 	lsl.w	r6, r1, r5
 800615e:	1d72      	adds	r2, r6, #5
 8006160:	0092      	lsls	r2, r2, #2
 8006162:	4620      	mov	r0, r4
 8006164:	f001 fd7e 	bl	8007c64 <_calloc_r>
 8006168:	b160      	cbz	r0, 8006184 <_Balloc+0x64>
 800616a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800616e:	e00e      	b.n	800618e <_Balloc+0x6e>
 8006170:	2221      	movs	r2, #33	@ 0x21
 8006172:	2104      	movs	r1, #4
 8006174:	4620      	mov	r0, r4
 8006176:	f001 fd75 	bl	8007c64 <_calloc_r>
 800617a:	69e3      	ldr	r3, [r4, #28]
 800617c:	60f0      	str	r0, [r6, #12]
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d1e4      	bne.n	800614e <_Balloc+0x2e>
 8006184:	2000      	movs	r0, #0
 8006186:	bd70      	pop	{r4, r5, r6, pc}
 8006188:	6802      	ldr	r2, [r0, #0]
 800618a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800618e:	2300      	movs	r3, #0
 8006190:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006194:	e7f7      	b.n	8006186 <_Balloc+0x66>
 8006196:	bf00      	nop
 8006198:	0800a44a 	.word	0x0800a44a
 800619c:	0800a4ca 	.word	0x0800a4ca

080061a0 <_Bfree>:
 80061a0:	b570      	push	{r4, r5, r6, lr}
 80061a2:	69c6      	ldr	r6, [r0, #28]
 80061a4:	4605      	mov	r5, r0
 80061a6:	460c      	mov	r4, r1
 80061a8:	b976      	cbnz	r6, 80061c8 <_Bfree+0x28>
 80061aa:	2010      	movs	r0, #16
 80061ac:	f7ff ff02 	bl	8005fb4 <malloc>
 80061b0:	4602      	mov	r2, r0
 80061b2:	61e8      	str	r0, [r5, #28]
 80061b4:	b920      	cbnz	r0, 80061c0 <_Bfree+0x20>
 80061b6:	4b09      	ldr	r3, [pc, #36]	@ (80061dc <_Bfree+0x3c>)
 80061b8:	4809      	ldr	r0, [pc, #36]	@ (80061e0 <_Bfree+0x40>)
 80061ba:	218f      	movs	r1, #143	@ 0x8f
 80061bc:	f001 fd34 	bl	8007c28 <__assert_func>
 80061c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061c4:	6006      	str	r6, [r0, #0]
 80061c6:	60c6      	str	r6, [r0, #12]
 80061c8:	b13c      	cbz	r4, 80061da <_Bfree+0x3a>
 80061ca:	69eb      	ldr	r3, [r5, #28]
 80061cc:	6862      	ldr	r2, [r4, #4]
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80061d4:	6021      	str	r1, [r4, #0]
 80061d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80061da:	bd70      	pop	{r4, r5, r6, pc}
 80061dc:	0800a44a 	.word	0x0800a44a
 80061e0:	0800a4ca 	.word	0x0800a4ca

080061e4 <__multadd>:
 80061e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061e8:	690d      	ldr	r5, [r1, #16]
 80061ea:	4607      	mov	r7, r0
 80061ec:	460c      	mov	r4, r1
 80061ee:	461e      	mov	r6, r3
 80061f0:	f101 0c14 	add.w	ip, r1, #20
 80061f4:	2000      	movs	r0, #0
 80061f6:	f8dc 3000 	ldr.w	r3, [ip]
 80061fa:	b299      	uxth	r1, r3
 80061fc:	fb02 6101 	mla	r1, r2, r1, r6
 8006200:	0c1e      	lsrs	r6, r3, #16
 8006202:	0c0b      	lsrs	r3, r1, #16
 8006204:	fb02 3306 	mla	r3, r2, r6, r3
 8006208:	b289      	uxth	r1, r1
 800620a:	3001      	adds	r0, #1
 800620c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006210:	4285      	cmp	r5, r0
 8006212:	f84c 1b04 	str.w	r1, [ip], #4
 8006216:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800621a:	dcec      	bgt.n	80061f6 <__multadd+0x12>
 800621c:	b30e      	cbz	r6, 8006262 <__multadd+0x7e>
 800621e:	68a3      	ldr	r3, [r4, #8]
 8006220:	42ab      	cmp	r3, r5
 8006222:	dc19      	bgt.n	8006258 <__multadd+0x74>
 8006224:	6861      	ldr	r1, [r4, #4]
 8006226:	4638      	mov	r0, r7
 8006228:	3101      	adds	r1, #1
 800622a:	f7ff ff79 	bl	8006120 <_Balloc>
 800622e:	4680      	mov	r8, r0
 8006230:	b928      	cbnz	r0, 800623e <__multadd+0x5a>
 8006232:	4602      	mov	r2, r0
 8006234:	4b0c      	ldr	r3, [pc, #48]	@ (8006268 <__multadd+0x84>)
 8006236:	480d      	ldr	r0, [pc, #52]	@ (800626c <__multadd+0x88>)
 8006238:	21ba      	movs	r1, #186	@ 0xba
 800623a:	f001 fcf5 	bl	8007c28 <__assert_func>
 800623e:	6922      	ldr	r2, [r4, #16]
 8006240:	3202      	adds	r2, #2
 8006242:	f104 010c 	add.w	r1, r4, #12
 8006246:	0092      	lsls	r2, r2, #2
 8006248:	300c      	adds	r0, #12
 800624a:	f001 fcd7 	bl	8007bfc <memcpy>
 800624e:	4621      	mov	r1, r4
 8006250:	4638      	mov	r0, r7
 8006252:	f7ff ffa5 	bl	80061a0 <_Bfree>
 8006256:	4644      	mov	r4, r8
 8006258:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800625c:	3501      	adds	r5, #1
 800625e:	615e      	str	r6, [r3, #20]
 8006260:	6125      	str	r5, [r4, #16]
 8006262:	4620      	mov	r0, r4
 8006264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006268:	0800a4b9 	.word	0x0800a4b9
 800626c:	0800a4ca 	.word	0x0800a4ca

08006270 <__s2b>:
 8006270:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006274:	460c      	mov	r4, r1
 8006276:	4615      	mov	r5, r2
 8006278:	461f      	mov	r7, r3
 800627a:	2209      	movs	r2, #9
 800627c:	3308      	adds	r3, #8
 800627e:	4606      	mov	r6, r0
 8006280:	fb93 f3f2 	sdiv	r3, r3, r2
 8006284:	2100      	movs	r1, #0
 8006286:	2201      	movs	r2, #1
 8006288:	429a      	cmp	r2, r3
 800628a:	db09      	blt.n	80062a0 <__s2b+0x30>
 800628c:	4630      	mov	r0, r6
 800628e:	f7ff ff47 	bl	8006120 <_Balloc>
 8006292:	b940      	cbnz	r0, 80062a6 <__s2b+0x36>
 8006294:	4602      	mov	r2, r0
 8006296:	4b19      	ldr	r3, [pc, #100]	@ (80062fc <__s2b+0x8c>)
 8006298:	4819      	ldr	r0, [pc, #100]	@ (8006300 <__s2b+0x90>)
 800629a:	21d3      	movs	r1, #211	@ 0xd3
 800629c:	f001 fcc4 	bl	8007c28 <__assert_func>
 80062a0:	0052      	lsls	r2, r2, #1
 80062a2:	3101      	adds	r1, #1
 80062a4:	e7f0      	b.n	8006288 <__s2b+0x18>
 80062a6:	9b08      	ldr	r3, [sp, #32]
 80062a8:	6143      	str	r3, [r0, #20]
 80062aa:	2d09      	cmp	r5, #9
 80062ac:	f04f 0301 	mov.w	r3, #1
 80062b0:	6103      	str	r3, [r0, #16]
 80062b2:	dd16      	ble.n	80062e2 <__s2b+0x72>
 80062b4:	f104 0909 	add.w	r9, r4, #9
 80062b8:	46c8      	mov	r8, r9
 80062ba:	442c      	add	r4, r5
 80062bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80062c0:	4601      	mov	r1, r0
 80062c2:	3b30      	subs	r3, #48	@ 0x30
 80062c4:	220a      	movs	r2, #10
 80062c6:	4630      	mov	r0, r6
 80062c8:	f7ff ff8c 	bl	80061e4 <__multadd>
 80062cc:	45a0      	cmp	r8, r4
 80062ce:	d1f5      	bne.n	80062bc <__s2b+0x4c>
 80062d0:	f1a5 0408 	sub.w	r4, r5, #8
 80062d4:	444c      	add	r4, r9
 80062d6:	1b2d      	subs	r5, r5, r4
 80062d8:	1963      	adds	r3, r4, r5
 80062da:	42bb      	cmp	r3, r7
 80062dc:	db04      	blt.n	80062e8 <__s2b+0x78>
 80062de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062e2:	340a      	adds	r4, #10
 80062e4:	2509      	movs	r5, #9
 80062e6:	e7f6      	b.n	80062d6 <__s2b+0x66>
 80062e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80062ec:	4601      	mov	r1, r0
 80062ee:	3b30      	subs	r3, #48	@ 0x30
 80062f0:	220a      	movs	r2, #10
 80062f2:	4630      	mov	r0, r6
 80062f4:	f7ff ff76 	bl	80061e4 <__multadd>
 80062f8:	e7ee      	b.n	80062d8 <__s2b+0x68>
 80062fa:	bf00      	nop
 80062fc:	0800a4b9 	.word	0x0800a4b9
 8006300:	0800a4ca 	.word	0x0800a4ca

08006304 <__hi0bits>:
 8006304:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006308:	4603      	mov	r3, r0
 800630a:	bf36      	itet	cc
 800630c:	0403      	lslcc	r3, r0, #16
 800630e:	2000      	movcs	r0, #0
 8006310:	2010      	movcc	r0, #16
 8006312:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006316:	bf3c      	itt	cc
 8006318:	021b      	lslcc	r3, r3, #8
 800631a:	3008      	addcc	r0, #8
 800631c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006320:	bf3c      	itt	cc
 8006322:	011b      	lslcc	r3, r3, #4
 8006324:	3004      	addcc	r0, #4
 8006326:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800632a:	bf3c      	itt	cc
 800632c:	009b      	lslcc	r3, r3, #2
 800632e:	3002      	addcc	r0, #2
 8006330:	2b00      	cmp	r3, #0
 8006332:	db05      	blt.n	8006340 <__hi0bits+0x3c>
 8006334:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006338:	f100 0001 	add.w	r0, r0, #1
 800633c:	bf08      	it	eq
 800633e:	2020      	moveq	r0, #32
 8006340:	4770      	bx	lr

08006342 <__lo0bits>:
 8006342:	6803      	ldr	r3, [r0, #0]
 8006344:	4602      	mov	r2, r0
 8006346:	f013 0007 	ands.w	r0, r3, #7
 800634a:	d00b      	beq.n	8006364 <__lo0bits+0x22>
 800634c:	07d9      	lsls	r1, r3, #31
 800634e:	d421      	bmi.n	8006394 <__lo0bits+0x52>
 8006350:	0798      	lsls	r0, r3, #30
 8006352:	bf49      	itett	mi
 8006354:	085b      	lsrmi	r3, r3, #1
 8006356:	089b      	lsrpl	r3, r3, #2
 8006358:	2001      	movmi	r0, #1
 800635a:	6013      	strmi	r3, [r2, #0]
 800635c:	bf5c      	itt	pl
 800635e:	6013      	strpl	r3, [r2, #0]
 8006360:	2002      	movpl	r0, #2
 8006362:	4770      	bx	lr
 8006364:	b299      	uxth	r1, r3
 8006366:	b909      	cbnz	r1, 800636c <__lo0bits+0x2a>
 8006368:	0c1b      	lsrs	r3, r3, #16
 800636a:	2010      	movs	r0, #16
 800636c:	b2d9      	uxtb	r1, r3
 800636e:	b909      	cbnz	r1, 8006374 <__lo0bits+0x32>
 8006370:	3008      	adds	r0, #8
 8006372:	0a1b      	lsrs	r3, r3, #8
 8006374:	0719      	lsls	r1, r3, #28
 8006376:	bf04      	itt	eq
 8006378:	091b      	lsreq	r3, r3, #4
 800637a:	3004      	addeq	r0, #4
 800637c:	0799      	lsls	r1, r3, #30
 800637e:	bf04      	itt	eq
 8006380:	089b      	lsreq	r3, r3, #2
 8006382:	3002      	addeq	r0, #2
 8006384:	07d9      	lsls	r1, r3, #31
 8006386:	d403      	bmi.n	8006390 <__lo0bits+0x4e>
 8006388:	085b      	lsrs	r3, r3, #1
 800638a:	f100 0001 	add.w	r0, r0, #1
 800638e:	d003      	beq.n	8006398 <__lo0bits+0x56>
 8006390:	6013      	str	r3, [r2, #0]
 8006392:	4770      	bx	lr
 8006394:	2000      	movs	r0, #0
 8006396:	4770      	bx	lr
 8006398:	2020      	movs	r0, #32
 800639a:	4770      	bx	lr

0800639c <__i2b>:
 800639c:	b510      	push	{r4, lr}
 800639e:	460c      	mov	r4, r1
 80063a0:	2101      	movs	r1, #1
 80063a2:	f7ff febd 	bl	8006120 <_Balloc>
 80063a6:	4602      	mov	r2, r0
 80063a8:	b928      	cbnz	r0, 80063b6 <__i2b+0x1a>
 80063aa:	4b05      	ldr	r3, [pc, #20]	@ (80063c0 <__i2b+0x24>)
 80063ac:	4805      	ldr	r0, [pc, #20]	@ (80063c4 <__i2b+0x28>)
 80063ae:	f240 1145 	movw	r1, #325	@ 0x145
 80063b2:	f001 fc39 	bl	8007c28 <__assert_func>
 80063b6:	2301      	movs	r3, #1
 80063b8:	6144      	str	r4, [r0, #20]
 80063ba:	6103      	str	r3, [r0, #16]
 80063bc:	bd10      	pop	{r4, pc}
 80063be:	bf00      	nop
 80063c0:	0800a4b9 	.word	0x0800a4b9
 80063c4:	0800a4ca 	.word	0x0800a4ca

080063c8 <__multiply>:
 80063c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063cc:	4617      	mov	r7, r2
 80063ce:	690a      	ldr	r2, [r1, #16]
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	bfa8      	it	ge
 80063d6:	463b      	movge	r3, r7
 80063d8:	4689      	mov	r9, r1
 80063da:	bfa4      	itt	ge
 80063dc:	460f      	movge	r7, r1
 80063de:	4699      	movge	r9, r3
 80063e0:	693d      	ldr	r5, [r7, #16]
 80063e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	6879      	ldr	r1, [r7, #4]
 80063ea:	eb05 060a 	add.w	r6, r5, sl
 80063ee:	42b3      	cmp	r3, r6
 80063f0:	b085      	sub	sp, #20
 80063f2:	bfb8      	it	lt
 80063f4:	3101      	addlt	r1, #1
 80063f6:	f7ff fe93 	bl	8006120 <_Balloc>
 80063fa:	b930      	cbnz	r0, 800640a <__multiply+0x42>
 80063fc:	4602      	mov	r2, r0
 80063fe:	4b41      	ldr	r3, [pc, #260]	@ (8006504 <__multiply+0x13c>)
 8006400:	4841      	ldr	r0, [pc, #260]	@ (8006508 <__multiply+0x140>)
 8006402:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006406:	f001 fc0f 	bl	8007c28 <__assert_func>
 800640a:	f100 0414 	add.w	r4, r0, #20
 800640e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006412:	4623      	mov	r3, r4
 8006414:	2200      	movs	r2, #0
 8006416:	4573      	cmp	r3, lr
 8006418:	d320      	bcc.n	800645c <__multiply+0x94>
 800641a:	f107 0814 	add.w	r8, r7, #20
 800641e:	f109 0114 	add.w	r1, r9, #20
 8006422:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006426:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800642a:	9302      	str	r3, [sp, #8]
 800642c:	1beb      	subs	r3, r5, r7
 800642e:	3b15      	subs	r3, #21
 8006430:	f023 0303 	bic.w	r3, r3, #3
 8006434:	3304      	adds	r3, #4
 8006436:	3715      	adds	r7, #21
 8006438:	42bd      	cmp	r5, r7
 800643a:	bf38      	it	cc
 800643c:	2304      	movcc	r3, #4
 800643e:	9301      	str	r3, [sp, #4]
 8006440:	9b02      	ldr	r3, [sp, #8]
 8006442:	9103      	str	r1, [sp, #12]
 8006444:	428b      	cmp	r3, r1
 8006446:	d80c      	bhi.n	8006462 <__multiply+0x9a>
 8006448:	2e00      	cmp	r6, #0
 800644a:	dd03      	ble.n	8006454 <__multiply+0x8c>
 800644c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006450:	2b00      	cmp	r3, #0
 8006452:	d055      	beq.n	8006500 <__multiply+0x138>
 8006454:	6106      	str	r6, [r0, #16]
 8006456:	b005      	add	sp, #20
 8006458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800645c:	f843 2b04 	str.w	r2, [r3], #4
 8006460:	e7d9      	b.n	8006416 <__multiply+0x4e>
 8006462:	f8b1 a000 	ldrh.w	sl, [r1]
 8006466:	f1ba 0f00 	cmp.w	sl, #0
 800646a:	d01f      	beq.n	80064ac <__multiply+0xe4>
 800646c:	46c4      	mov	ip, r8
 800646e:	46a1      	mov	r9, r4
 8006470:	2700      	movs	r7, #0
 8006472:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006476:	f8d9 3000 	ldr.w	r3, [r9]
 800647a:	fa1f fb82 	uxth.w	fp, r2
 800647e:	b29b      	uxth	r3, r3
 8006480:	fb0a 330b 	mla	r3, sl, fp, r3
 8006484:	443b      	add	r3, r7
 8006486:	f8d9 7000 	ldr.w	r7, [r9]
 800648a:	0c12      	lsrs	r2, r2, #16
 800648c:	0c3f      	lsrs	r7, r7, #16
 800648e:	fb0a 7202 	mla	r2, sl, r2, r7
 8006492:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006496:	b29b      	uxth	r3, r3
 8006498:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800649c:	4565      	cmp	r5, ip
 800649e:	f849 3b04 	str.w	r3, [r9], #4
 80064a2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80064a6:	d8e4      	bhi.n	8006472 <__multiply+0xaa>
 80064a8:	9b01      	ldr	r3, [sp, #4]
 80064aa:	50e7      	str	r7, [r4, r3]
 80064ac:	9b03      	ldr	r3, [sp, #12]
 80064ae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80064b2:	3104      	adds	r1, #4
 80064b4:	f1b9 0f00 	cmp.w	r9, #0
 80064b8:	d020      	beq.n	80064fc <__multiply+0x134>
 80064ba:	6823      	ldr	r3, [r4, #0]
 80064bc:	4647      	mov	r7, r8
 80064be:	46a4      	mov	ip, r4
 80064c0:	f04f 0a00 	mov.w	sl, #0
 80064c4:	f8b7 b000 	ldrh.w	fp, [r7]
 80064c8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80064cc:	fb09 220b 	mla	r2, r9, fp, r2
 80064d0:	4452      	add	r2, sl
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80064d8:	f84c 3b04 	str.w	r3, [ip], #4
 80064dc:	f857 3b04 	ldr.w	r3, [r7], #4
 80064e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80064e4:	f8bc 3000 	ldrh.w	r3, [ip]
 80064e8:	fb09 330a 	mla	r3, r9, sl, r3
 80064ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80064f0:	42bd      	cmp	r5, r7
 80064f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80064f6:	d8e5      	bhi.n	80064c4 <__multiply+0xfc>
 80064f8:	9a01      	ldr	r2, [sp, #4]
 80064fa:	50a3      	str	r3, [r4, r2]
 80064fc:	3404      	adds	r4, #4
 80064fe:	e79f      	b.n	8006440 <__multiply+0x78>
 8006500:	3e01      	subs	r6, #1
 8006502:	e7a1      	b.n	8006448 <__multiply+0x80>
 8006504:	0800a4b9 	.word	0x0800a4b9
 8006508:	0800a4ca 	.word	0x0800a4ca

0800650c <__pow5mult>:
 800650c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006510:	4615      	mov	r5, r2
 8006512:	f012 0203 	ands.w	r2, r2, #3
 8006516:	4607      	mov	r7, r0
 8006518:	460e      	mov	r6, r1
 800651a:	d007      	beq.n	800652c <__pow5mult+0x20>
 800651c:	4c25      	ldr	r4, [pc, #148]	@ (80065b4 <__pow5mult+0xa8>)
 800651e:	3a01      	subs	r2, #1
 8006520:	2300      	movs	r3, #0
 8006522:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006526:	f7ff fe5d 	bl	80061e4 <__multadd>
 800652a:	4606      	mov	r6, r0
 800652c:	10ad      	asrs	r5, r5, #2
 800652e:	d03d      	beq.n	80065ac <__pow5mult+0xa0>
 8006530:	69fc      	ldr	r4, [r7, #28]
 8006532:	b97c      	cbnz	r4, 8006554 <__pow5mult+0x48>
 8006534:	2010      	movs	r0, #16
 8006536:	f7ff fd3d 	bl	8005fb4 <malloc>
 800653a:	4602      	mov	r2, r0
 800653c:	61f8      	str	r0, [r7, #28]
 800653e:	b928      	cbnz	r0, 800654c <__pow5mult+0x40>
 8006540:	4b1d      	ldr	r3, [pc, #116]	@ (80065b8 <__pow5mult+0xac>)
 8006542:	481e      	ldr	r0, [pc, #120]	@ (80065bc <__pow5mult+0xb0>)
 8006544:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006548:	f001 fb6e 	bl	8007c28 <__assert_func>
 800654c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006550:	6004      	str	r4, [r0, #0]
 8006552:	60c4      	str	r4, [r0, #12]
 8006554:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006558:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800655c:	b94c      	cbnz	r4, 8006572 <__pow5mult+0x66>
 800655e:	f240 2171 	movw	r1, #625	@ 0x271
 8006562:	4638      	mov	r0, r7
 8006564:	f7ff ff1a 	bl	800639c <__i2b>
 8006568:	2300      	movs	r3, #0
 800656a:	f8c8 0008 	str.w	r0, [r8, #8]
 800656e:	4604      	mov	r4, r0
 8006570:	6003      	str	r3, [r0, #0]
 8006572:	f04f 0900 	mov.w	r9, #0
 8006576:	07eb      	lsls	r3, r5, #31
 8006578:	d50a      	bpl.n	8006590 <__pow5mult+0x84>
 800657a:	4631      	mov	r1, r6
 800657c:	4622      	mov	r2, r4
 800657e:	4638      	mov	r0, r7
 8006580:	f7ff ff22 	bl	80063c8 <__multiply>
 8006584:	4631      	mov	r1, r6
 8006586:	4680      	mov	r8, r0
 8006588:	4638      	mov	r0, r7
 800658a:	f7ff fe09 	bl	80061a0 <_Bfree>
 800658e:	4646      	mov	r6, r8
 8006590:	106d      	asrs	r5, r5, #1
 8006592:	d00b      	beq.n	80065ac <__pow5mult+0xa0>
 8006594:	6820      	ldr	r0, [r4, #0]
 8006596:	b938      	cbnz	r0, 80065a8 <__pow5mult+0x9c>
 8006598:	4622      	mov	r2, r4
 800659a:	4621      	mov	r1, r4
 800659c:	4638      	mov	r0, r7
 800659e:	f7ff ff13 	bl	80063c8 <__multiply>
 80065a2:	6020      	str	r0, [r4, #0]
 80065a4:	f8c0 9000 	str.w	r9, [r0]
 80065a8:	4604      	mov	r4, r0
 80065aa:	e7e4      	b.n	8006576 <__pow5mult+0x6a>
 80065ac:	4630      	mov	r0, r6
 80065ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065b2:	bf00      	nop
 80065b4:	0800a5dc 	.word	0x0800a5dc
 80065b8:	0800a44a 	.word	0x0800a44a
 80065bc:	0800a4ca 	.word	0x0800a4ca

080065c0 <__lshift>:
 80065c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065c4:	460c      	mov	r4, r1
 80065c6:	6849      	ldr	r1, [r1, #4]
 80065c8:	6923      	ldr	r3, [r4, #16]
 80065ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80065ce:	68a3      	ldr	r3, [r4, #8]
 80065d0:	4607      	mov	r7, r0
 80065d2:	4691      	mov	r9, r2
 80065d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80065d8:	f108 0601 	add.w	r6, r8, #1
 80065dc:	42b3      	cmp	r3, r6
 80065de:	db0b      	blt.n	80065f8 <__lshift+0x38>
 80065e0:	4638      	mov	r0, r7
 80065e2:	f7ff fd9d 	bl	8006120 <_Balloc>
 80065e6:	4605      	mov	r5, r0
 80065e8:	b948      	cbnz	r0, 80065fe <__lshift+0x3e>
 80065ea:	4602      	mov	r2, r0
 80065ec:	4b28      	ldr	r3, [pc, #160]	@ (8006690 <__lshift+0xd0>)
 80065ee:	4829      	ldr	r0, [pc, #164]	@ (8006694 <__lshift+0xd4>)
 80065f0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80065f4:	f001 fb18 	bl	8007c28 <__assert_func>
 80065f8:	3101      	adds	r1, #1
 80065fa:	005b      	lsls	r3, r3, #1
 80065fc:	e7ee      	b.n	80065dc <__lshift+0x1c>
 80065fe:	2300      	movs	r3, #0
 8006600:	f100 0114 	add.w	r1, r0, #20
 8006604:	f100 0210 	add.w	r2, r0, #16
 8006608:	4618      	mov	r0, r3
 800660a:	4553      	cmp	r3, sl
 800660c:	db33      	blt.n	8006676 <__lshift+0xb6>
 800660e:	6920      	ldr	r0, [r4, #16]
 8006610:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006614:	f104 0314 	add.w	r3, r4, #20
 8006618:	f019 091f 	ands.w	r9, r9, #31
 800661c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006620:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006624:	d02b      	beq.n	800667e <__lshift+0xbe>
 8006626:	f1c9 0e20 	rsb	lr, r9, #32
 800662a:	468a      	mov	sl, r1
 800662c:	2200      	movs	r2, #0
 800662e:	6818      	ldr	r0, [r3, #0]
 8006630:	fa00 f009 	lsl.w	r0, r0, r9
 8006634:	4310      	orrs	r0, r2
 8006636:	f84a 0b04 	str.w	r0, [sl], #4
 800663a:	f853 2b04 	ldr.w	r2, [r3], #4
 800663e:	459c      	cmp	ip, r3
 8006640:	fa22 f20e 	lsr.w	r2, r2, lr
 8006644:	d8f3      	bhi.n	800662e <__lshift+0x6e>
 8006646:	ebac 0304 	sub.w	r3, ip, r4
 800664a:	3b15      	subs	r3, #21
 800664c:	f023 0303 	bic.w	r3, r3, #3
 8006650:	3304      	adds	r3, #4
 8006652:	f104 0015 	add.w	r0, r4, #21
 8006656:	4560      	cmp	r0, ip
 8006658:	bf88      	it	hi
 800665a:	2304      	movhi	r3, #4
 800665c:	50ca      	str	r2, [r1, r3]
 800665e:	b10a      	cbz	r2, 8006664 <__lshift+0xa4>
 8006660:	f108 0602 	add.w	r6, r8, #2
 8006664:	3e01      	subs	r6, #1
 8006666:	4638      	mov	r0, r7
 8006668:	612e      	str	r6, [r5, #16]
 800666a:	4621      	mov	r1, r4
 800666c:	f7ff fd98 	bl	80061a0 <_Bfree>
 8006670:	4628      	mov	r0, r5
 8006672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006676:	f842 0f04 	str.w	r0, [r2, #4]!
 800667a:	3301      	adds	r3, #1
 800667c:	e7c5      	b.n	800660a <__lshift+0x4a>
 800667e:	3904      	subs	r1, #4
 8006680:	f853 2b04 	ldr.w	r2, [r3], #4
 8006684:	f841 2f04 	str.w	r2, [r1, #4]!
 8006688:	459c      	cmp	ip, r3
 800668a:	d8f9      	bhi.n	8006680 <__lshift+0xc0>
 800668c:	e7ea      	b.n	8006664 <__lshift+0xa4>
 800668e:	bf00      	nop
 8006690:	0800a4b9 	.word	0x0800a4b9
 8006694:	0800a4ca 	.word	0x0800a4ca

08006698 <__mcmp>:
 8006698:	690a      	ldr	r2, [r1, #16]
 800669a:	4603      	mov	r3, r0
 800669c:	6900      	ldr	r0, [r0, #16]
 800669e:	1a80      	subs	r0, r0, r2
 80066a0:	b530      	push	{r4, r5, lr}
 80066a2:	d10e      	bne.n	80066c2 <__mcmp+0x2a>
 80066a4:	3314      	adds	r3, #20
 80066a6:	3114      	adds	r1, #20
 80066a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80066ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80066b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80066b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80066b8:	4295      	cmp	r5, r2
 80066ba:	d003      	beq.n	80066c4 <__mcmp+0x2c>
 80066bc:	d205      	bcs.n	80066ca <__mcmp+0x32>
 80066be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80066c2:	bd30      	pop	{r4, r5, pc}
 80066c4:	42a3      	cmp	r3, r4
 80066c6:	d3f3      	bcc.n	80066b0 <__mcmp+0x18>
 80066c8:	e7fb      	b.n	80066c2 <__mcmp+0x2a>
 80066ca:	2001      	movs	r0, #1
 80066cc:	e7f9      	b.n	80066c2 <__mcmp+0x2a>
	...

080066d0 <__mdiff>:
 80066d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066d4:	4689      	mov	r9, r1
 80066d6:	4606      	mov	r6, r0
 80066d8:	4611      	mov	r1, r2
 80066da:	4648      	mov	r0, r9
 80066dc:	4614      	mov	r4, r2
 80066de:	f7ff ffdb 	bl	8006698 <__mcmp>
 80066e2:	1e05      	subs	r5, r0, #0
 80066e4:	d112      	bne.n	800670c <__mdiff+0x3c>
 80066e6:	4629      	mov	r1, r5
 80066e8:	4630      	mov	r0, r6
 80066ea:	f7ff fd19 	bl	8006120 <_Balloc>
 80066ee:	4602      	mov	r2, r0
 80066f0:	b928      	cbnz	r0, 80066fe <__mdiff+0x2e>
 80066f2:	4b3f      	ldr	r3, [pc, #252]	@ (80067f0 <__mdiff+0x120>)
 80066f4:	f240 2137 	movw	r1, #567	@ 0x237
 80066f8:	483e      	ldr	r0, [pc, #248]	@ (80067f4 <__mdiff+0x124>)
 80066fa:	f001 fa95 	bl	8007c28 <__assert_func>
 80066fe:	2301      	movs	r3, #1
 8006700:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006704:	4610      	mov	r0, r2
 8006706:	b003      	add	sp, #12
 8006708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800670c:	bfbc      	itt	lt
 800670e:	464b      	movlt	r3, r9
 8006710:	46a1      	movlt	r9, r4
 8006712:	4630      	mov	r0, r6
 8006714:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006718:	bfba      	itte	lt
 800671a:	461c      	movlt	r4, r3
 800671c:	2501      	movlt	r5, #1
 800671e:	2500      	movge	r5, #0
 8006720:	f7ff fcfe 	bl	8006120 <_Balloc>
 8006724:	4602      	mov	r2, r0
 8006726:	b918      	cbnz	r0, 8006730 <__mdiff+0x60>
 8006728:	4b31      	ldr	r3, [pc, #196]	@ (80067f0 <__mdiff+0x120>)
 800672a:	f240 2145 	movw	r1, #581	@ 0x245
 800672e:	e7e3      	b.n	80066f8 <__mdiff+0x28>
 8006730:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006734:	6926      	ldr	r6, [r4, #16]
 8006736:	60c5      	str	r5, [r0, #12]
 8006738:	f109 0310 	add.w	r3, r9, #16
 800673c:	f109 0514 	add.w	r5, r9, #20
 8006740:	f104 0e14 	add.w	lr, r4, #20
 8006744:	f100 0b14 	add.w	fp, r0, #20
 8006748:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800674c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006750:	9301      	str	r3, [sp, #4]
 8006752:	46d9      	mov	r9, fp
 8006754:	f04f 0c00 	mov.w	ip, #0
 8006758:	9b01      	ldr	r3, [sp, #4]
 800675a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800675e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006762:	9301      	str	r3, [sp, #4]
 8006764:	fa1f f38a 	uxth.w	r3, sl
 8006768:	4619      	mov	r1, r3
 800676a:	b283      	uxth	r3, r0
 800676c:	1acb      	subs	r3, r1, r3
 800676e:	0c00      	lsrs	r0, r0, #16
 8006770:	4463      	add	r3, ip
 8006772:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006776:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800677a:	b29b      	uxth	r3, r3
 800677c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006780:	4576      	cmp	r6, lr
 8006782:	f849 3b04 	str.w	r3, [r9], #4
 8006786:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800678a:	d8e5      	bhi.n	8006758 <__mdiff+0x88>
 800678c:	1b33      	subs	r3, r6, r4
 800678e:	3b15      	subs	r3, #21
 8006790:	f023 0303 	bic.w	r3, r3, #3
 8006794:	3415      	adds	r4, #21
 8006796:	3304      	adds	r3, #4
 8006798:	42a6      	cmp	r6, r4
 800679a:	bf38      	it	cc
 800679c:	2304      	movcc	r3, #4
 800679e:	441d      	add	r5, r3
 80067a0:	445b      	add	r3, fp
 80067a2:	461e      	mov	r6, r3
 80067a4:	462c      	mov	r4, r5
 80067a6:	4544      	cmp	r4, r8
 80067a8:	d30e      	bcc.n	80067c8 <__mdiff+0xf8>
 80067aa:	f108 0103 	add.w	r1, r8, #3
 80067ae:	1b49      	subs	r1, r1, r5
 80067b0:	f021 0103 	bic.w	r1, r1, #3
 80067b4:	3d03      	subs	r5, #3
 80067b6:	45a8      	cmp	r8, r5
 80067b8:	bf38      	it	cc
 80067ba:	2100      	movcc	r1, #0
 80067bc:	440b      	add	r3, r1
 80067be:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80067c2:	b191      	cbz	r1, 80067ea <__mdiff+0x11a>
 80067c4:	6117      	str	r7, [r2, #16]
 80067c6:	e79d      	b.n	8006704 <__mdiff+0x34>
 80067c8:	f854 1b04 	ldr.w	r1, [r4], #4
 80067cc:	46e6      	mov	lr, ip
 80067ce:	0c08      	lsrs	r0, r1, #16
 80067d0:	fa1c fc81 	uxtah	ip, ip, r1
 80067d4:	4471      	add	r1, lr
 80067d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80067da:	b289      	uxth	r1, r1
 80067dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80067e0:	f846 1b04 	str.w	r1, [r6], #4
 80067e4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80067e8:	e7dd      	b.n	80067a6 <__mdiff+0xd6>
 80067ea:	3f01      	subs	r7, #1
 80067ec:	e7e7      	b.n	80067be <__mdiff+0xee>
 80067ee:	bf00      	nop
 80067f0:	0800a4b9 	.word	0x0800a4b9
 80067f4:	0800a4ca 	.word	0x0800a4ca

080067f8 <__ulp>:
 80067f8:	b082      	sub	sp, #8
 80067fa:	ed8d 0b00 	vstr	d0, [sp]
 80067fe:	9a01      	ldr	r2, [sp, #4]
 8006800:	4b0f      	ldr	r3, [pc, #60]	@ (8006840 <__ulp+0x48>)
 8006802:	4013      	ands	r3, r2
 8006804:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006808:	2b00      	cmp	r3, #0
 800680a:	dc08      	bgt.n	800681e <__ulp+0x26>
 800680c:	425b      	negs	r3, r3
 800680e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006812:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006816:	da04      	bge.n	8006822 <__ulp+0x2a>
 8006818:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800681c:	4113      	asrs	r3, r2
 800681e:	2200      	movs	r2, #0
 8006820:	e008      	b.n	8006834 <__ulp+0x3c>
 8006822:	f1a2 0314 	sub.w	r3, r2, #20
 8006826:	2b1e      	cmp	r3, #30
 8006828:	bfda      	itte	le
 800682a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800682e:	40da      	lsrle	r2, r3
 8006830:	2201      	movgt	r2, #1
 8006832:	2300      	movs	r3, #0
 8006834:	4619      	mov	r1, r3
 8006836:	4610      	mov	r0, r2
 8006838:	ec41 0b10 	vmov	d0, r0, r1
 800683c:	b002      	add	sp, #8
 800683e:	4770      	bx	lr
 8006840:	7ff00000 	.word	0x7ff00000

08006844 <__b2d>:
 8006844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006848:	6906      	ldr	r6, [r0, #16]
 800684a:	f100 0814 	add.w	r8, r0, #20
 800684e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006852:	1f37      	subs	r7, r6, #4
 8006854:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006858:	4610      	mov	r0, r2
 800685a:	f7ff fd53 	bl	8006304 <__hi0bits>
 800685e:	f1c0 0320 	rsb	r3, r0, #32
 8006862:	280a      	cmp	r0, #10
 8006864:	600b      	str	r3, [r1, #0]
 8006866:	491b      	ldr	r1, [pc, #108]	@ (80068d4 <__b2d+0x90>)
 8006868:	dc15      	bgt.n	8006896 <__b2d+0x52>
 800686a:	f1c0 0c0b 	rsb	ip, r0, #11
 800686e:	fa22 f30c 	lsr.w	r3, r2, ip
 8006872:	45b8      	cmp	r8, r7
 8006874:	ea43 0501 	orr.w	r5, r3, r1
 8006878:	bf34      	ite	cc
 800687a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800687e:	2300      	movcs	r3, #0
 8006880:	3015      	adds	r0, #21
 8006882:	fa02 f000 	lsl.w	r0, r2, r0
 8006886:	fa23 f30c 	lsr.w	r3, r3, ip
 800688a:	4303      	orrs	r3, r0
 800688c:	461c      	mov	r4, r3
 800688e:	ec45 4b10 	vmov	d0, r4, r5
 8006892:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006896:	45b8      	cmp	r8, r7
 8006898:	bf3a      	itte	cc
 800689a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800689e:	f1a6 0708 	subcc.w	r7, r6, #8
 80068a2:	2300      	movcs	r3, #0
 80068a4:	380b      	subs	r0, #11
 80068a6:	d012      	beq.n	80068ce <__b2d+0x8a>
 80068a8:	f1c0 0120 	rsb	r1, r0, #32
 80068ac:	fa23 f401 	lsr.w	r4, r3, r1
 80068b0:	4082      	lsls	r2, r0
 80068b2:	4322      	orrs	r2, r4
 80068b4:	4547      	cmp	r7, r8
 80068b6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80068ba:	bf8c      	ite	hi
 80068bc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80068c0:	2200      	movls	r2, #0
 80068c2:	4083      	lsls	r3, r0
 80068c4:	40ca      	lsrs	r2, r1
 80068c6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80068ca:	4313      	orrs	r3, r2
 80068cc:	e7de      	b.n	800688c <__b2d+0x48>
 80068ce:	ea42 0501 	orr.w	r5, r2, r1
 80068d2:	e7db      	b.n	800688c <__b2d+0x48>
 80068d4:	3ff00000 	.word	0x3ff00000

080068d8 <__d2b>:
 80068d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80068dc:	460f      	mov	r7, r1
 80068de:	2101      	movs	r1, #1
 80068e0:	ec59 8b10 	vmov	r8, r9, d0
 80068e4:	4616      	mov	r6, r2
 80068e6:	f7ff fc1b 	bl	8006120 <_Balloc>
 80068ea:	4604      	mov	r4, r0
 80068ec:	b930      	cbnz	r0, 80068fc <__d2b+0x24>
 80068ee:	4602      	mov	r2, r0
 80068f0:	4b23      	ldr	r3, [pc, #140]	@ (8006980 <__d2b+0xa8>)
 80068f2:	4824      	ldr	r0, [pc, #144]	@ (8006984 <__d2b+0xac>)
 80068f4:	f240 310f 	movw	r1, #783	@ 0x30f
 80068f8:	f001 f996 	bl	8007c28 <__assert_func>
 80068fc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006900:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006904:	b10d      	cbz	r5, 800690a <__d2b+0x32>
 8006906:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800690a:	9301      	str	r3, [sp, #4]
 800690c:	f1b8 0300 	subs.w	r3, r8, #0
 8006910:	d023      	beq.n	800695a <__d2b+0x82>
 8006912:	4668      	mov	r0, sp
 8006914:	9300      	str	r3, [sp, #0]
 8006916:	f7ff fd14 	bl	8006342 <__lo0bits>
 800691a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800691e:	b1d0      	cbz	r0, 8006956 <__d2b+0x7e>
 8006920:	f1c0 0320 	rsb	r3, r0, #32
 8006924:	fa02 f303 	lsl.w	r3, r2, r3
 8006928:	430b      	orrs	r3, r1
 800692a:	40c2      	lsrs	r2, r0
 800692c:	6163      	str	r3, [r4, #20]
 800692e:	9201      	str	r2, [sp, #4]
 8006930:	9b01      	ldr	r3, [sp, #4]
 8006932:	61a3      	str	r3, [r4, #24]
 8006934:	2b00      	cmp	r3, #0
 8006936:	bf0c      	ite	eq
 8006938:	2201      	moveq	r2, #1
 800693a:	2202      	movne	r2, #2
 800693c:	6122      	str	r2, [r4, #16]
 800693e:	b1a5      	cbz	r5, 800696a <__d2b+0x92>
 8006940:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006944:	4405      	add	r5, r0
 8006946:	603d      	str	r5, [r7, #0]
 8006948:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800694c:	6030      	str	r0, [r6, #0]
 800694e:	4620      	mov	r0, r4
 8006950:	b003      	add	sp, #12
 8006952:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006956:	6161      	str	r1, [r4, #20]
 8006958:	e7ea      	b.n	8006930 <__d2b+0x58>
 800695a:	a801      	add	r0, sp, #4
 800695c:	f7ff fcf1 	bl	8006342 <__lo0bits>
 8006960:	9b01      	ldr	r3, [sp, #4]
 8006962:	6163      	str	r3, [r4, #20]
 8006964:	3020      	adds	r0, #32
 8006966:	2201      	movs	r2, #1
 8006968:	e7e8      	b.n	800693c <__d2b+0x64>
 800696a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800696e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006972:	6038      	str	r0, [r7, #0]
 8006974:	6918      	ldr	r0, [r3, #16]
 8006976:	f7ff fcc5 	bl	8006304 <__hi0bits>
 800697a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800697e:	e7e5      	b.n	800694c <__d2b+0x74>
 8006980:	0800a4b9 	.word	0x0800a4b9
 8006984:	0800a4ca 	.word	0x0800a4ca

08006988 <__ratio>:
 8006988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800698c:	b085      	sub	sp, #20
 800698e:	e9cd 1000 	strd	r1, r0, [sp]
 8006992:	a902      	add	r1, sp, #8
 8006994:	f7ff ff56 	bl	8006844 <__b2d>
 8006998:	9800      	ldr	r0, [sp, #0]
 800699a:	a903      	add	r1, sp, #12
 800699c:	ec55 4b10 	vmov	r4, r5, d0
 80069a0:	f7ff ff50 	bl	8006844 <__b2d>
 80069a4:	9b01      	ldr	r3, [sp, #4]
 80069a6:	6919      	ldr	r1, [r3, #16]
 80069a8:	9b00      	ldr	r3, [sp, #0]
 80069aa:	691b      	ldr	r3, [r3, #16]
 80069ac:	1ac9      	subs	r1, r1, r3
 80069ae:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80069b2:	1a9b      	subs	r3, r3, r2
 80069b4:	ec5b ab10 	vmov	sl, fp, d0
 80069b8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80069bc:	2b00      	cmp	r3, #0
 80069be:	bfce      	itee	gt
 80069c0:	462a      	movgt	r2, r5
 80069c2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80069c6:	465a      	movle	r2, fp
 80069c8:	462f      	mov	r7, r5
 80069ca:	46d9      	mov	r9, fp
 80069cc:	bfcc      	ite	gt
 80069ce:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80069d2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80069d6:	464b      	mov	r3, r9
 80069d8:	4652      	mov	r2, sl
 80069da:	4620      	mov	r0, r4
 80069dc:	4639      	mov	r1, r7
 80069de:	f7f9 ff55 	bl	800088c <__aeabi_ddiv>
 80069e2:	ec41 0b10 	vmov	d0, r0, r1
 80069e6:	b005      	add	sp, #20
 80069e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080069ec <__copybits>:
 80069ec:	3901      	subs	r1, #1
 80069ee:	b570      	push	{r4, r5, r6, lr}
 80069f0:	1149      	asrs	r1, r1, #5
 80069f2:	6914      	ldr	r4, [r2, #16]
 80069f4:	3101      	adds	r1, #1
 80069f6:	f102 0314 	add.w	r3, r2, #20
 80069fa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80069fe:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006a02:	1f05      	subs	r5, r0, #4
 8006a04:	42a3      	cmp	r3, r4
 8006a06:	d30c      	bcc.n	8006a22 <__copybits+0x36>
 8006a08:	1aa3      	subs	r3, r4, r2
 8006a0a:	3b11      	subs	r3, #17
 8006a0c:	f023 0303 	bic.w	r3, r3, #3
 8006a10:	3211      	adds	r2, #17
 8006a12:	42a2      	cmp	r2, r4
 8006a14:	bf88      	it	hi
 8006a16:	2300      	movhi	r3, #0
 8006a18:	4418      	add	r0, r3
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	4288      	cmp	r0, r1
 8006a1e:	d305      	bcc.n	8006a2c <__copybits+0x40>
 8006a20:	bd70      	pop	{r4, r5, r6, pc}
 8006a22:	f853 6b04 	ldr.w	r6, [r3], #4
 8006a26:	f845 6f04 	str.w	r6, [r5, #4]!
 8006a2a:	e7eb      	b.n	8006a04 <__copybits+0x18>
 8006a2c:	f840 3b04 	str.w	r3, [r0], #4
 8006a30:	e7f4      	b.n	8006a1c <__copybits+0x30>

08006a32 <__any_on>:
 8006a32:	f100 0214 	add.w	r2, r0, #20
 8006a36:	6900      	ldr	r0, [r0, #16]
 8006a38:	114b      	asrs	r3, r1, #5
 8006a3a:	4298      	cmp	r0, r3
 8006a3c:	b510      	push	{r4, lr}
 8006a3e:	db11      	blt.n	8006a64 <__any_on+0x32>
 8006a40:	dd0a      	ble.n	8006a58 <__any_on+0x26>
 8006a42:	f011 011f 	ands.w	r1, r1, #31
 8006a46:	d007      	beq.n	8006a58 <__any_on+0x26>
 8006a48:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006a4c:	fa24 f001 	lsr.w	r0, r4, r1
 8006a50:	fa00 f101 	lsl.w	r1, r0, r1
 8006a54:	428c      	cmp	r4, r1
 8006a56:	d10b      	bne.n	8006a70 <__any_on+0x3e>
 8006a58:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d803      	bhi.n	8006a68 <__any_on+0x36>
 8006a60:	2000      	movs	r0, #0
 8006a62:	bd10      	pop	{r4, pc}
 8006a64:	4603      	mov	r3, r0
 8006a66:	e7f7      	b.n	8006a58 <__any_on+0x26>
 8006a68:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006a6c:	2900      	cmp	r1, #0
 8006a6e:	d0f5      	beq.n	8006a5c <__any_on+0x2a>
 8006a70:	2001      	movs	r0, #1
 8006a72:	e7f6      	b.n	8006a62 <__any_on+0x30>

08006a74 <sulp>:
 8006a74:	b570      	push	{r4, r5, r6, lr}
 8006a76:	4604      	mov	r4, r0
 8006a78:	460d      	mov	r5, r1
 8006a7a:	ec45 4b10 	vmov	d0, r4, r5
 8006a7e:	4616      	mov	r6, r2
 8006a80:	f7ff feba 	bl	80067f8 <__ulp>
 8006a84:	ec51 0b10 	vmov	r0, r1, d0
 8006a88:	b17e      	cbz	r6, 8006aaa <sulp+0x36>
 8006a8a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006a8e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	dd09      	ble.n	8006aaa <sulp+0x36>
 8006a96:	051b      	lsls	r3, r3, #20
 8006a98:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006a9c:	2400      	movs	r4, #0
 8006a9e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006aa2:	4622      	mov	r2, r4
 8006aa4:	462b      	mov	r3, r5
 8006aa6:	f7f9 fdc7 	bl	8000638 <__aeabi_dmul>
 8006aaa:	ec41 0b10 	vmov	d0, r0, r1
 8006aae:	bd70      	pop	{r4, r5, r6, pc}

08006ab0 <_strtod_l>:
 8006ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab4:	b09f      	sub	sp, #124	@ 0x7c
 8006ab6:	460c      	mov	r4, r1
 8006ab8:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006aba:	2200      	movs	r2, #0
 8006abc:	921a      	str	r2, [sp, #104]	@ 0x68
 8006abe:	9005      	str	r0, [sp, #20]
 8006ac0:	f04f 0a00 	mov.w	sl, #0
 8006ac4:	f04f 0b00 	mov.w	fp, #0
 8006ac8:	460a      	mov	r2, r1
 8006aca:	9219      	str	r2, [sp, #100]	@ 0x64
 8006acc:	7811      	ldrb	r1, [r2, #0]
 8006ace:	292b      	cmp	r1, #43	@ 0x2b
 8006ad0:	d04a      	beq.n	8006b68 <_strtod_l+0xb8>
 8006ad2:	d838      	bhi.n	8006b46 <_strtod_l+0x96>
 8006ad4:	290d      	cmp	r1, #13
 8006ad6:	d832      	bhi.n	8006b3e <_strtod_l+0x8e>
 8006ad8:	2908      	cmp	r1, #8
 8006ada:	d832      	bhi.n	8006b42 <_strtod_l+0x92>
 8006adc:	2900      	cmp	r1, #0
 8006ade:	d03b      	beq.n	8006b58 <_strtod_l+0xa8>
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	920e      	str	r2, [sp, #56]	@ 0x38
 8006ae4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006ae6:	782a      	ldrb	r2, [r5, #0]
 8006ae8:	2a30      	cmp	r2, #48	@ 0x30
 8006aea:	f040 80b2 	bne.w	8006c52 <_strtod_l+0x1a2>
 8006aee:	786a      	ldrb	r2, [r5, #1]
 8006af0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006af4:	2a58      	cmp	r2, #88	@ 0x58
 8006af6:	d16e      	bne.n	8006bd6 <_strtod_l+0x126>
 8006af8:	9302      	str	r3, [sp, #8]
 8006afa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006afc:	9301      	str	r3, [sp, #4]
 8006afe:	ab1a      	add	r3, sp, #104	@ 0x68
 8006b00:	9300      	str	r3, [sp, #0]
 8006b02:	4a8f      	ldr	r2, [pc, #572]	@ (8006d40 <_strtod_l+0x290>)
 8006b04:	9805      	ldr	r0, [sp, #20]
 8006b06:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006b08:	a919      	add	r1, sp, #100	@ 0x64
 8006b0a:	f001 f927 	bl	8007d5c <__gethex>
 8006b0e:	f010 060f 	ands.w	r6, r0, #15
 8006b12:	4604      	mov	r4, r0
 8006b14:	d005      	beq.n	8006b22 <_strtod_l+0x72>
 8006b16:	2e06      	cmp	r6, #6
 8006b18:	d128      	bne.n	8006b6c <_strtod_l+0xbc>
 8006b1a:	3501      	adds	r5, #1
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	9519      	str	r5, [sp, #100]	@ 0x64
 8006b20:	930e      	str	r3, [sp, #56]	@ 0x38
 8006b22:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	f040 858e 	bne.w	8007646 <_strtod_l+0xb96>
 8006b2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b2c:	b1cb      	cbz	r3, 8006b62 <_strtod_l+0xb2>
 8006b2e:	4652      	mov	r2, sl
 8006b30:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8006b34:	ec43 2b10 	vmov	d0, r2, r3
 8006b38:	b01f      	add	sp, #124	@ 0x7c
 8006b3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b3e:	2920      	cmp	r1, #32
 8006b40:	d1ce      	bne.n	8006ae0 <_strtod_l+0x30>
 8006b42:	3201      	adds	r2, #1
 8006b44:	e7c1      	b.n	8006aca <_strtod_l+0x1a>
 8006b46:	292d      	cmp	r1, #45	@ 0x2d
 8006b48:	d1ca      	bne.n	8006ae0 <_strtod_l+0x30>
 8006b4a:	2101      	movs	r1, #1
 8006b4c:	910e      	str	r1, [sp, #56]	@ 0x38
 8006b4e:	1c51      	adds	r1, r2, #1
 8006b50:	9119      	str	r1, [sp, #100]	@ 0x64
 8006b52:	7852      	ldrb	r2, [r2, #1]
 8006b54:	2a00      	cmp	r2, #0
 8006b56:	d1c5      	bne.n	8006ae4 <_strtod_l+0x34>
 8006b58:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006b5a:	9419      	str	r4, [sp, #100]	@ 0x64
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	f040 8570 	bne.w	8007642 <_strtod_l+0xb92>
 8006b62:	4652      	mov	r2, sl
 8006b64:	465b      	mov	r3, fp
 8006b66:	e7e5      	b.n	8006b34 <_strtod_l+0x84>
 8006b68:	2100      	movs	r1, #0
 8006b6a:	e7ef      	b.n	8006b4c <_strtod_l+0x9c>
 8006b6c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006b6e:	b13a      	cbz	r2, 8006b80 <_strtod_l+0xd0>
 8006b70:	2135      	movs	r1, #53	@ 0x35
 8006b72:	a81c      	add	r0, sp, #112	@ 0x70
 8006b74:	f7ff ff3a 	bl	80069ec <__copybits>
 8006b78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006b7a:	9805      	ldr	r0, [sp, #20]
 8006b7c:	f7ff fb10 	bl	80061a0 <_Bfree>
 8006b80:	3e01      	subs	r6, #1
 8006b82:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006b84:	2e04      	cmp	r6, #4
 8006b86:	d806      	bhi.n	8006b96 <_strtod_l+0xe6>
 8006b88:	e8df f006 	tbb	[pc, r6]
 8006b8c:	201d0314 	.word	0x201d0314
 8006b90:	14          	.byte	0x14
 8006b91:	00          	.byte	0x00
 8006b92:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006b96:	05e1      	lsls	r1, r4, #23
 8006b98:	bf48      	it	mi
 8006b9a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006b9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006ba2:	0d1b      	lsrs	r3, r3, #20
 8006ba4:	051b      	lsls	r3, r3, #20
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d1bb      	bne.n	8006b22 <_strtod_l+0x72>
 8006baa:	f7fe fb2b 	bl	8005204 <__errno>
 8006bae:	2322      	movs	r3, #34	@ 0x22
 8006bb0:	6003      	str	r3, [r0, #0]
 8006bb2:	e7b6      	b.n	8006b22 <_strtod_l+0x72>
 8006bb4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006bb8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006bbc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006bc0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006bc4:	e7e7      	b.n	8006b96 <_strtod_l+0xe6>
 8006bc6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8006d48 <_strtod_l+0x298>
 8006bca:	e7e4      	b.n	8006b96 <_strtod_l+0xe6>
 8006bcc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006bd0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006bd4:	e7df      	b.n	8006b96 <_strtod_l+0xe6>
 8006bd6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006bd8:	1c5a      	adds	r2, r3, #1
 8006bda:	9219      	str	r2, [sp, #100]	@ 0x64
 8006bdc:	785b      	ldrb	r3, [r3, #1]
 8006bde:	2b30      	cmp	r3, #48	@ 0x30
 8006be0:	d0f9      	beq.n	8006bd6 <_strtod_l+0x126>
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d09d      	beq.n	8006b22 <_strtod_l+0x72>
 8006be6:	2301      	movs	r3, #1
 8006be8:	2700      	movs	r7, #0
 8006bea:	9308      	str	r3, [sp, #32]
 8006bec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006bee:	930c      	str	r3, [sp, #48]	@ 0x30
 8006bf0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8006bf2:	46b9      	mov	r9, r7
 8006bf4:	220a      	movs	r2, #10
 8006bf6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006bf8:	7805      	ldrb	r5, [r0, #0]
 8006bfa:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006bfe:	b2d9      	uxtb	r1, r3
 8006c00:	2909      	cmp	r1, #9
 8006c02:	d928      	bls.n	8006c56 <_strtod_l+0x1a6>
 8006c04:	494f      	ldr	r1, [pc, #316]	@ (8006d44 <_strtod_l+0x294>)
 8006c06:	2201      	movs	r2, #1
 8006c08:	f000 ffd6 	bl	8007bb8 <strncmp>
 8006c0c:	2800      	cmp	r0, #0
 8006c0e:	d032      	beq.n	8006c76 <_strtod_l+0x1c6>
 8006c10:	2000      	movs	r0, #0
 8006c12:	462a      	mov	r2, r5
 8006c14:	900a      	str	r0, [sp, #40]	@ 0x28
 8006c16:	464d      	mov	r5, r9
 8006c18:	4603      	mov	r3, r0
 8006c1a:	2a65      	cmp	r2, #101	@ 0x65
 8006c1c:	d001      	beq.n	8006c22 <_strtod_l+0x172>
 8006c1e:	2a45      	cmp	r2, #69	@ 0x45
 8006c20:	d114      	bne.n	8006c4c <_strtod_l+0x19c>
 8006c22:	b91d      	cbnz	r5, 8006c2c <_strtod_l+0x17c>
 8006c24:	9a08      	ldr	r2, [sp, #32]
 8006c26:	4302      	orrs	r2, r0
 8006c28:	d096      	beq.n	8006b58 <_strtod_l+0xa8>
 8006c2a:	2500      	movs	r5, #0
 8006c2c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006c2e:	1c62      	adds	r2, r4, #1
 8006c30:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c32:	7862      	ldrb	r2, [r4, #1]
 8006c34:	2a2b      	cmp	r2, #43	@ 0x2b
 8006c36:	d07a      	beq.n	8006d2e <_strtod_l+0x27e>
 8006c38:	2a2d      	cmp	r2, #45	@ 0x2d
 8006c3a:	d07e      	beq.n	8006d3a <_strtod_l+0x28a>
 8006c3c:	f04f 0c00 	mov.w	ip, #0
 8006c40:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006c44:	2909      	cmp	r1, #9
 8006c46:	f240 8085 	bls.w	8006d54 <_strtod_l+0x2a4>
 8006c4a:	9419      	str	r4, [sp, #100]	@ 0x64
 8006c4c:	f04f 0800 	mov.w	r8, #0
 8006c50:	e0a5      	b.n	8006d9e <_strtod_l+0x2ee>
 8006c52:	2300      	movs	r3, #0
 8006c54:	e7c8      	b.n	8006be8 <_strtod_l+0x138>
 8006c56:	f1b9 0f08 	cmp.w	r9, #8
 8006c5a:	bfd8      	it	le
 8006c5c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006c5e:	f100 0001 	add.w	r0, r0, #1
 8006c62:	bfda      	itte	le
 8006c64:	fb02 3301 	mlale	r3, r2, r1, r3
 8006c68:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8006c6a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006c6e:	f109 0901 	add.w	r9, r9, #1
 8006c72:	9019      	str	r0, [sp, #100]	@ 0x64
 8006c74:	e7bf      	b.n	8006bf6 <_strtod_l+0x146>
 8006c76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c78:	1c5a      	adds	r2, r3, #1
 8006c7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c7c:	785a      	ldrb	r2, [r3, #1]
 8006c7e:	f1b9 0f00 	cmp.w	r9, #0
 8006c82:	d03b      	beq.n	8006cfc <_strtod_l+0x24c>
 8006c84:	900a      	str	r0, [sp, #40]	@ 0x28
 8006c86:	464d      	mov	r5, r9
 8006c88:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006c8c:	2b09      	cmp	r3, #9
 8006c8e:	d912      	bls.n	8006cb6 <_strtod_l+0x206>
 8006c90:	2301      	movs	r3, #1
 8006c92:	e7c2      	b.n	8006c1a <_strtod_l+0x16a>
 8006c94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c96:	1c5a      	adds	r2, r3, #1
 8006c98:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c9a:	785a      	ldrb	r2, [r3, #1]
 8006c9c:	3001      	adds	r0, #1
 8006c9e:	2a30      	cmp	r2, #48	@ 0x30
 8006ca0:	d0f8      	beq.n	8006c94 <_strtod_l+0x1e4>
 8006ca2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006ca6:	2b08      	cmp	r3, #8
 8006ca8:	f200 84d2 	bhi.w	8007650 <_strtod_l+0xba0>
 8006cac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006cae:	900a      	str	r0, [sp, #40]	@ 0x28
 8006cb0:	2000      	movs	r0, #0
 8006cb2:	930c      	str	r3, [sp, #48]	@ 0x30
 8006cb4:	4605      	mov	r5, r0
 8006cb6:	3a30      	subs	r2, #48	@ 0x30
 8006cb8:	f100 0301 	add.w	r3, r0, #1
 8006cbc:	d018      	beq.n	8006cf0 <_strtod_l+0x240>
 8006cbe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006cc0:	4419      	add	r1, r3
 8006cc2:	910a      	str	r1, [sp, #40]	@ 0x28
 8006cc4:	462e      	mov	r6, r5
 8006cc6:	f04f 0e0a 	mov.w	lr, #10
 8006cca:	1c71      	adds	r1, r6, #1
 8006ccc:	eba1 0c05 	sub.w	ip, r1, r5
 8006cd0:	4563      	cmp	r3, ip
 8006cd2:	dc15      	bgt.n	8006d00 <_strtod_l+0x250>
 8006cd4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006cd8:	182b      	adds	r3, r5, r0
 8006cda:	2b08      	cmp	r3, #8
 8006cdc:	f105 0501 	add.w	r5, r5, #1
 8006ce0:	4405      	add	r5, r0
 8006ce2:	dc1a      	bgt.n	8006d1a <_strtod_l+0x26a>
 8006ce4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006ce6:	230a      	movs	r3, #10
 8006ce8:	fb03 2301 	mla	r3, r3, r1, r2
 8006cec:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006cee:	2300      	movs	r3, #0
 8006cf0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006cf2:	1c51      	adds	r1, r2, #1
 8006cf4:	9119      	str	r1, [sp, #100]	@ 0x64
 8006cf6:	7852      	ldrb	r2, [r2, #1]
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	e7c5      	b.n	8006c88 <_strtod_l+0x1d8>
 8006cfc:	4648      	mov	r0, r9
 8006cfe:	e7ce      	b.n	8006c9e <_strtod_l+0x1ee>
 8006d00:	2e08      	cmp	r6, #8
 8006d02:	dc05      	bgt.n	8006d10 <_strtod_l+0x260>
 8006d04:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006d06:	fb0e f606 	mul.w	r6, lr, r6
 8006d0a:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006d0c:	460e      	mov	r6, r1
 8006d0e:	e7dc      	b.n	8006cca <_strtod_l+0x21a>
 8006d10:	2910      	cmp	r1, #16
 8006d12:	bfd8      	it	le
 8006d14:	fb0e f707 	mulle.w	r7, lr, r7
 8006d18:	e7f8      	b.n	8006d0c <_strtod_l+0x25c>
 8006d1a:	2b0f      	cmp	r3, #15
 8006d1c:	bfdc      	itt	le
 8006d1e:	230a      	movle	r3, #10
 8006d20:	fb03 2707 	mlale	r7, r3, r7, r2
 8006d24:	e7e3      	b.n	8006cee <_strtod_l+0x23e>
 8006d26:	2300      	movs	r3, #0
 8006d28:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e77a      	b.n	8006c24 <_strtod_l+0x174>
 8006d2e:	f04f 0c00 	mov.w	ip, #0
 8006d32:	1ca2      	adds	r2, r4, #2
 8006d34:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d36:	78a2      	ldrb	r2, [r4, #2]
 8006d38:	e782      	b.n	8006c40 <_strtod_l+0x190>
 8006d3a:	f04f 0c01 	mov.w	ip, #1
 8006d3e:	e7f8      	b.n	8006d32 <_strtod_l+0x282>
 8006d40:	0800a6ec 	.word	0x0800a6ec
 8006d44:	0800a523 	.word	0x0800a523
 8006d48:	7ff00000 	.word	0x7ff00000
 8006d4c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006d4e:	1c51      	adds	r1, r2, #1
 8006d50:	9119      	str	r1, [sp, #100]	@ 0x64
 8006d52:	7852      	ldrb	r2, [r2, #1]
 8006d54:	2a30      	cmp	r2, #48	@ 0x30
 8006d56:	d0f9      	beq.n	8006d4c <_strtod_l+0x29c>
 8006d58:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006d5c:	2908      	cmp	r1, #8
 8006d5e:	f63f af75 	bhi.w	8006c4c <_strtod_l+0x19c>
 8006d62:	3a30      	subs	r2, #48	@ 0x30
 8006d64:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d66:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006d68:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006d6a:	f04f 080a 	mov.w	r8, #10
 8006d6e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006d70:	1c56      	adds	r6, r2, #1
 8006d72:	9619      	str	r6, [sp, #100]	@ 0x64
 8006d74:	7852      	ldrb	r2, [r2, #1]
 8006d76:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006d7a:	f1be 0f09 	cmp.w	lr, #9
 8006d7e:	d939      	bls.n	8006df4 <_strtod_l+0x344>
 8006d80:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006d82:	1a76      	subs	r6, r6, r1
 8006d84:	2e08      	cmp	r6, #8
 8006d86:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006d8a:	dc03      	bgt.n	8006d94 <_strtod_l+0x2e4>
 8006d8c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006d8e:	4588      	cmp	r8, r1
 8006d90:	bfa8      	it	ge
 8006d92:	4688      	movge	r8, r1
 8006d94:	f1bc 0f00 	cmp.w	ip, #0
 8006d98:	d001      	beq.n	8006d9e <_strtod_l+0x2ee>
 8006d9a:	f1c8 0800 	rsb	r8, r8, #0
 8006d9e:	2d00      	cmp	r5, #0
 8006da0:	d14e      	bne.n	8006e40 <_strtod_l+0x390>
 8006da2:	9908      	ldr	r1, [sp, #32]
 8006da4:	4308      	orrs	r0, r1
 8006da6:	f47f aebc 	bne.w	8006b22 <_strtod_l+0x72>
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	f47f aed4 	bne.w	8006b58 <_strtod_l+0xa8>
 8006db0:	2a69      	cmp	r2, #105	@ 0x69
 8006db2:	d028      	beq.n	8006e06 <_strtod_l+0x356>
 8006db4:	dc25      	bgt.n	8006e02 <_strtod_l+0x352>
 8006db6:	2a49      	cmp	r2, #73	@ 0x49
 8006db8:	d025      	beq.n	8006e06 <_strtod_l+0x356>
 8006dba:	2a4e      	cmp	r2, #78	@ 0x4e
 8006dbc:	f47f aecc 	bne.w	8006b58 <_strtod_l+0xa8>
 8006dc0:	499a      	ldr	r1, [pc, #616]	@ (800702c <_strtod_l+0x57c>)
 8006dc2:	a819      	add	r0, sp, #100	@ 0x64
 8006dc4:	f001 f9ec 	bl	80081a0 <__match>
 8006dc8:	2800      	cmp	r0, #0
 8006dca:	f43f aec5 	beq.w	8006b58 <_strtod_l+0xa8>
 8006dce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006dd0:	781b      	ldrb	r3, [r3, #0]
 8006dd2:	2b28      	cmp	r3, #40	@ 0x28
 8006dd4:	d12e      	bne.n	8006e34 <_strtod_l+0x384>
 8006dd6:	4996      	ldr	r1, [pc, #600]	@ (8007030 <_strtod_l+0x580>)
 8006dd8:	aa1c      	add	r2, sp, #112	@ 0x70
 8006dda:	a819      	add	r0, sp, #100	@ 0x64
 8006ddc:	f001 f9f4 	bl	80081c8 <__hexnan>
 8006de0:	2805      	cmp	r0, #5
 8006de2:	d127      	bne.n	8006e34 <_strtod_l+0x384>
 8006de4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006de6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006dea:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006dee:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006df2:	e696      	b.n	8006b22 <_strtod_l+0x72>
 8006df4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006df6:	fb08 2101 	mla	r1, r8, r1, r2
 8006dfa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006dfe:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e00:	e7b5      	b.n	8006d6e <_strtod_l+0x2be>
 8006e02:	2a6e      	cmp	r2, #110	@ 0x6e
 8006e04:	e7da      	b.n	8006dbc <_strtod_l+0x30c>
 8006e06:	498b      	ldr	r1, [pc, #556]	@ (8007034 <_strtod_l+0x584>)
 8006e08:	a819      	add	r0, sp, #100	@ 0x64
 8006e0a:	f001 f9c9 	bl	80081a0 <__match>
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	f43f aea2 	beq.w	8006b58 <_strtod_l+0xa8>
 8006e14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e16:	4988      	ldr	r1, [pc, #544]	@ (8007038 <_strtod_l+0x588>)
 8006e18:	3b01      	subs	r3, #1
 8006e1a:	a819      	add	r0, sp, #100	@ 0x64
 8006e1c:	9319      	str	r3, [sp, #100]	@ 0x64
 8006e1e:	f001 f9bf 	bl	80081a0 <__match>
 8006e22:	b910      	cbnz	r0, 8006e2a <_strtod_l+0x37a>
 8006e24:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e26:	3301      	adds	r3, #1
 8006e28:	9319      	str	r3, [sp, #100]	@ 0x64
 8006e2a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8007048 <_strtod_l+0x598>
 8006e2e:	f04f 0a00 	mov.w	sl, #0
 8006e32:	e676      	b.n	8006b22 <_strtod_l+0x72>
 8006e34:	4881      	ldr	r0, [pc, #516]	@ (800703c <_strtod_l+0x58c>)
 8006e36:	f000 feef 	bl	8007c18 <nan>
 8006e3a:	ec5b ab10 	vmov	sl, fp, d0
 8006e3e:	e670      	b.n	8006b22 <_strtod_l+0x72>
 8006e40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e42:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006e44:	eba8 0303 	sub.w	r3, r8, r3
 8006e48:	f1b9 0f00 	cmp.w	r9, #0
 8006e4c:	bf08      	it	eq
 8006e4e:	46a9      	moveq	r9, r5
 8006e50:	2d10      	cmp	r5, #16
 8006e52:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e54:	462c      	mov	r4, r5
 8006e56:	bfa8      	it	ge
 8006e58:	2410      	movge	r4, #16
 8006e5a:	f7f9 fb73 	bl	8000544 <__aeabi_ui2d>
 8006e5e:	2d09      	cmp	r5, #9
 8006e60:	4682      	mov	sl, r0
 8006e62:	468b      	mov	fp, r1
 8006e64:	dc13      	bgt.n	8006e8e <_strtod_l+0x3de>
 8006e66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	f43f ae5a 	beq.w	8006b22 <_strtod_l+0x72>
 8006e6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e70:	dd78      	ble.n	8006f64 <_strtod_l+0x4b4>
 8006e72:	2b16      	cmp	r3, #22
 8006e74:	dc5f      	bgt.n	8006f36 <_strtod_l+0x486>
 8006e76:	4972      	ldr	r1, [pc, #456]	@ (8007040 <_strtod_l+0x590>)
 8006e78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006e7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e80:	4652      	mov	r2, sl
 8006e82:	465b      	mov	r3, fp
 8006e84:	f7f9 fbd8 	bl	8000638 <__aeabi_dmul>
 8006e88:	4682      	mov	sl, r0
 8006e8a:	468b      	mov	fp, r1
 8006e8c:	e649      	b.n	8006b22 <_strtod_l+0x72>
 8006e8e:	4b6c      	ldr	r3, [pc, #432]	@ (8007040 <_strtod_l+0x590>)
 8006e90:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006e94:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006e98:	f7f9 fbce 	bl	8000638 <__aeabi_dmul>
 8006e9c:	4682      	mov	sl, r0
 8006e9e:	4638      	mov	r0, r7
 8006ea0:	468b      	mov	fp, r1
 8006ea2:	f7f9 fb4f 	bl	8000544 <__aeabi_ui2d>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	4650      	mov	r0, sl
 8006eac:	4659      	mov	r1, fp
 8006eae:	f7f9 fa0d 	bl	80002cc <__adddf3>
 8006eb2:	2d0f      	cmp	r5, #15
 8006eb4:	4682      	mov	sl, r0
 8006eb6:	468b      	mov	fp, r1
 8006eb8:	ddd5      	ble.n	8006e66 <_strtod_l+0x3b6>
 8006eba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ebc:	1b2c      	subs	r4, r5, r4
 8006ebe:	441c      	add	r4, r3
 8006ec0:	2c00      	cmp	r4, #0
 8006ec2:	f340 8093 	ble.w	8006fec <_strtod_l+0x53c>
 8006ec6:	f014 030f 	ands.w	r3, r4, #15
 8006eca:	d00a      	beq.n	8006ee2 <_strtod_l+0x432>
 8006ecc:	495c      	ldr	r1, [pc, #368]	@ (8007040 <_strtod_l+0x590>)
 8006ece:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ed2:	4652      	mov	r2, sl
 8006ed4:	465b      	mov	r3, fp
 8006ed6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006eda:	f7f9 fbad 	bl	8000638 <__aeabi_dmul>
 8006ede:	4682      	mov	sl, r0
 8006ee0:	468b      	mov	fp, r1
 8006ee2:	f034 040f 	bics.w	r4, r4, #15
 8006ee6:	d073      	beq.n	8006fd0 <_strtod_l+0x520>
 8006ee8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006eec:	dd49      	ble.n	8006f82 <_strtod_l+0x4d2>
 8006eee:	2400      	movs	r4, #0
 8006ef0:	46a0      	mov	r8, r4
 8006ef2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006ef4:	46a1      	mov	r9, r4
 8006ef6:	9a05      	ldr	r2, [sp, #20]
 8006ef8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8007048 <_strtod_l+0x598>
 8006efc:	2322      	movs	r3, #34	@ 0x22
 8006efe:	6013      	str	r3, [r2, #0]
 8006f00:	f04f 0a00 	mov.w	sl, #0
 8006f04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	f43f ae0b 	beq.w	8006b22 <_strtod_l+0x72>
 8006f0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006f0e:	9805      	ldr	r0, [sp, #20]
 8006f10:	f7ff f946 	bl	80061a0 <_Bfree>
 8006f14:	9805      	ldr	r0, [sp, #20]
 8006f16:	4649      	mov	r1, r9
 8006f18:	f7ff f942 	bl	80061a0 <_Bfree>
 8006f1c:	9805      	ldr	r0, [sp, #20]
 8006f1e:	4641      	mov	r1, r8
 8006f20:	f7ff f93e 	bl	80061a0 <_Bfree>
 8006f24:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006f26:	9805      	ldr	r0, [sp, #20]
 8006f28:	f7ff f93a 	bl	80061a0 <_Bfree>
 8006f2c:	9805      	ldr	r0, [sp, #20]
 8006f2e:	4621      	mov	r1, r4
 8006f30:	f7ff f936 	bl	80061a0 <_Bfree>
 8006f34:	e5f5      	b.n	8006b22 <_strtod_l+0x72>
 8006f36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f38:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	dbbc      	blt.n	8006eba <_strtod_l+0x40a>
 8006f40:	4c3f      	ldr	r4, [pc, #252]	@ (8007040 <_strtod_l+0x590>)
 8006f42:	f1c5 050f 	rsb	r5, r5, #15
 8006f46:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006f4a:	4652      	mov	r2, sl
 8006f4c:	465b      	mov	r3, fp
 8006f4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f52:	f7f9 fb71 	bl	8000638 <__aeabi_dmul>
 8006f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f58:	1b5d      	subs	r5, r3, r5
 8006f5a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006f5e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006f62:	e78f      	b.n	8006e84 <_strtod_l+0x3d4>
 8006f64:	3316      	adds	r3, #22
 8006f66:	dba8      	blt.n	8006eba <_strtod_l+0x40a>
 8006f68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f6a:	eba3 0808 	sub.w	r8, r3, r8
 8006f6e:	4b34      	ldr	r3, [pc, #208]	@ (8007040 <_strtod_l+0x590>)
 8006f70:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006f74:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006f78:	4650      	mov	r0, sl
 8006f7a:	4659      	mov	r1, fp
 8006f7c:	f7f9 fc86 	bl	800088c <__aeabi_ddiv>
 8006f80:	e782      	b.n	8006e88 <_strtod_l+0x3d8>
 8006f82:	2300      	movs	r3, #0
 8006f84:	4f2f      	ldr	r7, [pc, #188]	@ (8007044 <_strtod_l+0x594>)
 8006f86:	1124      	asrs	r4, r4, #4
 8006f88:	4650      	mov	r0, sl
 8006f8a:	4659      	mov	r1, fp
 8006f8c:	461e      	mov	r6, r3
 8006f8e:	2c01      	cmp	r4, #1
 8006f90:	dc21      	bgt.n	8006fd6 <_strtod_l+0x526>
 8006f92:	b10b      	cbz	r3, 8006f98 <_strtod_l+0x4e8>
 8006f94:	4682      	mov	sl, r0
 8006f96:	468b      	mov	fp, r1
 8006f98:	492a      	ldr	r1, [pc, #168]	@ (8007044 <_strtod_l+0x594>)
 8006f9a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006f9e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006fa2:	4652      	mov	r2, sl
 8006fa4:	465b      	mov	r3, fp
 8006fa6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006faa:	f7f9 fb45 	bl	8000638 <__aeabi_dmul>
 8006fae:	4b26      	ldr	r3, [pc, #152]	@ (8007048 <_strtod_l+0x598>)
 8006fb0:	460a      	mov	r2, r1
 8006fb2:	400b      	ands	r3, r1
 8006fb4:	4925      	ldr	r1, [pc, #148]	@ (800704c <_strtod_l+0x59c>)
 8006fb6:	428b      	cmp	r3, r1
 8006fb8:	4682      	mov	sl, r0
 8006fba:	d898      	bhi.n	8006eee <_strtod_l+0x43e>
 8006fbc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006fc0:	428b      	cmp	r3, r1
 8006fc2:	bf86      	itte	hi
 8006fc4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007050 <_strtod_l+0x5a0>
 8006fc8:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8006fcc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	9308      	str	r3, [sp, #32]
 8006fd4:	e076      	b.n	80070c4 <_strtod_l+0x614>
 8006fd6:	07e2      	lsls	r2, r4, #31
 8006fd8:	d504      	bpl.n	8006fe4 <_strtod_l+0x534>
 8006fda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fde:	f7f9 fb2b 	bl	8000638 <__aeabi_dmul>
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	3601      	adds	r6, #1
 8006fe6:	1064      	asrs	r4, r4, #1
 8006fe8:	3708      	adds	r7, #8
 8006fea:	e7d0      	b.n	8006f8e <_strtod_l+0x4de>
 8006fec:	d0f0      	beq.n	8006fd0 <_strtod_l+0x520>
 8006fee:	4264      	negs	r4, r4
 8006ff0:	f014 020f 	ands.w	r2, r4, #15
 8006ff4:	d00a      	beq.n	800700c <_strtod_l+0x55c>
 8006ff6:	4b12      	ldr	r3, [pc, #72]	@ (8007040 <_strtod_l+0x590>)
 8006ff8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ffc:	4650      	mov	r0, sl
 8006ffe:	4659      	mov	r1, fp
 8007000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007004:	f7f9 fc42 	bl	800088c <__aeabi_ddiv>
 8007008:	4682      	mov	sl, r0
 800700a:	468b      	mov	fp, r1
 800700c:	1124      	asrs	r4, r4, #4
 800700e:	d0df      	beq.n	8006fd0 <_strtod_l+0x520>
 8007010:	2c1f      	cmp	r4, #31
 8007012:	dd1f      	ble.n	8007054 <_strtod_l+0x5a4>
 8007014:	2400      	movs	r4, #0
 8007016:	46a0      	mov	r8, r4
 8007018:	940b      	str	r4, [sp, #44]	@ 0x2c
 800701a:	46a1      	mov	r9, r4
 800701c:	9a05      	ldr	r2, [sp, #20]
 800701e:	2322      	movs	r3, #34	@ 0x22
 8007020:	f04f 0a00 	mov.w	sl, #0
 8007024:	f04f 0b00 	mov.w	fp, #0
 8007028:	6013      	str	r3, [r2, #0]
 800702a:	e76b      	b.n	8006f04 <_strtod_l+0x454>
 800702c:	0800a411 	.word	0x0800a411
 8007030:	0800a6d8 	.word	0x0800a6d8
 8007034:	0800a409 	.word	0x0800a409
 8007038:	0800a440 	.word	0x0800a440
 800703c:	0800a579 	.word	0x0800a579
 8007040:	0800a610 	.word	0x0800a610
 8007044:	0800a5e8 	.word	0x0800a5e8
 8007048:	7ff00000 	.word	0x7ff00000
 800704c:	7ca00000 	.word	0x7ca00000
 8007050:	7fefffff 	.word	0x7fefffff
 8007054:	f014 0310 	ands.w	r3, r4, #16
 8007058:	bf18      	it	ne
 800705a:	236a      	movne	r3, #106	@ 0x6a
 800705c:	4ea9      	ldr	r6, [pc, #676]	@ (8007304 <_strtod_l+0x854>)
 800705e:	9308      	str	r3, [sp, #32]
 8007060:	4650      	mov	r0, sl
 8007062:	4659      	mov	r1, fp
 8007064:	2300      	movs	r3, #0
 8007066:	07e7      	lsls	r7, r4, #31
 8007068:	d504      	bpl.n	8007074 <_strtod_l+0x5c4>
 800706a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800706e:	f7f9 fae3 	bl	8000638 <__aeabi_dmul>
 8007072:	2301      	movs	r3, #1
 8007074:	1064      	asrs	r4, r4, #1
 8007076:	f106 0608 	add.w	r6, r6, #8
 800707a:	d1f4      	bne.n	8007066 <_strtod_l+0x5b6>
 800707c:	b10b      	cbz	r3, 8007082 <_strtod_l+0x5d2>
 800707e:	4682      	mov	sl, r0
 8007080:	468b      	mov	fp, r1
 8007082:	9b08      	ldr	r3, [sp, #32]
 8007084:	b1b3      	cbz	r3, 80070b4 <_strtod_l+0x604>
 8007086:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800708a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800708e:	2b00      	cmp	r3, #0
 8007090:	4659      	mov	r1, fp
 8007092:	dd0f      	ble.n	80070b4 <_strtod_l+0x604>
 8007094:	2b1f      	cmp	r3, #31
 8007096:	dd56      	ble.n	8007146 <_strtod_l+0x696>
 8007098:	2b34      	cmp	r3, #52	@ 0x34
 800709a:	bfde      	ittt	le
 800709c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 80070a0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80070a4:	4093      	lslle	r3, r2
 80070a6:	f04f 0a00 	mov.w	sl, #0
 80070aa:	bfcc      	ite	gt
 80070ac:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80070b0:	ea03 0b01 	andle.w	fp, r3, r1
 80070b4:	2200      	movs	r2, #0
 80070b6:	2300      	movs	r3, #0
 80070b8:	4650      	mov	r0, sl
 80070ba:	4659      	mov	r1, fp
 80070bc:	f7f9 fd24 	bl	8000b08 <__aeabi_dcmpeq>
 80070c0:	2800      	cmp	r0, #0
 80070c2:	d1a7      	bne.n	8007014 <_strtod_l+0x564>
 80070c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070c6:	9300      	str	r3, [sp, #0]
 80070c8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80070ca:	9805      	ldr	r0, [sp, #20]
 80070cc:	462b      	mov	r3, r5
 80070ce:	464a      	mov	r2, r9
 80070d0:	f7ff f8ce 	bl	8006270 <__s2b>
 80070d4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80070d6:	2800      	cmp	r0, #0
 80070d8:	f43f af09 	beq.w	8006eee <_strtod_l+0x43e>
 80070dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070e0:	2a00      	cmp	r2, #0
 80070e2:	eba3 0308 	sub.w	r3, r3, r8
 80070e6:	bfa8      	it	ge
 80070e8:	2300      	movge	r3, #0
 80070ea:	9312      	str	r3, [sp, #72]	@ 0x48
 80070ec:	2400      	movs	r4, #0
 80070ee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80070f2:	9316      	str	r3, [sp, #88]	@ 0x58
 80070f4:	46a0      	mov	r8, r4
 80070f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070f8:	9805      	ldr	r0, [sp, #20]
 80070fa:	6859      	ldr	r1, [r3, #4]
 80070fc:	f7ff f810 	bl	8006120 <_Balloc>
 8007100:	4681      	mov	r9, r0
 8007102:	2800      	cmp	r0, #0
 8007104:	f43f aef7 	beq.w	8006ef6 <_strtod_l+0x446>
 8007108:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800710a:	691a      	ldr	r2, [r3, #16]
 800710c:	3202      	adds	r2, #2
 800710e:	f103 010c 	add.w	r1, r3, #12
 8007112:	0092      	lsls	r2, r2, #2
 8007114:	300c      	adds	r0, #12
 8007116:	f000 fd71 	bl	8007bfc <memcpy>
 800711a:	ec4b ab10 	vmov	d0, sl, fp
 800711e:	9805      	ldr	r0, [sp, #20]
 8007120:	aa1c      	add	r2, sp, #112	@ 0x70
 8007122:	a91b      	add	r1, sp, #108	@ 0x6c
 8007124:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007128:	f7ff fbd6 	bl	80068d8 <__d2b>
 800712c:	901a      	str	r0, [sp, #104]	@ 0x68
 800712e:	2800      	cmp	r0, #0
 8007130:	f43f aee1 	beq.w	8006ef6 <_strtod_l+0x446>
 8007134:	9805      	ldr	r0, [sp, #20]
 8007136:	2101      	movs	r1, #1
 8007138:	f7ff f930 	bl	800639c <__i2b>
 800713c:	4680      	mov	r8, r0
 800713e:	b948      	cbnz	r0, 8007154 <_strtod_l+0x6a4>
 8007140:	f04f 0800 	mov.w	r8, #0
 8007144:	e6d7      	b.n	8006ef6 <_strtod_l+0x446>
 8007146:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800714a:	fa02 f303 	lsl.w	r3, r2, r3
 800714e:	ea03 0a0a 	and.w	sl, r3, sl
 8007152:	e7af      	b.n	80070b4 <_strtod_l+0x604>
 8007154:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007156:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007158:	2d00      	cmp	r5, #0
 800715a:	bfab      	itete	ge
 800715c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800715e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007160:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007162:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007164:	bfac      	ite	ge
 8007166:	18ef      	addge	r7, r5, r3
 8007168:	1b5e      	sublt	r6, r3, r5
 800716a:	9b08      	ldr	r3, [sp, #32]
 800716c:	1aed      	subs	r5, r5, r3
 800716e:	4415      	add	r5, r2
 8007170:	4b65      	ldr	r3, [pc, #404]	@ (8007308 <_strtod_l+0x858>)
 8007172:	3d01      	subs	r5, #1
 8007174:	429d      	cmp	r5, r3
 8007176:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800717a:	da50      	bge.n	800721e <_strtod_l+0x76e>
 800717c:	1b5b      	subs	r3, r3, r5
 800717e:	2b1f      	cmp	r3, #31
 8007180:	eba2 0203 	sub.w	r2, r2, r3
 8007184:	f04f 0101 	mov.w	r1, #1
 8007188:	dc3d      	bgt.n	8007206 <_strtod_l+0x756>
 800718a:	fa01 f303 	lsl.w	r3, r1, r3
 800718e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007190:	2300      	movs	r3, #0
 8007192:	9310      	str	r3, [sp, #64]	@ 0x40
 8007194:	18bd      	adds	r5, r7, r2
 8007196:	9b08      	ldr	r3, [sp, #32]
 8007198:	42af      	cmp	r7, r5
 800719a:	4416      	add	r6, r2
 800719c:	441e      	add	r6, r3
 800719e:	463b      	mov	r3, r7
 80071a0:	bfa8      	it	ge
 80071a2:	462b      	movge	r3, r5
 80071a4:	42b3      	cmp	r3, r6
 80071a6:	bfa8      	it	ge
 80071a8:	4633      	movge	r3, r6
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	bfc2      	ittt	gt
 80071ae:	1aed      	subgt	r5, r5, r3
 80071b0:	1af6      	subgt	r6, r6, r3
 80071b2:	1aff      	subgt	r7, r7, r3
 80071b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	dd16      	ble.n	80071e8 <_strtod_l+0x738>
 80071ba:	4641      	mov	r1, r8
 80071bc:	9805      	ldr	r0, [sp, #20]
 80071be:	461a      	mov	r2, r3
 80071c0:	f7ff f9a4 	bl	800650c <__pow5mult>
 80071c4:	4680      	mov	r8, r0
 80071c6:	2800      	cmp	r0, #0
 80071c8:	d0ba      	beq.n	8007140 <_strtod_l+0x690>
 80071ca:	4601      	mov	r1, r0
 80071cc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80071ce:	9805      	ldr	r0, [sp, #20]
 80071d0:	f7ff f8fa 	bl	80063c8 <__multiply>
 80071d4:	900a      	str	r0, [sp, #40]	@ 0x28
 80071d6:	2800      	cmp	r0, #0
 80071d8:	f43f ae8d 	beq.w	8006ef6 <_strtod_l+0x446>
 80071dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80071de:	9805      	ldr	r0, [sp, #20]
 80071e0:	f7fe ffde 	bl	80061a0 <_Bfree>
 80071e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80071e8:	2d00      	cmp	r5, #0
 80071ea:	dc1d      	bgt.n	8007228 <_strtod_l+0x778>
 80071ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	dd23      	ble.n	800723a <_strtod_l+0x78a>
 80071f2:	4649      	mov	r1, r9
 80071f4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80071f6:	9805      	ldr	r0, [sp, #20]
 80071f8:	f7ff f988 	bl	800650c <__pow5mult>
 80071fc:	4681      	mov	r9, r0
 80071fe:	b9e0      	cbnz	r0, 800723a <_strtod_l+0x78a>
 8007200:	f04f 0900 	mov.w	r9, #0
 8007204:	e677      	b.n	8006ef6 <_strtod_l+0x446>
 8007206:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800720a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800720e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007212:	35e2      	adds	r5, #226	@ 0xe2
 8007214:	fa01 f305 	lsl.w	r3, r1, r5
 8007218:	9310      	str	r3, [sp, #64]	@ 0x40
 800721a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800721c:	e7ba      	b.n	8007194 <_strtod_l+0x6e4>
 800721e:	2300      	movs	r3, #0
 8007220:	9310      	str	r3, [sp, #64]	@ 0x40
 8007222:	2301      	movs	r3, #1
 8007224:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007226:	e7b5      	b.n	8007194 <_strtod_l+0x6e4>
 8007228:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800722a:	9805      	ldr	r0, [sp, #20]
 800722c:	462a      	mov	r2, r5
 800722e:	f7ff f9c7 	bl	80065c0 <__lshift>
 8007232:	901a      	str	r0, [sp, #104]	@ 0x68
 8007234:	2800      	cmp	r0, #0
 8007236:	d1d9      	bne.n	80071ec <_strtod_l+0x73c>
 8007238:	e65d      	b.n	8006ef6 <_strtod_l+0x446>
 800723a:	2e00      	cmp	r6, #0
 800723c:	dd07      	ble.n	800724e <_strtod_l+0x79e>
 800723e:	4649      	mov	r1, r9
 8007240:	9805      	ldr	r0, [sp, #20]
 8007242:	4632      	mov	r2, r6
 8007244:	f7ff f9bc 	bl	80065c0 <__lshift>
 8007248:	4681      	mov	r9, r0
 800724a:	2800      	cmp	r0, #0
 800724c:	d0d8      	beq.n	8007200 <_strtod_l+0x750>
 800724e:	2f00      	cmp	r7, #0
 8007250:	dd08      	ble.n	8007264 <_strtod_l+0x7b4>
 8007252:	4641      	mov	r1, r8
 8007254:	9805      	ldr	r0, [sp, #20]
 8007256:	463a      	mov	r2, r7
 8007258:	f7ff f9b2 	bl	80065c0 <__lshift>
 800725c:	4680      	mov	r8, r0
 800725e:	2800      	cmp	r0, #0
 8007260:	f43f ae49 	beq.w	8006ef6 <_strtod_l+0x446>
 8007264:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007266:	9805      	ldr	r0, [sp, #20]
 8007268:	464a      	mov	r2, r9
 800726a:	f7ff fa31 	bl	80066d0 <__mdiff>
 800726e:	4604      	mov	r4, r0
 8007270:	2800      	cmp	r0, #0
 8007272:	f43f ae40 	beq.w	8006ef6 <_strtod_l+0x446>
 8007276:	68c3      	ldr	r3, [r0, #12]
 8007278:	930f      	str	r3, [sp, #60]	@ 0x3c
 800727a:	2300      	movs	r3, #0
 800727c:	60c3      	str	r3, [r0, #12]
 800727e:	4641      	mov	r1, r8
 8007280:	f7ff fa0a 	bl	8006698 <__mcmp>
 8007284:	2800      	cmp	r0, #0
 8007286:	da45      	bge.n	8007314 <_strtod_l+0x864>
 8007288:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800728a:	ea53 030a 	orrs.w	r3, r3, sl
 800728e:	d16b      	bne.n	8007368 <_strtod_l+0x8b8>
 8007290:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007294:	2b00      	cmp	r3, #0
 8007296:	d167      	bne.n	8007368 <_strtod_l+0x8b8>
 8007298:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800729c:	0d1b      	lsrs	r3, r3, #20
 800729e:	051b      	lsls	r3, r3, #20
 80072a0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80072a4:	d960      	bls.n	8007368 <_strtod_l+0x8b8>
 80072a6:	6963      	ldr	r3, [r4, #20]
 80072a8:	b913      	cbnz	r3, 80072b0 <_strtod_l+0x800>
 80072aa:	6923      	ldr	r3, [r4, #16]
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	dd5b      	ble.n	8007368 <_strtod_l+0x8b8>
 80072b0:	4621      	mov	r1, r4
 80072b2:	2201      	movs	r2, #1
 80072b4:	9805      	ldr	r0, [sp, #20]
 80072b6:	f7ff f983 	bl	80065c0 <__lshift>
 80072ba:	4641      	mov	r1, r8
 80072bc:	4604      	mov	r4, r0
 80072be:	f7ff f9eb 	bl	8006698 <__mcmp>
 80072c2:	2800      	cmp	r0, #0
 80072c4:	dd50      	ble.n	8007368 <_strtod_l+0x8b8>
 80072c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80072ca:	9a08      	ldr	r2, [sp, #32]
 80072cc:	0d1b      	lsrs	r3, r3, #20
 80072ce:	051b      	lsls	r3, r3, #20
 80072d0:	2a00      	cmp	r2, #0
 80072d2:	d06a      	beq.n	80073aa <_strtod_l+0x8fa>
 80072d4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80072d8:	d867      	bhi.n	80073aa <_strtod_l+0x8fa>
 80072da:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80072de:	f67f ae9d 	bls.w	800701c <_strtod_l+0x56c>
 80072e2:	4b0a      	ldr	r3, [pc, #40]	@ (800730c <_strtod_l+0x85c>)
 80072e4:	4650      	mov	r0, sl
 80072e6:	4659      	mov	r1, fp
 80072e8:	2200      	movs	r2, #0
 80072ea:	f7f9 f9a5 	bl	8000638 <__aeabi_dmul>
 80072ee:	4b08      	ldr	r3, [pc, #32]	@ (8007310 <_strtod_l+0x860>)
 80072f0:	400b      	ands	r3, r1
 80072f2:	4682      	mov	sl, r0
 80072f4:	468b      	mov	fp, r1
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	f47f ae08 	bne.w	8006f0c <_strtod_l+0x45c>
 80072fc:	9a05      	ldr	r2, [sp, #20]
 80072fe:	2322      	movs	r3, #34	@ 0x22
 8007300:	6013      	str	r3, [r2, #0]
 8007302:	e603      	b.n	8006f0c <_strtod_l+0x45c>
 8007304:	0800a700 	.word	0x0800a700
 8007308:	fffffc02 	.word	0xfffffc02
 800730c:	39500000 	.word	0x39500000
 8007310:	7ff00000 	.word	0x7ff00000
 8007314:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007318:	d165      	bne.n	80073e6 <_strtod_l+0x936>
 800731a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800731c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007320:	b35a      	cbz	r2, 800737a <_strtod_l+0x8ca>
 8007322:	4a9f      	ldr	r2, [pc, #636]	@ (80075a0 <_strtod_l+0xaf0>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d12b      	bne.n	8007380 <_strtod_l+0x8d0>
 8007328:	9b08      	ldr	r3, [sp, #32]
 800732a:	4651      	mov	r1, sl
 800732c:	b303      	cbz	r3, 8007370 <_strtod_l+0x8c0>
 800732e:	4b9d      	ldr	r3, [pc, #628]	@ (80075a4 <_strtod_l+0xaf4>)
 8007330:	465a      	mov	r2, fp
 8007332:	4013      	ands	r3, r2
 8007334:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007338:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800733c:	d81b      	bhi.n	8007376 <_strtod_l+0x8c6>
 800733e:	0d1b      	lsrs	r3, r3, #20
 8007340:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007344:	fa02 f303 	lsl.w	r3, r2, r3
 8007348:	4299      	cmp	r1, r3
 800734a:	d119      	bne.n	8007380 <_strtod_l+0x8d0>
 800734c:	4b96      	ldr	r3, [pc, #600]	@ (80075a8 <_strtod_l+0xaf8>)
 800734e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007350:	429a      	cmp	r2, r3
 8007352:	d102      	bne.n	800735a <_strtod_l+0x8aa>
 8007354:	3101      	adds	r1, #1
 8007356:	f43f adce 	beq.w	8006ef6 <_strtod_l+0x446>
 800735a:	4b92      	ldr	r3, [pc, #584]	@ (80075a4 <_strtod_l+0xaf4>)
 800735c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800735e:	401a      	ands	r2, r3
 8007360:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007364:	f04f 0a00 	mov.w	sl, #0
 8007368:	9b08      	ldr	r3, [sp, #32]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d1b9      	bne.n	80072e2 <_strtod_l+0x832>
 800736e:	e5cd      	b.n	8006f0c <_strtod_l+0x45c>
 8007370:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007374:	e7e8      	b.n	8007348 <_strtod_l+0x898>
 8007376:	4613      	mov	r3, r2
 8007378:	e7e6      	b.n	8007348 <_strtod_l+0x898>
 800737a:	ea53 030a 	orrs.w	r3, r3, sl
 800737e:	d0a2      	beq.n	80072c6 <_strtod_l+0x816>
 8007380:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007382:	b1db      	cbz	r3, 80073bc <_strtod_l+0x90c>
 8007384:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007386:	4213      	tst	r3, r2
 8007388:	d0ee      	beq.n	8007368 <_strtod_l+0x8b8>
 800738a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800738c:	9a08      	ldr	r2, [sp, #32]
 800738e:	4650      	mov	r0, sl
 8007390:	4659      	mov	r1, fp
 8007392:	b1bb      	cbz	r3, 80073c4 <_strtod_l+0x914>
 8007394:	f7ff fb6e 	bl	8006a74 <sulp>
 8007398:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800739c:	ec53 2b10 	vmov	r2, r3, d0
 80073a0:	f7f8 ff94 	bl	80002cc <__adddf3>
 80073a4:	4682      	mov	sl, r0
 80073a6:	468b      	mov	fp, r1
 80073a8:	e7de      	b.n	8007368 <_strtod_l+0x8b8>
 80073aa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80073ae:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80073b2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80073b6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80073ba:	e7d5      	b.n	8007368 <_strtod_l+0x8b8>
 80073bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80073be:	ea13 0f0a 	tst.w	r3, sl
 80073c2:	e7e1      	b.n	8007388 <_strtod_l+0x8d8>
 80073c4:	f7ff fb56 	bl	8006a74 <sulp>
 80073c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073cc:	ec53 2b10 	vmov	r2, r3, d0
 80073d0:	f7f8 ff7a 	bl	80002c8 <__aeabi_dsub>
 80073d4:	2200      	movs	r2, #0
 80073d6:	2300      	movs	r3, #0
 80073d8:	4682      	mov	sl, r0
 80073da:	468b      	mov	fp, r1
 80073dc:	f7f9 fb94 	bl	8000b08 <__aeabi_dcmpeq>
 80073e0:	2800      	cmp	r0, #0
 80073e2:	d0c1      	beq.n	8007368 <_strtod_l+0x8b8>
 80073e4:	e61a      	b.n	800701c <_strtod_l+0x56c>
 80073e6:	4641      	mov	r1, r8
 80073e8:	4620      	mov	r0, r4
 80073ea:	f7ff facd 	bl	8006988 <__ratio>
 80073ee:	ec57 6b10 	vmov	r6, r7, d0
 80073f2:	2200      	movs	r2, #0
 80073f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80073f8:	4630      	mov	r0, r6
 80073fa:	4639      	mov	r1, r7
 80073fc:	f7f9 fb98 	bl	8000b30 <__aeabi_dcmple>
 8007400:	2800      	cmp	r0, #0
 8007402:	d06f      	beq.n	80074e4 <_strtod_l+0xa34>
 8007404:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007406:	2b00      	cmp	r3, #0
 8007408:	d17a      	bne.n	8007500 <_strtod_l+0xa50>
 800740a:	f1ba 0f00 	cmp.w	sl, #0
 800740e:	d158      	bne.n	80074c2 <_strtod_l+0xa12>
 8007410:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007412:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007416:	2b00      	cmp	r3, #0
 8007418:	d15a      	bne.n	80074d0 <_strtod_l+0xa20>
 800741a:	4b64      	ldr	r3, [pc, #400]	@ (80075ac <_strtod_l+0xafc>)
 800741c:	2200      	movs	r2, #0
 800741e:	4630      	mov	r0, r6
 8007420:	4639      	mov	r1, r7
 8007422:	f7f9 fb7b 	bl	8000b1c <__aeabi_dcmplt>
 8007426:	2800      	cmp	r0, #0
 8007428:	d159      	bne.n	80074de <_strtod_l+0xa2e>
 800742a:	4630      	mov	r0, r6
 800742c:	4639      	mov	r1, r7
 800742e:	4b60      	ldr	r3, [pc, #384]	@ (80075b0 <_strtod_l+0xb00>)
 8007430:	2200      	movs	r2, #0
 8007432:	f7f9 f901 	bl	8000638 <__aeabi_dmul>
 8007436:	4606      	mov	r6, r0
 8007438:	460f      	mov	r7, r1
 800743a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800743e:	9606      	str	r6, [sp, #24]
 8007440:	9307      	str	r3, [sp, #28]
 8007442:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007446:	4d57      	ldr	r5, [pc, #348]	@ (80075a4 <_strtod_l+0xaf4>)
 8007448:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800744c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800744e:	401d      	ands	r5, r3
 8007450:	4b58      	ldr	r3, [pc, #352]	@ (80075b4 <_strtod_l+0xb04>)
 8007452:	429d      	cmp	r5, r3
 8007454:	f040 80b2 	bne.w	80075bc <_strtod_l+0xb0c>
 8007458:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800745a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800745e:	ec4b ab10 	vmov	d0, sl, fp
 8007462:	f7ff f9c9 	bl	80067f8 <__ulp>
 8007466:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800746a:	ec51 0b10 	vmov	r0, r1, d0
 800746e:	f7f9 f8e3 	bl	8000638 <__aeabi_dmul>
 8007472:	4652      	mov	r2, sl
 8007474:	465b      	mov	r3, fp
 8007476:	f7f8 ff29 	bl	80002cc <__adddf3>
 800747a:	460b      	mov	r3, r1
 800747c:	4949      	ldr	r1, [pc, #292]	@ (80075a4 <_strtod_l+0xaf4>)
 800747e:	4a4e      	ldr	r2, [pc, #312]	@ (80075b8 <_strtod_l+0xb08>)
 8007480:	4019      	ands	r1, r3
 8007482:	4291      	cmp	r1, r2
 8007484:	4682      	mov	sl, r0
 8007486:	d942      	bls.n	800750e <_strtod_l+0xa5e>
 8007488:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800748a:	4b47      	ldr	r3, [pc, #284]	@ (80075a8 <_strtod_l+0xaf8>)
 800748c:	429a      	cmp	r2, r3
 800748e:	d103      	bne.n	8007498 <_strtod_l+0x9e8>
 8007490:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007492:	3301      	adds	r3, #1
 8007494:	f43f ad2f 	beq.w	8006ef6 <_strtod_l+0x446>
 8007498:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80075a8 <_strtod_l+0xaf8>
 800749c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80074a0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80074a2:	9805      	ldr	r0, [sp, #20]
 80074a4:	f7fe fe7c 	bl	80061a0 <_Bfree>
 80074a8:	9805      	ldr	r0, [sp, #20]
 80074aa:	4649      	mov	r1, r9
 80074ac:	f7fe fe78 	bl	80061a0 <_Bfree>
 80074b0:	9805      	ldr	r0, [sp, #20]
 80074b2:	4641      	mov	r1, r8
 80074b4:	f7fe fe74 	bl	80061a0 <_Bfree>
 80074b8:	9805      	ldr	r0, [sp, #20]
 80074ba:	4621      	mov	r1, r4
 80074bc:	f7fe fe70 	bl	80061a0 <_Bfree>
 80074c0:	e619      	b.n	80070f6 <_strtod_l+0x646>
 80074c2:	f1ba 0f01 	cmp.w	sl, #1
 80074c6:	d103      	bne.n	80074d0 <_strtod_l+0xa20>
 80074c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	f43f ada6 	beq.w	800701c <_strtod_l+0x56c>
 80074d0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007580 <_strtod_l+0xad0>
 80074d4:	4f35      	ldr	r7, [pc, #212]	@ (80075ac <_strtod_l+0xafc>)
 80074d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80074da:	2600      	movs	r6, #0
 80074dc:	e7b1      	b.n	8007442 <_strtod_l+0x992>
 80074de:	4f34      	ldr	r7, [pc, #208]	@ (80075b0 <_strtod_l+0xb00>)
 80074e0:	2600      	movs	r6, #0
 80074e2:	e7aa      	b.n	800743a <_strtod_l+0x98a>
 80074e4:	4b32      	ldr	r3, [pc, #200]	@ (80075b0 <_strtod_l+0xb00>)
 80074e6:	4630      	mov	r0, r6
 80074e8:	4639      	mov	r1, r7
 80074ea:	2200      	movs	r2, #0
 80074ec:	f7f9 f8a4 	bl	8000638 <__aeabi_dmul>
 80074f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074f2:	4606      	mov	r6, r0
 80074f4:	460f      	mov	r7, r1
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d09f      	beq.n	800743a <_strtod_l+0x98a>
 80074fa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80074fe:	e7a0      	b.n	8007442 <_strtod_l+0x992>
 8007500:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007588 <_strtod_l+0xad8>
 8007504:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007508:	ec57 6b17 	vmov	r6, r7, d7
 800750c:	e799      	b.n	8007442 <_strtod_l+0x992>
 800750e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007512:	9b08      	ldr	r3, [sp, #32]
 8007514:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007518:	2b00      	cmp	r3, #0
 800751a:	d1c1      	bne.n	80074a0 <_strtod_l+0x9f0>
 800751c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007520:	0d1b      	lsrs	r3, r3, #20
 8007522:	051b      	lsls	r3, r3, #20
 8007524:	429d      	cmp	r5, r3
 8007526:	d1bb      	bne.n	80074a0 <_strtod_l+0x9f0>
 8007528:	4630      	mov	r0, r6
 800752a:	4639      	mov	r1, r7
 800752c:	f7f9 fbe4 	bl	8000cf8 <__aeabi_d2lz>
 8007530:	f7f9 f854 	bl	80005dc <__aeabi_l2d>
 8007534:	4602      	mov	r2, r0
 8007536:	460b      	mov	r3, r1
 8007538:	4630      	mov	r0, r6
 800753a:	4639      	mov	r1, r7
 800753c:	f7f8 fec4 	bl	80002c8 <__aeabi_dsub>
 8007540:	460b      	mov	r3, r1
 8007542:	4602      	mov	r2, r0
 8007544:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007548:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800754c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800754e:	ea46 060a 	orr.w	r6, r6, sl
 8007552:	431e      	orrs	r6, r3
 8007554:	d06f      	beq.n	8007636 <_strtod_l+0xb86>
 8007556:	a30e      	add	r3, pc, #56	@ (adr r3, 8007590 <_strtod_l+0xae0>)
 8007558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800755c:	f7f9 fade 	bl	8000b1c <__aeabi_dcmplt>
 8007560:	2800      	cmp	r0, #0
 8007562:	f47f acd3 	bne.w	8006f0c <_strtod_l+0x45c>
 8007566:	a30c      	add	r3, pc, #48	@ (adr r3, 8007598 <_strtod_l+0xae8>)
 8007568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800756c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007570:	f7f9 faf2 	bl	8000b58 <__aeabi_dcmpgt>
 8007574:	2800      	cmp	r0, #0
 8007576:	d093      	beq.n	80074a0 <_strtod_l+0x9f0>
 8007578:	e4c8      	b.n	8006f0c <_strtod_l+0x45c>
 800757a:	bf00      	nop
 800757c:	f3af 8000 	nop.w
 8007580:	00000000 	.word	0x00000000
 8007584:	bff00000 	.word	0xbff00000
 8007588:	00000000 	.word	0x00000000
 800758c:	3ff00000 	.word	0x3ff00000
 8007590:	94a03595 	.word	0x94a03595
 8007594:	3fdfffff 	.word	0x3fdfffff
 8007598:	35afe535 	.word	0x35afe535
 800759c:	3fe00000 	.word	0x3fe00000
 80075a0:	000fffff 	.word	0x000fffff
 80075a4:	7ff00000 	.word	0x7ff00000
 80075a8:	7fefffff 	.word	0x7fefffff
 80075ac:	3ff00000 	.word	0x3ff00000
 80075b0:	3fe00000 	.word	0x3fe00000
 80075b4:	7fe00000 	.word	0x7fe00000
 80075b8:	7c9fffff 	.word	0x7c9fffff
 80075bc:	9b08      	ldr	r3, [sp, #32]
 80075be:	b323      	cbz	r3, 800760a <_strtod_l+0xb5a>
 80075c0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80075c4:	d821      	bhi.n	800760a <_strtod_l+0xb5a>
 80075c6:	a328      	add	r3, pc, #160	@ (adr r3, 8007668 <_strtod_l+0xbb8>)
 80075c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075cc:	4630      	mov	r0, r6
 80075ce:	4639      	mov	r1, r7
 80075d0:	f7f9 faae 	bl	8000b30 <__aeabi_dcmple>
 80075d4:	b1a0      	cbz	r0, 8007600 <_strtod_l+0xb50>
 80075d6:	4639      	mov	r1, r7
 80075d8:	4630      	mov	r0, r6
 80075da:	f7f9 fb05 	bl	8000be8 <__aeabi_d2uiz>
 80075de:	2801      	cmp	r0, #1
 80075e0:	bf38      	it	cc
 80075e2:	2001      	movcc	r0, #1
 80075e4:	f7f8 ffae 	bl	8000544 <__aeabi_ui2d>
 80075e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075ea:	4606      	mov	r6, r0
 80075ec:	460f      	mov	r7, r1
 80075ee:	b9fb      	cbnz	r3, 8007630 <_strtod_l+0xb80>
 80075f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80075f4:	9014      	str	r0, [sp, #80]	@ 0x50
 80075f6:	9315      	str	r3, [sp, #84]	@ 0x54
 80075f8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80075fc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007600:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007602:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007606:	1b5b      	subs	r3, r3, r5
 8007608:	9311      	str	r3, [sp, #68]	@ 0x44
 800760a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800760e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007612:	f7ff f8f1 	bl	80067f8 <__ulp>
 8007616:	4650      	mov	r0, sl
 8007618:	ec53 2b10 	vmov	r2, r3, d0
 800761c:	4659      	mov	r1, fp
 800761e:	f7f9 f80b 	bl	8000638 <__aeabi_dmul>
 8007622:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007626:	f7f8 fe51 	bl	80002cc <__adddf3>
 800762a:	4682      	mov	sl, r0
 800762c:	468b      	mov	fp, r1
 800762e:	e770      	b.n	8007512 <_strtod_l+0xa62>
 8007630:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007634:	e7e0      	b.n	80075f8 <_strtod_l+0xb48>
 8007636:	a30e      	add	r3, pc, #56	@ (adr r3, 8007670 <_strtod_l+0xbc0>)
 8007638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800763c:	f7f9 fa6e 	bl	8000b1c <__aeabi_dcmplt>
 8007640:	e798      	b.n	8007574 <_strtod_l+0xac4>
 8007642:	2300      	movs	r3, #0
 8007644:	930e      	str	r3, [sp, #56]	@ 0x38
 8007646:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007648:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800764a:	6013      	str	r3, [r2, #0]
 800764c:	f7ff ba6d 	b.w	8006b2a <_strtod_l+0x7a>
 8007650:	2a65      	cmp	r2, #101	@ 0x65
 8007652:	f43f ab68 	beq.w	8006d26 <_strtod_l+0x276>
 8007656:	2a45      	cmp	r2, #69	@ 0x45
 8007658:	f43f ab65 	beq.w	8006d26 <_strtod_l+0x276>
 800765c:	2301      	movs	r3, #1
 800765e:	f7ff bba0 	b.w	8006da2 <_strtod_l+0x2f2>
 8007662:	bf00      	nop
 8007664:	f3af 8000 	nop.w
 8007668:	ffc00000 	.word	0xffc00000
 800766c:	41dfffff 	.word	0x41dfffff
 8007670:	94a03595 	.word	0x94a03595
 8007674:	3fcfffff 	.word	0x3fcfffff

08007678 <_strtod_r>:
 8007678:	4b01      	ldr	r3, [pc, #4]	@ (8007680 <_strtod_r+0x8>)
 800767a:	f7ff ba19 	b.w	8006ab0 <_strtod_l>
 800767e:	bf00      	nop
 8007680:	2000006c 	.word	0x2000006c

08007684 <_strtol_l.isra.0>:
 8007684:	2b24      	cmp	r3, #36	@ 0x24
 8007686:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800768a:	4686      	mov	lr, r0
 800768c:	4690      	mov	r8, r2
 800768e:	d801      	bhi.n	8007694 <_strtol_l.isra.0+0x10>
 8007690:	2b01      	cmp	r3, #1
 8007692:	d106      	bne.n	80076a2 <_strtol_l.isra.0+0x1e>
 8007694:	f7fd fdb6 	bl	8005204 <__errno>
 8007698:	2316      	movs	r3, #22
 800769a:	6003      	str	r3, [r0, #0]
 800769c:	2000      	movs	r0, #0
 800769e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076a2:	4834      	ldr	r0, [pc, #208]	@ (8007774 <_strtol_l.isra.0+0xf0>)
 80076a4:	460d      	mov	r5, r1
 80076a6:	462a      	mov	r2, r5
 80076a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80076ac:	5d06      	ldrb	r6, [r0, r4]
 80076ae:	f016 0608 	ands.w	r6, r6, #8
 80076b2:	d1f8      	bne.n	80076a6 <_strtol_l.isra.0+0x22>
 80076b4:	2c2d      	cmp	r4, #45	@ 0x2d
 80076b6:	d110      	bne.n	80076da <_strtol_l.isra.0+0x56>
 80076b8:	782c      	ldrb	r4, [r5, #0]
 80076ba:	2601      	movs	r6, #1
 80076bc:	1c95      	adds	r5, r2, #2
 80076be:	f033 0210 	bics.w	r2, r3, #16
 80076c2:	d115      	bne.n	80076f0 <_strtol_l.isra.0+0x6c>
 80076c4:	2c30      	cmp	r4, #48	@ 0x30
 80076c6:	d10d      	bne.n	80076e4 <_strtol_l.isra.0+0x60>
 80076c8:	782a      	ldrb	r2, [r5, #0]
 80076ca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80076ce:	2a58      	cmp	r2, #88	@ 0x58
 80076d0:	d108      	bne.n	80076e4 <_strtol_l.isra.0+0x60>
 80076d2:	786c      	ldrb	r4, [r5, #1]
 80076d4:	3502      	adds	r5, #2
 80076d6:	2310      	movs	r3, #16
 80076d8:	e00a      	b.n	80076f0 <_strtol_l.isra.0+0x6c>
 80076da:	2c2b      	cmp	r4, #43	@ 0x2b
 80076dc:	bf04      	itt	eq
 80076de:	782c      	ldrbeq	r4, [r5, #0]
 80076e0:	1c95      	addeq	r5, r2, #2
 80076e2:	e7ec      	b.n	80076be <_strtol_l.isra.0+0x3a>
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d1f6      	bne.n	80076d6 <_strtol_l.isra.0+0x52>
 80076e8:	2c30      	cmp	r4, #48	@ 0x30
 80076ea:	bf14      	ite	ne
 80076ec:	230a      	movne	r3, #10
 80076ee:	2308      	moveq	r3, #8
 80076f0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80076f4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80076f8:	2200      	movs	r2, #0
 80076fa:	fbbc f9f3 	udiv	r9, ip, r3
 80076fe:	4610      	mov	r0, r2
 8007700:	fb03 ca19 	mls	sl, r3, r9, ip
 8007704:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007708:	2f09      	cmp	r7, #9
 800770a:	d80f      	bhi.n	800772c <_strtol_l.isra.0+0xa8>
 800770c:	463c      	mov	r4, r7
 800770e:	42a3      	cmp	r3, r4
 8007710:	dd1b      	ble.n	800774a <_strtol_l.isra.0+0xc6>
 8007712:	1c57      	adds	r7, r2, #1
 8007714:	d007      	beq.n	8007726 <_strtol_l.isra.0+0xa2>
 8007716:	4581      	cmp	r9, r0
 8007718:	d314      	bcc.n	8007744 <_strtol_l.isra.0+0xc0>
 800771a:	d101      	bne.n	8007720 <_strtol_l.isra.0+0x9c>
 800771c:	45a2      	cmp	sl, r4
 800771e:	db11      	blt.n	8007744 <_strtol_l.isra.0+0xc0>
 8007720:	fb00 4003 	mla	r0, r0, r3, r4
 8007724:	2201      	movs	r2, #1
 8007726:	f815 4b01 	ldrb.w	r4, [r5], #1
 800772a:	e7eb      	b.n	8007704 <_strtol_l.isra.0+0x80>
 800772c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007730:	2f19      	cmp	r7, #25
 8007732:	d801      	bhi.n	8007738 <_strtol_l.isra.0+0xb4>
 8007734:	3c37      	subs	r4, #55	@ 0x37
 8007736:	e7ea      	b.n	800770e <_strtol_l.isra.0+0x8a>
 8007738:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800773c:	2f19      	cmp	r7, #25
 800773e:	d804      	bhi.n	800774a <_strtol_l.isra.0+0xc6>
 8007740:	3c57      	subs	r4, #87	@ 0x57
 8007742:	e7e4      	b.n	800770e <_strtol_l.isra.0+0x8a>
 8007744:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007748:	e7ed      	b.n	8007726 <_strtol_l.isra.0+0xa2>
 800774a:	1c53      	adds	r3, r2, #1
 800774c:	d108      	bne.n	8007760 <_strtol_l.isra.0+0xdc>
 800774e:	2322      	movs	r3, #34	@ 0x22
 8007750:	f8ce 3000 	str.w	r3, [lr]
 8007754:	4660      	mov	r0, ip
 8007756:	f1b8 0f00 	cmp.w	r8, #0
 800775a:	d0a0      	beq.n	800769e <_strtol_l.isra.0+0x1a>
 800775c:	1e69      	subs	r1, r5, #1
 800775e:	e006      	b.n	800776e <_strtol_l.isra.0+0xea>
 8007760:	b106      	cbz	r6, 8007764 <_strtol_l.isra.0+0xe0>
 8007762:	4240      	negs	r0, r0
 8007764:	f1b8 0f00 	cmp.w	r8, #0
 8007768:	d099      	beq.n	800769e <_strtol_l.isra.0+0x1a>
 800776a:	2a00      	cmp	r2, #0
 800776c:	d1f6      	bne.n	800775c <_strtol_l.isra.0+0xd8>
 800776e:	f8c8 1000 	str.w	r1, [r8]
 8007772:	e794      	b.n	800769e <_strtol_l.isra.0+0x1a>
 8007774:	0800a729 	.word	0x0800a729

08007778 <_strtol_r>:
 8007778:	f7ff bf84 	b.w	8007684 <_strtol_l.isra.0>

0800777c <__ssputs_r>:
 800777c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007780:	688e      	ldr	r6, [r1, #8]
 8007782:	461f      	mov	r7, r3
 8007784:	42be      	cmp	r6, r7
 8007786:	680b      	ldr	r3, [r1, #0]
 8007788:	4682      	mov	sl, r0
 800778a:	460c      	mov	r4, r1
 800778c:	4690      	mov	r8, r2
 800778e:	d82d      	bhi.n	80077ec <__ssputs_r+0x70>
 8007790:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007794:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007798:	d026      	beq.n	80077e8 <__ssputs_r+0x6c>
 800779a:	6965      	ldr	r5, [r4, #20]
 800779c:	6909      	ldr	r1, [r1, #16]
 800779e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077a2:	eba3 0901 	sub.w	r9, r3, r1
 80077a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80077aa:	1c7b      	adds	r3, r7, #1
 80077ac:	444b      	add	r3, r9
 80077ae:	106d      	asrs	r5, r5, #1
 80077b0:	429d      	cmp	r5, r3
 80077b2:	bf38      	it	cc
 80077b4:	461d      	movcc	r5, r3
 80077b6:	0553      	lsls	r3, r2, #21
 80077b8:	d527      	bpl.n	800780a <__ssputs_r+0x8e>
 80077ba:	4629      	mov	r1, r5
 80077bc:	f7fe fc24 	bl	8006008 <_malloc_r>
 80077c0:	4606      	mov	r6, r0
 80077c2:	b360      	cbz	r0, 800781e <__ssputs_r+0xa2>
 80077c4:	6921      	ldr	r1, [r4, #16]
 80077c6:	464a      	mov	r2, r9
 80077c8:	f000 fa18 	bl	8007bfc <memcpy>
 80077cc:	89a3      	ldrh	r3, [r4, #12]
 80077ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80077d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077d6:	81a3      	strh	r3, [r4, #12]
 80077d8:	6126      	str	r6, [r4, #16]
 80077da:	6165      	str	r5, [r4, #20]
 80077dc:	444e      	add	r6, r9
 80077de:	eba5 0509 	sub.w	r5, r5, r9
 80077e2:	6026      	str	r6, [r4, #0]
 80077e4:	60a5      	str	r5, [r4, #8]
 80077e6:	463e      	mov	r6, r7
 80077e8:	42be      	cmp	r6, r7
 80077ea:	d900      	bls.n	80077ee <__ssputs_r+0x72>
 80077ec:	463e      	mov	r6, r7
 80077ee:	6820      	ldr	r0, [r4, #0]
 80077f0:	4632      	mov	r2, r6
 80077f2:	4641      	mov	r1, r8
 80077f4:	f000 f9c6 	bl	8007b84 <memmove>
 80077f8:	68a3      	ldr	r3, [r4, #8]
 80077fa:	1b9b      	subs	r3, r3, r6
 80077fc:	60a3      	str	r3, [r4, #8]
 80077fe:	6823      	ldr	r3, [r4, #0]
 8007800:	4433      	add	r3, r6
 8007802:	6023      	str	r3, [r4, #0]
 8007804:	2000      	movs	r0, #0
 8007806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800780a:	462a      	mov	r2, r5
 800780c:	f000 fd89 	bl	8008322 <_realloc_r>
 8007810:	4606      	mov	r6, r0
 8007812:	2800      	cmp	r0, #0
 8007814:	d1e0      	bne.n	80077d8 <__ssputs_r+0x5c>
 8007816:	6921      	ldr	r1, [r4, #16]
 8007818:	4650      	mov	r0, sl
 800781a:	f7fe fb81 	bl	8005f20 <_free_r>
 800781e:	230c      	movs	r3, #12
 8007820:	f8ca 3000 	str.w	r3, [sl]
 8007824:	89a3      	ldrh	r3, [r4, #12]
 8007826:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800782a:	81a3      	strh	r3, [r4, #12]
 800782c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007830:	e7e9      	b.n	8007806 <__ssputs_r+0x8a>
	...

08007834 <_svfiprintf_r>:
 8007834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007838:	4698      	mov	r8, r3
 800783a:	898b      	ldrh	r3, [r1, #12]
 800783c:	061b      	lsls	r3, r3, #24
 800783e:	b09d      	sub	sp, #116	@ 0x74
 8007840:	4607      	mov	r7, r0
 8007842:	460d      	mov	r5, r1
 8007844:	4614      	mov	r4, r2
 8007846:	d510      	bpl.n	800786a <_svfiprintf_r+0x36>
 8007848:	690b      	ldr	r3, [r1, #16]
 800784a:	b973      	cbnz	r3, 800786a <_svfiprintf_r+0x36>
 800784c:	2140      	movs	r1, #64	@ 0x40
 800784e:	f7fe fbdb 	bl	8006008 <_malloc_r>
 8007852:	6028      	str	r0, [r5, #0]
 8007854:	6128      	str	r0, [r5, #16]
 8007856:	b930      	cbnz	r0, 8007866 <_svfiprintf_r+0x32>
 8007858:	230c      	movs	r3, #12
 800785a:	603b      	str	r3, [r7, #0]
 800785c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007860:	b01d      	add	sp, #116	@ 0x74
 8007862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007866:	2340      	movs	r3, #64	@ 0x40
 8007868:	616b      	str	r3, [r5, #20]
 800786a:	2300      	movs	r3, #0
 800786c:	9309      	str	r3, [sp, #36]	@ 0x24
 800786e:	2320      	movs	r3, #32
 8007870:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007874:	f8cd 800c 	str.w	r8, [sp, #12]
 8007878:	2330      	movs	r3, #48	@ 0x30
 800787a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007a18 <_svfiprintf_r+0x1e4>
 800787e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007882:	f04f 0901 	mov.w	r9, #1
 8007886:	4623      	mov	r3, r4
 8007888:	469a      	mov	sl, r3
 800788a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800788e:	b10a      	cbz	r2, 8007894 <_svfiprintf_r+0x60>
 8007890:	2a25      	cmp	r2, #37	@ 0x25
 8007892:	d1f9      	bne.n	8007888 <_svfiprintf_r+0x54>
 8007894:	ebba 0b04 	subs.w	fp, sl, r4
 8007898:	d00b      	beq.n	80078b2 <_svfiprintf_r+0x7e>
 800789a:	465b      	mov	r3, fp
 800789c:	4622      	mov	r2, r4
 800789e:	4629      	mov	r1, r5
 80078a0:	4638      	mov	r0, r7
 80078a2:	f7ff ff6b 	bl	800777c <__ssputs_r>
 80078a6:	3001      	adds	r0, #1
 80078a8:	f000 80a7 	beq.w	80079fa <_svfiprintf_r+0x1c6>
 80078ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078ae:	445a      	add	r2, fp
 80078b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80078b2:	f89a 3000 	ldrb.w	r3, [sl]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	f000 809f 	beq.w	80079fa <_svfiprintf_r+0x1c6>
 80078bc:	2300      	movs	r3, #0
 80078be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80078c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078c6:	f10a 0a01 	add.w	sl, sl, #1
 80078ca:	9304      	str	r3, [sp, #16]
 80078cc:	9307      	str	r3, [sp, #28]
 80078ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80078d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80078d4:	4654      	mov	r4, sl
 80078d6:	2205      	movs	r2, #5
 80078d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078dc:	484e      	ldr	r0, [pc, #312]	@ (8007a18 <_svfiprintf_r+0x1e4>)
 80078de:	f7f8 fc97 	bl	8000210 <memchr>
 80078e2:	9a04      	ldr	r2, [sp, #16]
 80078e4:	b9d8      	cbnz	r0, 800791e <_svfiprintf_r+0xea>
 80078e6:	06d0      	lsls	r0, r2, #27
 80078e8:	bf44      	itt	mi
 80078ea:	2320      	movmi	r3, #32
 80078ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078f0:	0711      	lsls	r1, r2, #28
 80078f2:	bf44      	itt	mi
 80078f4:	232b      	movmi	r3, #43	@ 0x2b
 80078f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078fa:	f89a 3000 	ldrb.w	r3, [sl]
 80078fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8007900:	d015      	beq.n	800792e <_svfiprintf_r+0xfa>
 8007902:	9a07      	ldr	r2, [sp, #28]
 8007904:	4654      	mov	r4, sl
 8007906:	2000      	movs	r0, #0
 8007908:	f04f 0c0a 	mov.w	ip, #10
 800790c:	4621      	mov	r1, r4
 800790e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007912:	3b30      	subs	r3, #48	@ 0x30
 8007914:	2b09      	cmp	r3, #9
 8007916:	d94b      	bls.n	80079b0 <_svfiprintf_r+0x17c>
 8007918:	b1b0      	cbz	r0, 8007948 <_svfiprintf_r+0x114>
 800791a:	9207      	str	r2, [sp, #28]
 800791c:	e014      	b.n	8007948 <_svfiprintf_r+0x114>
 800791e:	eba0 0308 	sub.w	r3, r0, r8
 8007922:	fa09 f303 	lsl.w	r3, r9, r3
 8007926:	4313      	orrs	r3, r2
 8007928:	9304      	str	r3, [sp, #16]
 800792a:	46a2      	mov	sl, r4
 800792c:	e7d2      	b.n	80078d4 <_svfiprintf_r+0xa0>
 800792e:	9b03      	ldr	r3, [sp, #12]
 8007930:	1d19      	adds	r1, r3, #4
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	9103      	str	r1, [sp, #12]
 8007936:	2b00      	cmp	r3, #0
 8007938:	bfbb      	ittet	lt
 800793a:	425b      	neglt	r3, r3
 800793c:	f042 0202 	orrlt.w	r2, r2, #2
 8007940:	9307      	strge	r3, [sp, #28]
 8007942:	9307      	strlt	r3, [sp, #28]
 8007944:	bfb8      	it	lt
 8007946:	9204      	strlt	r2, [sp, #16]
 8007948:	7823      	ldrb	r3, [r4, #0]
 800794a:	2b2e      	cmp	r3, #46	@ 0x2e
 800794c:	d10a      	bne.n	8007964 <_svfiprintf_r+0x130>
 800794e:	7863      	ldrb	r3, [r4, #1]
 8007950:	2b2a      	cmp	r3, #42	@ 0x2a
 8007952:	d132      	bne.n	80079ba <_svfiprintf_r+0x186>
 8007954:	9b03      	ldr	r3, [sp, #12]
 8007956:	1d1a      	adds	r2, r3, #4
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	9203      	str	r2, [sp, #12]
 800795c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007960:	3402      	adds	r4, #2
 8007962:	9305      	str	r3, [sp, #20]
 8007964:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007a28 <_svfiprintf_r+0x1f4>
 8007968:	7821      	ldrb	r1, [r4, #0]
 800796a:	2203      	movs	r2, #3
 800796c:	4650      	mov	r0, sl
 800796e:	f7f8 fc4f 	bl	8000210 <memchr>
 8007972:	b138      	cbz	r0, 8007984 <_svfiprintf_r+0x150>
 8007974:	9b04      	ldr	r3, [sp, #16]
 8007976:	eba0 000a 	sub.w	r0, r0, sl
 800797a:	2240      	movs	r2, #64	@ 0x40
 800797c:	4082      	lsls	r2, r0
 800797e:	4313      	orrs	r3, r2
 8007980:	3401      	adds	r4, #1
 8007982:	9304      	str	r3, [sp, #16]
 8007984:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007988:	4824      	ldr	r0, [pc, #144]	@ (8007a1c <_svfiprintf_r+0x1e8>)
 800798a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800798e:	2206      	movs	r2, #6
 8007990:	f7f8 fc3e 	bl	8000210 <memchr>
 8007994:	2800      	cmp	r0, #0
 8007996:	d036      	beq.n	8007a06 <_svfiprintf_r+0x1d2>
 8007998:	4b21      	ldr	r3, [pc, #132]	@ (8007a20 <_svfiprintf_r+0x1ec>)
 800799a:	bb1b      	cbnz	r3, 80079e4 <_svfiprintf_r+0x1b0>
 800799c:	9b03      	ldr	r3, [sp, #12]
 800799e:	3307      	adds	r3, #7
 80079a0:	f023 0307 	bic.w	r3, r3, #7
 80079a4:	3308      	adds	r3, #8
 80079a6:	9303      	str	r3, [sp, #12]
 80079a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079aa:	4433      	add	r3, r6
 80079ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80079ae:	e76a      	b.n	8007886 <_svfiprintf_r+0x52>
 80079b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80079b4:	460c      	mov	r4, r1
 80079b6:	2001      	movs	r0, #1
 80079b8:	e7a8      	b.n	800790c <_svfiprintf_r+0xd8>
 80079ba:	2300      	movs	r3, #0
 80079bc:	3401      	adds	r4, #1
 80079be:	9305      	str	r3, [sp, #20]
 80079c0:	4619      	mov	r1, r3
 80079c2:	f04f 0c0a 	mov.w	ip, #10
 80079c6:	4620      	mov	r0, r4
 80079c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079cc:	3a30      	subs	r2, #48	@ 0x30
 80079ce:	2a09      	cmp	r2, #9
 80079d0:	d903      	bls.n	80079da <_svfiprintf_r+0x1a6>
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d0c6      	beq.n	8007964 <_svfiprintf_r+0x130>
 80079d6:	9105      	str	r1, [sp, #20]
 80079d8:	e7c4      	b.n	8007964 <_svfiprintf_r+0x130>
 80079da:	fb0c 2101 	mla	r1, ip, r1, r2
 80079de:	4604      	mov	r4, r0
 80079e0:	2301      	movs	r3, #1
 80079e2:	e7f0      	b.n	80079c6 <_svfiprintf_r+0x192>
 80079e4:	ab03      	add	r3, sp, #12
 80079e6:	9300      	str	r3, [sp, #0]
 80079e8:	462a      	mov	r2, r5
 80079ea:	4b0e      	ldr	r3, [pc, #56]	@ (8007a24 <_svfiprintf_r+0x1f0>)
 80079ec:	a904      	add	r1, sp, #16
 80079ee:	4638      	mov	r0, r7
 80079f0:	f7fc fcca 	bl	8004388 <_printf_float>
 80079f4:	1c42      	adds	r2, r0, #1
 80079f6:	4606      	mov	r6, r0
 80079f8:	d1d6      	bne.n	80079a8 <_svfiprintf_r+0x174>
 80079fa:	89ab      	ldrh	r3, [r5, #12]
 80079fc:	065b      	lsls	r3, r3, #25
 80079fe:	f53f af2d 	bmi.w	800785c <_svfiprintf_r+0x28>
 8007a02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a04:	e72c      	b.n	8007860 <_svfiprintf_r+0x2c>
 8007a06:	ab03      	add	r3, sp, #12
 8007a08:	9300      	str	r3, [sp, #0]
 8007a0a:	462a      	mov	r2, r5
 8007a0c:	4b05      	ldr	r3, [pc, #20]	@ (8007a24 <_svfiprintf_r+0x1f0>)
 8007a0e:	a904      	add	r1, sp, #16
 8007a10:	4638      	mov	r0, r7
 8007a12:	f7fc ff51 	bl	80048b8 <_printf_i>
 8007a16:	e7ed      	b.n	80079f4 <_svfiprintf_r+0x1c0>
 8007a18:	0800a525 	.word	0x0800a525
 8007a1c:	0800a52f 	.word	0x0800a52f
 8007a20:	08004389 	.word	0x08004389
 8007a24:	0800777d 	.word	0x0800777d
 8007a28:	0800a52b 	.word	0x0800a52b

08007a2c <__sflush_r>:
 8007a2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a34:	0716      	lsls	r6, r2, #28
 8007a36:	4605      	mov	r5, r0
 8007a38:	460c      	mov	r4, r1
 8007a3a:	d454      	bmi.n	8007ae6 <__sflush_r+0xba>
 8007a3c:	684b      	ldr	r3, [r1, #4]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	dc02      	bgt.n	8007a48 <__sflush_r+0x1c>
 8007a42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	dd48      	ble.n	8007ada <__sflush_r+0xae>
 8007a48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a4a:	2e00      	cmp	r6, #0
 8007a4c:	d045      	beq.n	8007ada <__sflush_r+0xae>
 8007a4e:	2300      	movs	r3, #0
 8007a50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007a54:	682f      	ldr	r7, [r5, #0]
 8007a56:	6a21      	ldr	r1, [r4, #32]
 8007a58:	602b      	str	r3, [r5, #0]
 8007a5a:	d030      	beq.n	8007abe <__sflush_r+0x92>
 8007a5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007a5e:	89a3      	ldrh	r3, [r4, #12]
 8007a60:	0759      	lsls	r1, r3, #29
 8007a62:	d505      	bpl.n	8007a70 <__sflush_r+0x44>
 8007a64:	6863      	ldr	r3, [r4, #4]
 8007a66:	1ad2      	subs	r2, r2, r3
 8007a68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007a6a:	b10b      	cbz	r3, 8007a70 <__sflush_r+0x44>
 8007a6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007a6e:	1ad2      	subs	r2, r2, r3
 8007a70:	2300      	movs	r3, #0
 8007a72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a74:	6a21      	ldr	r1, [r4, #32]
 8007a76:	4628      	mov	r0, r5
 8007a78:	47b0      	blx	r6
 8007a7a:	1c43      	adds	r3, r0, #1
 8007a7c:	89a3      	ldrh	r3, [r4, #12]
 8007a7e:	d106      	bne.n	8007a8e <__sflush_r+0x62>
 8007a80:	6829      	ldr	r1, [r5, #0]
 8007a82:	291d      	cmp	r1, #29
 8007a84:	d82b      	bhi.n	8007ade <__sflush_r+0xb2>
 8007a86:	4a2a      	ldr	r2, [pc, #168]	@ (8007b30 <__sflush_r+0x104>)
 8007a88:	40ca      	lsrs	r2, r1
 8007a8a:	07d6      	lsls	r6, r2, #31
 8007a8c:	d527      	bpl.n	8007ade <__sflush_r+0xb2>
 8007a8e:	2200      	movs	r2, #0
 8007a90:	6062      	str	r2, [r4, #4]
 8007a92:	04d9      	lsls	r1, r3, #19
 8007a94:	6922      	ldr	r2, [r4, #16]
 8007a96:	6022      	str	r2, [r4, #0]
 8007a98:	d504      	bpl.n	8007aa4 <__sflush_r+0x78>
 8007a9a:	1c42      	adds	r2, r0, #1
 8007a9c:	d101      	bne.n	8007aa2 <__sflush_r+0x76>
 8007a9e:	682b      	ldr	r3, [r5, #0]
 8007aa0:	b903      	cbnz	r3, 8007aa4 <__sflush_r+0x78>
 8007aa2:	6560      	str	r0, [r4, #84]	@ 0x54
 8007aa4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007aa6:	602f      	str	r7, [r5, #0]
 8007aa8:	b1b9      	cbz	r1, 8007ada <__sflush_r+0xae>
 8007aaa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007aae:	4299      	cmp	r1, r3
 8007ab0:	d002      	beq.n	8007ab8 <__sflush_r+0x8c>
 8007ab2:	4628      	mov	r0, r5
 8007ab4:	f7fe fa34 	bl	8005f20 <_free_r>
 8007ab8:	2300      	movs	r3, #0
 8007aba:	6363      	str	r3, [r4, #52]	@ 0x34
 8007abc:	e00d      	b.n	8007ada <__sflush_r+0xae>
 8007abe:	2301      	movs	r3, #1
 8007ac0:	4628      	mov	r0, r5
 8007ac2:	47b0      	blx	r6
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	1c50      	adds	r0, r2, #1
 8007ac8:	d1c9      	bne.n	8007a5e <__sflush_r+0x32>
 8007aca:	682b      	ldr	r3, [r5, #0]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d0c6      	beq.n	8007a5e <__sflush_r+0x32>
 8007ad0:	2b1d      	cmp	r3, #29
 8007ad2:	d001      	beq.n	8007ad8 <__sflush_r+0xac>
 8007ad4:	2b16      	cmp	r3, #22
 8007ad6:	d11e      	bne.n	8007b16 <__sflush_r+0xea>
 8007ad8:	602f      	str	r7, [r5, #0]
 8007ada:	2000      	movs	r0, #0
 8007adc:	e022      	b.n	8007b24 <__sflush_r+0xf8>
 8007ade:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ae2:	b21b      	sxth	r3, r3
 8007ae4:	e01b      	b.n	8007b1e <__sflush_r+0xf2>
 8007ae6:	690f      	ldr	r7, [r1, #16]
 8007ae8:	2f00      	cmp	r7, #0
 8007aea:	d0f6      	beq.n	8007ada <__sflush_r+0xae>
 8007aec:	0793      	lsls	r3, r2, #30
 8007aee:	680e      	ldr	r6, [r1, #0]
 8007af0:	bf08      	it	eq
 8007af2:	694b      	ldreq	r3, [r1, #20]
 8007af4:	600f      	str	r7, [r1, #0]
 8007af6:	bf18      	it	ne
 8007af8:	2300      	movne	r3, #0
 8007afa:	eba6 0807 	sub.w	r8, r6, r7
 8007afe:	608b      	str	r3, [r1, #8]
 8007b00:	f1b8 0f00 	cmp.w	r8, #0
 8007b04:	dde9      	ble.n	8007ada <__sflush_r+0xae>
 8007b06:	6a21      	ldr	r1, [r4, #32]
 8007b08:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007b0a:	4643      	mov	r3, r8
 8007b0c:	463a      	mov	r2, r7
 8007b0e:	4628      	mov	r0, r5
 8007b10:	47b0      	blx	r6
 8007b12:	2800      	cmp	r0, #0
 8007b14:	dc08      	bgt.n	8007b28 <__sflush_r+0xfc>
 8007b16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b1e:	81a3      	strh	r3, [r4, #12]
 8007b20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b28:	4407      	add	r7, r0
 8007b2a:	eba8 0800 	sub.w	r8, r8, r0
 8007b2e:	e7e7      	b.n	8007b00 <__sflush_r+0xd4>
 8007b30:	20400001 	.word	0x20400001

08007b34 <_fflush_r>:
 8007b34:	b538      	push	{r3, r4, r5, lr}
 8007b36:	690b      	ldr	r3, [r1, #16]
 8007b38:	4605      	mov	r5, r0
 8007b3a:	460c      	mov	r4, r1
 8007b3c:	b913      	cbnz	r3, 8007b44 <_fflush_r+0x10>
 8007b3e:	2500      	movs	r5, #0
 8007b40:	4628      	mov	r0, r5
 8007b42:	bd38      	pop	{r3, r4, r5, pc}
 8007b44:	b118      	cbz	r0, 8007b4e <_fflush_r+0x1a>
 8007b46:	6a03      	ldr	r3, [r0, #32]
 8007b48:	b90b      	cbnz	r3, 8007b4e <_fflush_r+0x1a>
 8007b4a:	f7fd fa6d 	bl	8005028 <__sinit>
 8007b4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d0f3      	beq.n	8007b3e <_fflush_r+0xa>
 8007b56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007b58:	07d0      	lsls	r0, r2, #31
 8007b5a:	d404      	bmi.n	8007b66 <_fflush_r+0x32>
 8007b5c:	0599      	lsls	r1, r3, #22
 8007b5e:	d402      	bmi.n	8007b66 <_fflush_r+0x32>
 8007b60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b62:	f7fd fb7a 	bl	800525a <__retarget_lock_acquire_recursive>
 8007b66:	4628      	mov	r0, r5
 8007b68:	4621      	mov	r1, r4
 8007b6a:	f7ff ff5f 	bl	8007a2c <__sflush_r>
 8007b6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b70:	07da      	lsls	r2, r3, #31
 8007b72:	4605      	mov	r5, r0
 8007b74:	d4e4      	bmi.n	8007b40 <_fflush_r+0xc>
 8007b76:	89a3      	ldrh	r3, [r4, #12]
 8007b78:	059b      	lsls	r3, r3, #22
 8007b7a:	d4e1      	bmi.n	8007b40 <_fflush_r+0xc>
 8007b7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b7e:	f7fd fb6d 	bl	800525c <__retarget_lock_release_recursive>
 8007b82:	e7dd      	b.n	8007b40 <_fflush_r+0xc>

08007b84 <memmove>:
 8007b84:	4288      	cmp	r0, r1
 8007b86:	b510      	push	{r4, lr}
 8007b88:	eb01 0402 	add.w	r4, r1, r2
 8007b8c:	d902      	bls.n	8007b94 <memmove+0x10>
 8007b8e:	4284      	cmp	r4, r0
 8007b90:	4623      	mov	r3, r4
 8007b92:	d807      	bhi.n	8007ba4 <memmove+0x20>
 8007b94:	1e43      	subs	r3, r0, #1
 8007b96:	42a1      	cmp	r1, r4
 8007b98:	d008      	beq.n	8007bac <memmove+0x28>
 8007b9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ba2:	e7f8      	b.n	8007b96 <memmove+0x12>
 8007ba4:	4402      	add	r2, r0
 8007ba6:	4601      	mov	r1, r0
 8007ba8:	428a      	cmp	r2, r1
 8007baa:	d100      	bne.n	8007bae <memmove+0x2a>
 8007bac:	bd10      	pop	{r4, pc}
 8007bae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007bb2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007bb6:	e7f7      	b.n	8007ba8 <memmove+0x24>

08007bb8 <strncmp>:
 8007bb8:	b510      	push	{r4, lr}
 8007bba:	b16a      	cbz	r2, 8007bd8 <strncmp+0x20>
 8007bbc:	3901      	subs	r1, #1
 8007bbe:	1884      	adds	r4, r0, r2
 8007bc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bc4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	d103      	bne.n	8007bd4 <strncmp+0x1c>
 8007bcc:	42a0      	cmp	r0, r4
 8007bce:	d001      	beq.n	8007bd4 <strncmp+0x1c>
 8007bd0:	2a00      	cmp	r2, #0
 8007bd2:	d1f5      	bne.n	8007bc0 <strncmp+0x8>
 8007bd4:	1ad0      	subs	r0, r2, r3
 8007bd6:	bd10      	pop	{r4, pc}
 8007bd8:	4610      	mov	r0, r2
 8007bda:	e7fc      	b.n	8007bd6 <strncmp+0x1e>

08007bdc <_sbrk_r>:
 8007bdc:	b538      	push	{r3, r4, r5, lr}
 8007bde:	4d06      	ldr	r5, [pc, #24]	@ (8007bf8 <_sbrk_r+0x1c>)
 8007be0:	2300      	movs	r3, #0
 8007be2:	4604      	mov	r4, r0
 8007be4:	4608      	mov	r0, r1
 8007be6:	602b      	str	r3, [r5, #0]
 8007be8:	f7fa fad6 	bl	8002198 <_sbrk>
 8007bec:	1c43      	adds	r3, r0, #1
 8007bee:	d102      	bne.n	8007bf6 <_sbrk_r+0x1a>
 8007bf0:	682b      	ldr	r3, [r5, #0]
 8007bf2:	b103      	cbz	r3, 8007bf6 <_sbrk_r+0x1a>
 8007bf4:	6023      	str	r3, [r4, #0]
 8007bf6:	bd38      	pop	{r3, r4, r5, pc}
 8007bf8:	200003f0 	.word	0x200003f0

08007bfc <memcpy>:
 8007bfc:	440a      	add	r2, r1
 8007bfe:	4291      	cmp	r1, r2
 8007c00:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007c04:	d100      	bne.n	8007c08 <memcpy+0xc>
 8007c06:	4770      	bx	lr
 8007c08:	b510      	push	{r4, lr}
 8007c0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c12:	4291      	cmp	r1, r2
 8007c14:	d1f9      	bne.n	8007c0a <memcpy+0xe>
 8007c16:	bd10      	pop	{r4, pc}

08007c18 <nan>:
 8007c18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007c20 <nan+0x8>
 8007c1c:	4770      	bx	lr
 8007c1e:	bf00      	nop
 8007c20:	00000000 	.word	0x00000000
 8007c24:	7ff80000 	.word	0x7ff80000

08007c28 <__assert_func>:
 8007c28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007c2a:	4614      	mov	r4, r2
 8007c2c:	461a      	mov	r2, r3
 8007c2e:	4b09      	ldr	r3, [pc, #36]	@ (8007c54 <__assert_func+0x2c>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4605      	mov	r5, r0
 8007c34:	68d8      	ldr	r0, [r3, #12]
 8007c36:	b14c      	cbz	r4, 8007c4c <__assert_func+0x24>
 8007c38:	4b07      	ldr	r3, [pc, #28]	@ (8007c58 <__assert_func+0x30>)
 8007c3a:	9100      	str	r1, [sp, #0]
 8007c3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007c40:	4906      	ldr	r1, [pc, #24]	@ (8007c5c <__assert_func+0x34>)
 8007c42:	462b      	mov	r3, r5
 8007c44:	f000 fba8 	bl	8008398 <fiprintf>
 8007c48:	f000 fbb8 	bl	80083bc <abort>
 8007c4c:	4b04      	ldr	r3, [pc, #16]	@ (8007c60 <__assert_func+0x38>)
 8007c4e:	461c      	mov	r4, r3
 8007c50:	e7f3      	b.n	8007c3a <__assert_func+0x12>
 8007c52:	bf00      	nop
 8007c54:	2000001c 	.word	0x2000001c
 8007c58:	0800a53e 	.word	0x0800a53e
 8007c5c:	0800a54b 	.word	0x0800a54b
 8007c60:	0800a579 	.word	0x0800a579

08007c64 <_calloc_r>:
 8007c64:	b570      	push	{r4, r5, r6, lr}
 8007c66:	fba1 5402 	umull	r5, r4, r1, r2
 8007c6a:	b934      	cbnz	r4, 8007c7a <_calloc_r+0x16>
 8007c6c:	4629      	mov	r1, r5
 8007c6e:	f7fe f9cb 	bl	8006008 <_malloc_r>
 8007c72:	4606      	mov	r6, r0
 8007c74:	b928      	cbnz	r0, 8007c82 <_calloc_r+0x1e>
 8007c76:	4630      	mov	r0, r6
 8007c78:	bd70      	pop	{r4, r5, r6, pc}
 8007c7a:	220c      	movs	r2, #12
 8007c7c:	6002      	str	r2, [r0, #0]
 8007c7e:	2600      	movs	r6, #0
 8007c80:	e7f9      	b.n	8007c76 <_calloc_r+0x12>
 8007c82:	462a      	mov	r2, r5
 8007c84:	4621      	mov	r1, r4
 8007c86:	f7fd fa6a 	bl	800515e <memset>
 8007c8a:	e7f4      	b.n	8007c76 <_calloc_r+0x12>

08007c8c <rshift>:
 8007c8c:	6903      	ldr	r3, [r0, #16]
 8007c8e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007c92:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007c96:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007c9a:	f100 0414 	add.w	r4, r0, #20
 8007c9e:	dd45      	ble.n	8007d2c <rshift+0xa0>
 8007ca0:	f011 011f 	ands.w	r1, r1, #31
 8007ca4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007ca8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007cac:	d10c      	bne.n	8007cc8 <rshift+0x3c>
 8007cae:	f100 0710 	add.w	r7, r0, #16
 8007cb2:	4629      	mov	r1, r5
 8007cb4:	42b1      	cmp	r1, r6
 8007cb6:	d334      	bcc.n	8007d22 <rshift+0x96>
 8007cb8:	1a9b      	subs	r3, r3, r2
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	1eea      	subs	r2, r5, #3
 8007cbe:	4296      	cmp	r6, r2
 8007cc0:	bf38      	it	cc
 8007cc2:	2300      	movcc	r3, #0
 8007cc4:	4423      	add	r3, r4
 8007cc6:	e015      	b.n	8007cf4 <rshift+0x68>
 8007cc8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007ccc:	f1c1 0820 	rsb	r8, r1, #32
 8007cd0:	40cf      	lsrs	r7, r1
 8007cd2:	f105 0e04 	add.w	lr, r5, #4
 8007cd6:	46a1      	mov	r9, r4
 8007cd8:	4576      	cmp	r6, lr
 8007cda:	46f4      	mov	ip, lr
 8007cdc:	d815      	bhi.n	8007d0a <rshift+0x7e>
 8007cde:	1a9a      	subs	r2, r3, r2
 8007ce0:	0092      	lsls	r2, r2, #2
 8007ce2:	3a04      	subs	r2, #4
 8007ce4:	3501      	adds	r5, #1
 8007ce6:	42ae      	cmp	r6, r5
 8007ce8:	bf38      	it	cc
 8007cea:	2200      	movcc	r2, #0
 8007cec:	18a3      	adds	r3, r4, r2
 8007cee:	50a7      	str	r7, [r4, r2]
 8007cf0:	b107      	cbz	r7, 8007cf4 <rshift+0x68>
 8007cf2:	3304      	adds	r3, #4
 8007cf4:	1b1a      	subs	r2, r3, r4
 8007cf6:	42a3      	cmp	r3, r4
 8007cf8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007cfc:	bf08      	it	eq
 8007cfe:	2300      	moveq	r3, #0
 8007d00:	6102      	str	r2, [r0, #16]
 8007d02:	bf08      	it	eq
 8007d04:	6143      	streq	r3, [r0, #20]
 8007d06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007d0a:	f8dc c000 	ldr.w	ip, [ip]
 8007d0e:	fa0c fc08 	lsl.w	ip, ip, r8
 8007d12:	ea4c 0707 	orr.w	r7, ip, r7
 8007d16:	f849 7b04 	str.w	r7, [r9], #4
 8007d1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007d1e:	40cf      	lsrs	r7, r1
 8007d20:	e7da      	b.n	8007cd8 <rshift+0x4c>
 8007d22:	f851 cb04 	ldr.w	ip, [r1], #4
 8007d26:	f847 cf04 	str.w	ip, [r7, #4]!
 8007d2a:	e7c3      	b.n	8007cb4 <rshift+0x28>
 8007d2c:	4623      	mov	r3, r4
 8007d2e:	e7e1      	b.n	8007cf4 <rshift+0x68>

08007d30 <__hexdig_fun>:
 8007d30:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007d34:	2b09      	cmp	r3, #9
 8007d36:	d802      	bhi.n	8007d3e <__hexdig_fun+0xe>
 8007d38:	3820      	subs	r0, #32
 8007d3a:	b2c0      	uxtb	r0, r0
 8007d3c:	4770      	bx	lr
 8007d3e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007d42:	2b05      	cmp	r3, #5
 8007d44:	d801      	bhi.n	8007d4a <__hexdig_fun+0x1a>
 8007d46:	3847      	subs	r0, #71	@ 0x47
 8007d48:	e7f7      	b.n	8007d3a <__hexdig_fun+0xa>
 8007d4a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007d4e:	2b05      	cmp	r3, #5
 8007d50:	d801      	bhi.n	8007d56 <__hexdig_fun+0x26>
 8007d52:	3827      	subs	r0, #39	@ 0x27
 8007d54:	e7f1      	b.n	8007d3a <__hexdig_fun+0xa>
 8007d56:	2000      	movs	r0, #0
 8007d58:	4770      	bx	lr
	...

08007d5c <__gethex>:
 8007d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d60:	b085      	sub	sp, #20
 8007d62:	468a      	mov	sl, r1
 8007d64:	9302      	str	r3, [sp, #8]
 8007d66:	680b      	ldr	r3, [r1, #0]
 8007d68:	9001      	str	r0, [sp, #4]
 8007d6a:	4690      	mov	r8, r2
 8007d6c:	1c9c      	adds	r4, r3, #2
 8007d6e:	46a1      	mov	r9, r4
 8007d70:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007d74:	2830      	cmp	r0, #48	@ 0x30
 8007d76:	d0fa      	beq.n	8007d6e <__gethex+0x12>
 8007d78:	eba9 0303 	sub.w	r3, r9, r3
 8007d7c:	f1a3 0b02 	sub.w	fp, r3, #2
 8007d80:	f7ff ffd6 	bl	8007d30 <__hexdig_fun>
 8007d84:	4605      	mov	r5, r0
 8007d86:	2800      	cmp	r0, #0
 8007d88:	d168      	bne.n	8007e5c <__gethex+0x100>
 8007d8a:	49a0      	ldr	r1, [pc, #640]	@ (800800c <__gethex+0x2b0>)
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	4648      	mov	r0, r9
 8007d90:	f7ff ff12 	bl	8007bb8 <strncmp>
 8007d94:	4607      	mov	r7, r0
 8007d96:	2800      	cmp	r0, #0
 8007d98:	d167      	bne.n	8007e6a <__gethex+0x10e>
 8007d9a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007d9e:	4626      	mov	r6, r4
 8007da0:	f7ff ffc6 	bl	8007d30 <__hexdig_fun>
 8007da4:	2800      	cmp	r0, #0
 8007da6:	d062      	beq.n	8007e6e <__gethex+0x112>
 8007da8:	4623      	mov	r3, r4
 8007daa:	7818      	ldrb	r0, [r3, #0]
 8007dac:	2830      	cmp	r0, #48	@ 0x30
 8007dae:	4699      	mov	r9, r3
 8007db0:	f103 0301 	add.w	r3, r3, #1
 8007db4:	d0f9      	beq.n	8007daa <__gethex+0x4e>
 8007db6:	f7ff ffbb 	bl	8007d30 <__hexdig_fun>
 8007dba:	fab0 f580 	clz	r5, r0
 8007dbe:	096d      	lsrs	r5, r5, #5
 8007dc0:	f04f 0b01 	mov.w	fp, #1
 8007dc4:	464a      	mov	r2, r9
 8007dc6:	4616      	mov	r6, r2
 8007dc8:	3201      	adds	r2, #1
 8007dca:	7830      	ldrb	r0, [r6, #0]
 8007dcc:	f7ff ffb0 	bl	8007d30 <__hexdig_fun>
 8007dd0:	2800      	cmp	r0, #0
 8007dd2:	d1f8      	bne.n	8007dc6 <__gethex+0x6a>
 8007dd4:	498d      	ldr	r1, [pc, #564]	@ (800800c <__gethex+0x2b0>)
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	4630      	mov	r0, r6
 8007dda:	f7ff feed 	bl	8007bb8 <strncmp>
 8007dde:	2800      	cmp	r0, #0
 8007de0:	d13f      	bne.n	8007e62 <__gethex+0x106>
 8007de2:	b944      	cbnz	r4, 8007df6 <__gethex+0x9a>
 8007de4:	1c74      	adds	r4, r6, #1
 8007de6:	4622      	mov	r2, r4
 8007de8:	4616      	mov	r6, r2
 8007dea:	3201      	adds	r2, #1
 8007dec:	7830      	ldrb	r0, [r6, #0]
 8007dee:	f7ff ff9f 	bl	8007d30 <__hexdig_fun>
 8007df2:	2800      	cmp	r0, #0
 8007df4:	d1f8      	bne.n	8007de8 <__gethex+0x8c>
 8007df6:	1ba4      	subs	r4, r4, r6
 8007df8:	00a7      	lsls	r7, r4, #2
 8007dfa:	7833      	ldrb	r3, [r6, #0]
 8007dfc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007e00:	2b50      	cmp	r3, #80	@ 0x50
 8007e02:	d13e      	bne.n	8007e82 <__gethex+0x126>
 8007e04:	7873      	ldrb	r3, [r6, #1]
 8007e06:	2b2b      	cmp	r3, #43	@ 0x2b
 8007e08:	d033      	beq.n	8007e72 <__gethex+0x116>
 8007e0a:	2b2d      	cmp	r3, #45	@ 0x2d
 8007e0c:	d034      	beq.n	8007e78 <__gethex+0x11c>
 8007e0e:	1c71      	adds	r1, r6, #1
 8007e10:	2400      	movs	r4, #0
 8007e12:	7808      	ldrb	r0, [r1, #0]
 8007e14:	f7ff ff8c 	bl	8007d30 <__hexdig_fun>
 8007e18:	1e43      	subs	r3, r0, #1
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	2b18      	cmp	r3, #24
 8007e1e:	d830      	bhi.n	8007e82 <__gethex+0x126>
 8007e20:	f1a0 0210 	sub.w	r2, r0, #16
 8007e24:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007e28:	f7ff ff82 	bl	8007d30 <__hexdig_fun>
 8007e2c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8007e30:	fa5f fc8c 	uxtb.w	ip, ip
 8007e34:	f1bc 0f18 	cmp.w	ip, #24
 8007e38:	f04f 030a 	mov.w	r3, #10
 8007e3c:	d91e      	bls.n	8007e7c <__gethex+0x120>
 8007e3e:	b104      	cbz	r4, 8007e42 <__gethex+0xe6>
 8007e40:	4252      	negs	r2, r2
 8007e42:	4417      	add	r7, r2
 8007e44:	f8ca 1000 	str.w	r1, [sl]
 8007e48:	b1ed      	cbz	r5, 8007e86 <__gethex+0x12a>
 8007e4a:	f1bb 0f00 	cmp.w	fp, #0
 8007e4e:	bf0c      	ite	eq
 8007e50:	2506      	moveq	r5, #6
 8007e52:	2500      	movne	r5, #0
 8007e54:	4628      	mov	r0, r5
 8007e56:	b005      	add	sp, #20
 8007e58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e5c:	2500      	movs	r5, #0
 8007e5e:	462c      	mov	r4, r5
 8007e60:	e7b0      	b.n	8007dc4 <__gethex+0x68>
 8007e62:	2c00      	cmp	r4, #0
 8007e64:	d1c7      	bne.n	8007df6 <__gethex+0x9a>
 8007e66:	4627      	mov	r7, r4
 8007e68:	e7c7      	b.n	8007dfa <__gethex+0x9e>
 8007e6a:	464e      	mov	r6, r9
 8007e6c:	462f      	mov	r7, r5
 8007e6e:	2501      	movs	r5, #1
 8007e70:	e7c3      	b.n	8007dfa <__gethex+0x9e>
 8007e72:	2400      	movs	r4, #0
 8007e74:	1cb1      	adds	r1, r6, #2
 8007e76:	e7cc      	b.n	8007e12 <__gethex+0xb6>
 8007e78:	2401      	movs	r4, #1
 8007e7a:	e7fb      	b.n	8007e74 <__gethex+0x118>
 8007e7c:	fb03 0002 	mla	r0, r3, r2, r0
 8007e80:	e7ce      	b.n	8007e20 <__gethex+0xc4>
 8007e82:	4631      	mov	r1, r6
 8007e84:	e7de      	b.n	8007e44 <__gethex+0xe8>
 8007e86:	eba6 0309 	sub.w	r3, r6, r9
 8007e8a:	3b01      	subs	r3, #1
 8007e8c:	4629      	mov	r1, r5
 8007e8e:	2b07      	cmp	r3, #7
 8007e90:	dc0a      	bgt.n	8007ea8 <__gethex+0x14c>
 8007e92:	9801      	ldr	r0, [sp, #4]
 8007e94:	f7fe f944 	bl	8006120 <_Balloc>
 8007e98:	4604      	mov	r4, r0
 8007e9a:	b940      	cbnz	r0, 8007eae <__gethex+0x152>
 8007e9c:	4b5c      	ldr	r3, [pc, #368]	@ (8008010 <__gethex+0x2b4>)
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	21e4      	movs	r1, #228	@ 0xe4
 8007ea2:	485c      	ldr	r0, [pc, #368]	@ (8008014 <__gethex+0x2b8>)
 8007ea4:	f7ff fec0 	bl	8007c28 <__assert_func>
 8007ea8:	3101      	adds	r1, #1
 8007eaa:	105b      	asrs	r3, r3, #1
 8007eac:	e7ef      	b.n	8007e8e <__gethex+0x132>
 8007eae:	f100 0a14 	add.w	sl, r0, #20
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	4655      	mov	r5, sl
 8007eb6:	469b      	mov	fp, r3
 8007eb8:	45b1      	cmp	r9, r6
 8007eba:	d337      	bcc.n	8007f2c <__gethex+0x1d0>
 8007ebc:	f845 bb04 	str.w	fp, [r5], #4
 8007ec0:	eba5 050a 	sub.w	r5, r5, sl
 8007ec4:	10ad      	asrs	r5, r5, #2
 8007ec6:	6125      	str	r5, [r4, #16]
 8007ec8:	4658      	mov	r0, fp
 8007eca:	f7fe fa1b 	bl	8006304 <__hi0bits>
 8007ece:	016d      	lsls	r5, r5, #5
 8007ed0:	f8d8 6000 	ldr.w	r6, [r8]
 8007ed4:	1a2d      	subs	r5, r5, r0
 8007ed6:	42b5      	cmp	r5, r6
 8007ed8:	dd54      	ble.n	8007f84 <__gethex+0x228>
 8007eda:	1bad      	subs	r5, r5, r6
 8007edc:	4629      	mov	r1, r5
 8007ede:	4620      	mov	r0, r4
 8007ee0:	f7fe fda7 	bl	8006a32 <__any_on>
 8007ee4:	4681      	mov	r9, r0
 8007ee6:	b178      	cbz	r0, 8007f08 <__gethex+0x1ac>
 8007ee8:	1e6b      	subs	r3, r5, #1
 8007eea:	1159      	asrs	r1, r3, #5
 8007eec:	f003 021f 	and.w	r2, r3, #31
 8007ef0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007ef4:	f04f 0901 	mov.w	r9, #1
 8007ef8:	fa09 f202 	lsl.w	r2, r9, r2
 8007efc:	420a      	tst	r2, r1
 8007efe:	d003      	beq.n	8007f08 <__gethex+0x1ac>
 8007f00:	454b      	cmp	r3, r9
 8007f02:	dc36      	bgt.n	8007f72 <__gethex+0x216>
 8007f04:	f04f 0902 	mov.w	r9, #2
 8007f08:	4629      	mov	r1, r5
 8007f0a:	4620      	mov	r0, r4
 8007f0c:	f7ff febe 	bl	8007c8c <rshift>
 8007f10:	442f      	add	r7, r5
 8007f12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007f16:	42bb      	cmp	r3, r7
 8007f18:	da42      	bge.n	8007fa0 <__gethex+0x244>
 8007f1a:	9801      	ldr	r0, [sp, #4]
 8007f1c:	4621      	mov	r1, r4
 8007f1e:	f7fe f93f 	bl	80061a0 <_Bfree>
 8007f22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f24:	2300      	movs	r3, #0
 8007f26:	6013      	str	r3, [r2, #0]
 8007f28:	25a3      	movs	r5, #163	@ 0xa3
 8007f2a:	e793      	b.n	8007e54 <__gethex+0xf8>
 8007f2c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007f30:	2a2e      	cmp	r2, #46	@ 0x2e
 8007f32:	d012      	beq.n	8007f5a <__gethex+0x1fe>
 8007f34:	2b20      	cmp	r3, #32
 8007f36:	d104      	bne.n	8007f42 <__gethex+0x1e6>
 8007f38:	f845 bb04 	str.w	fp, [r5], #4
 8007f3c:	f04f 0b00 	mov.w	fp, #0
 8007f40:	465b      	mov	r3, fp
 8007f42:	7830      	ldrb	r0, [r6, #0]
 8007f44:	9303      	str	r3, [sp, #12]
 8007f46:	f7ff fef3 	bl	8007d30 <__hexdig_fun>
 8007f4a:	9b03      	ldr	r3, [sp, #12]
 8007f4c:	f000 000f 	and.w	r0, r0, #15
 8007f50:	4098      	lsls	r0, r3
 8007f52:	ea4b 0b00 	orr.w	fp, fp, r0
 8007f56:	3304      	adds	r3, #4
 8007f58:	e7ae      	b.n	8007eb8 <__gethex+0x15c>
 8007f5a:	45b1      	cmp	r9, r6
 8007f5c:	d8ea      	bhi.n	8007f34 <__gethex+0x1d8>
 8007f5e:	492b      	ldr	r1, [pc, #172]	@ (800800c <__gethex+0x2b0>)
 8007f60:	9303      	str	r3, [sp, #12]
 8007f62:	2201      	movs	r2, #1
 8007f64:	4630      	mov	r0, r6
 8007f66:	f7ff fe27 	bl	8007bb8 <strncmp>
 8007f6a:	9b03      	ldr	r3, [sp, #12]
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	d1e1      	bne.n	8007f34 <__gethex+0x1d8>
 8007f70:	e7a2      	b.n	8007eb8 <__gethex+0x15c>
 8007f72:	1ea9      	subs	r1, r5, #2
 8007f74:	4620      	mov	r0, r4
 8007f76:	f7fe fd5c 	bl	8006a32 <__any_on>
 8007f7a:	2800      	cmp	r0, #0
 8007f7c:	d0c2      	beq.n	8007f04 <__gethex+0x1a8>
 8007f7e:	f04f 0903 	mov.w	r9, #3
 8007f82:	e7c1      	b.n	8007f08 <__gethex+0x1ac>
 8007f84:	da09      	bge.n	8007f9a <__gethex+0x23e>
 8007f86:	1b75      	subs	r5, r6, r5
 8007f88:	4621      	mov	r1, r4
 8007f8a:	9801      	ldr	r0, [sp, #4]
 8007f8c:	462a      	mov	r2, r5
 8007f8e:	f7fe fb17 	bl	80065c0 <__lshift>
 8007f92:	1b7f      	subs	r7, r7, r5
 8007f94:	4604      	mov	r4, r0
 8007f96:	f100 0a14 	add.w	sl, r0, #20
 8007f9a:	f04f 0900 	mov.w	r9, #0
 8007f9e:	e7b8      	b.n	8007f12 <__gethex+0x1b6>
 8007fa0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007fa4:	42bd      	cmp	r5, r7
 8007fa6:	dd6f      	ble.n	8008088 <__gethex+0x32c>
 8007fa8:	1bed      	subs	r5, r5, r7
 8007faa:	42ae      	cmp	r6, r5
 8007fac:	dc34      	bgt.n	8008018 <__gethex+0x2bc>
 8007fae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007fb2:	2b02      	cmp	r3, #2
 8007fb4:	d022      	beq.n	8007ffc <__gethex+0x2a0>
 8007fb6:	2b03      	cmp	r3, #3
 8007fb8:	d024      	beq.n	8008004 <__gethex+0x2a8>
 8007fba:	2b01      	cmp	r3, #1
 8007fbc:	d115      	bne.n	8007fea <__gethex+0x28e>
 8007fbe:	42ae      	cmp	r6, r5
 8007fc0:	d113      	bne.n	8007fea <__gethex+0x28e>
 8007fc2:	2e01      	cmp	r6, #1
 8007fc4:	d10b      	bne.n	8007fde <__gethex+0x282>
 8007fc6:	9a02      	ldr	r2, [sp, #8]
 8007fc8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007fcc:	6013      	str	r3, [r2, #0]
 8007fce:	2301      	movs	r3, #1
 8007fd0:	6123      	str	r3, [r4, #16]
 8007fd2:	f8ca 3000 	str.w	r3, [sl]
 8007fd6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007fd8:	2562      	movs	r5, #98	@ 0x62
 8007fda:	601c      	str	r4, [r3, #0]
 8007fdc:	e73a      	b.n	8007e54 <__gethex+0xf8>
 8007fde:	1e71      	subs	r1, r6, #1
 8007fe0:	4620      	mov	r0, r4
 8007fe2:	f7fe fd26 	bl	8006a32 <__any_on>
 8007fe6:	2800      	cmp	r0, #0
 8007fe8:	d1ed      	bne.n	8007fc6 <__gethex+0x26a>
 8007fea:	9801      	ldr	r0, [sp, #4]
 8007fec:	4621      	mov	r1, r4
 8007fee:	f7fe f8d7 	bl	80061a0 <_Bfree>
 8007ff2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	6013      	str	r3, [r2, #0]
 8007ff8:	2550      	movs	r5, #80	@ 0x50
 8007ffa:	e72b      	b.n	8007e54 <__gethex+0xf8>
 8007ffc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d1f3      	bne.n	8007fea <__gethex+0x28e>
 8008002:	e7e0      	b.n	8007fc6 <__gethex+0x26a>
 8008004:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008006:	2b00      	cmp	r3, #0
 8008008:	d1dd      	bne.n	8007fc6 <__gethex+0x26a>
 800800a:	e7ee      	b.n	8007fea <__gethex+0x28e>
 800800c:	0800a523 	.word	0x0800a523
 8008010:	0800a4b9 	.word	0x0800a4b9
 8008014:	0800a57a 	.word	0x0800a57a
 8008018:	1e6f      	subs	r7, r5, #1
 800801a:	f1b9 0f00 	cmp.w	r9, #0
 800801e:	d130      	bne.n	8008082 <__gethex+0x326>
 8008020:	b127      	cbz	r7, 800802c <__gethex+0x2d0>
 8008022:	4639      	mov	r1, r7
 8008024:	4620      	mov	r0, r4
 8008026:	f7fe fd04 	bl	8006a32 <__any_on>
 800802a:	4681      	mov	r9, r0
 800802c:	117a      	asrs	r2, r7, #5
 800802e:	2301      	movs	r3, #1
 8008030:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008034:	f007 071f 	and.w	r7, r7, #31
 8008038:	40bb      	lsls	r3, r7
 800803a:	4213      	tst	r3, r2
 800803c:	4629      	mov	r1, r5
 800803e:	4620      	mov	r0, r4
 8008040:	bf18      	it	ne
 8008042:	f049 0902 	orrne.w	r9, r9, #2
 8008046:	f7ff fe21 	bl	8007c8c <rshift>
 800804a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800804e:	1b76      	subs	r6, r6, r5
 8008050:	2502      	movs	r5, #2
 8008052:	f1b9 0f00 	cmp.w	r9, #0
 8008056:	d047      	beq.n	80080e8 <__gethex+0x38c>
 8008058:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800805c:	2b02      	cmp	r3, #2
 800805e:	d015      	beq.n	800808c <__gethex+0x330>
 8008060:	2b03      	cmp	r3, #3
 8008062:	d017      	beq.n	8008094 <__gethex+0x338>
 8008064:	2b01      	cmp	r3, #1
 8008066:	d109      	bne.n	800807c <__gethex+0x320>
 8008068:	f019 0f02 	tst.w	r9, #2
 800806c:	d006      	beq.n	800807c <__gethex+0x320>
 800806e:	f8da 3000 	ldr.w	r3, [sl]
 8008072:	ea49 0903 	orr.w	r9, r9, r3
 8008076:	f019 0f01 	tst.w	r9, #1
 800807a:	d10e      	bne.n	800809a <__gethex+0x33e>
 800807c:	f045 0510 	orr.w	r5, r5, #16
 8008080:	e032      	b.n	80080e8 <__gethex+0x38c>
 8008082:	f04f 0901 	mov.w	r9, #1
 8008086:	e7d1      	b.n	800802c <__gethex+0x2d0>
 8008088:	2501      	movs	r5, #1
 800808a:	e7e2      	b.n	8008052 <__gethex+0x2f6>
 800808c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800808e:	f1c3 0301 	rsb	r3, r3, #1
 8008092:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008094:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008096:	2b00      	cmp	r3, #0
 8008098:	d0f0      	beq.n	800807c <__gethex+0x320>
 800809a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800809e:	f104 0314 	add.w	r3, r4, #20
 80080a2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80080a6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80080aa:	f04f 0c00 	mov.w	ip, #0
 80080ae:	4618      	mov	r0, r3
 80080b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80080b4:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 80080b8:	d01b      	beq.n	80080f2 <__gethex+0x396>
 80080ba:	3201      	adds	r2, #1
 80080bc:	6002      	str	r2, [r0, #0]
 80080be:	2d02      	cmp	r5, #2
 80080c0:	f104 0314 	add.w	r3, r4, #20
 80080c4:	d13c      	bne.n	8008140 <__gethex+0x3e4>
 80080c6:	f8d8 2000 	ldr.w	r2, [r8]
 80080ca:	3a01      	subs	r2, #1
 80080cc:	42b2      	cmp	r2, r6
 80080ce:	d109      	bne.n	80080e4 <__gethex+0x388>
 80080d0:	1171      	asrs	r1, r6, #5
 80080d2:	2201      	movs	r2, #1
 80080d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80080d8:	f006 061f 	and.w	r6, r6, #31
 80080dc:	fa02 f606 	lsl.w	r6, r2, r6
 80080e0:	421e      	tst	r6, r3
 80080e2:	d13a      	bne.n	800815a <__gethex+0x3fe>
 80080e4:	f045 0520 	orr.w	r5, r5, #32
 80080e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080ea:	601c      	str	r4, [r3, #0]
 80080ec:	9b02      	ldr	r3, [sp, #8]
 80080ee:	601f      	str	r7, [r3, #0]
 80080f0:	e6b0      	b.n	8007e54 <__gethex+0xf8>
 80080f2:	4299      	cmp	r1, r3
 80080f4:	f843 cc04 	str.w	ip, [r3, #-4]
 80080f8:	d8d9      	bhi.n	80080ae <__gethex+0x352>
 80080fa:	68a3      	ldr	r3, [r4, #8]
 80080fc:	459b      	cmp	fp, r3
 80080fe:	db17      	blt.n	8008130 <__gethex+0x3d4>
 8008100:	6861      	ldr	r1, [r4, #4]
 8008102:	9801      	ldr	r0, [sp, #4]
 8008104:	3101      	adds	r1, #1
 8008106:	f7fe f80b 	bl	8006120 <_Balloc>
 800810a:	4681      	mov	r9, r0
 800810c:	b918      	cbnz	r0, 8008116 <__gethex+0x3ba>
 800810e:	4b1a      	ldr	r3, [pc, #104]	@ (8008178 <__gethex+0x41c>)
 8008110:	4602      	mov	r2, r0
 8008112:	2184      	movs	r1, #132	@ 0x84
 8008114:	e6c5      	b.n	8007ea2 <__gethex+0x146>
 8008116:	6922      	ldr	r2, [r4, #16]
 8008118:	3202      	adds	r2, #2
 800811a:	f104 010c 	add.w	r1, r4, #12
 800811e:	0092      	lsls	r2, r2, #2
 8008120:	300c      	adds	r0, #12
 8008122:	f7ff fd6b 	bl	8007bfc <memcpy>
 8008126:	4621      	mov	r1, r4
 8008128:	9801      	ldr	r0, [sp, #4]
 800812a:	f7fe f839 	bl	80061a0 <_Bfree>
 800812e:	464c      	mov	r4, r9
 8008130:	6923      	ldr	r3, [r4, #16]
 8008132:	1c5a      	adds	r2, r3, #1
 8008134:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008138:	6122      	str	r2, [r4, #16]
 800813a:	2201      	movs	r2, #1
 800813c:	615a      	str	r2, [r3, #20]
 800813e:	e7be      	b.n	80080be <__gethex+0x362>
 8008140:	6922      	ldr	r2, [r4, #16]
 8008142:	455a      	cmp	r2, fp
 8008144:	dd0b      	ble.n	800815e <__gethex+0x402>
 8008146:	2101      	movs	r1, #1
 8008148:	4620      	mov	r0, r4
 800814a:	f7ff fd9f 	bl	8007c8c <rshift>
 800814e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008152:	3701      	adds	r7, #1
 8008154:	42bb      	cmp	r3, r7
 8008156:	f6ff aee0 	blt.w	8007f1a <__gethex+0x1be>
 800815a:	2501      	movs	r5, #1
 800815c:	e7c2      	b.n	80080e4 <__gethex+0x388>
 800815e:	f016 061f 	ands.w	r6, r6, #31
 8008162:	d0fa      	beq.n	800815a <__gethex+0x3fe>
 8008164:	4453      	add	r3, sl
 8008166:	f1c6 0620 	rsb	r6, r6, #32
 800816a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800816e:	f7fe f8c9 	bl	8006304 <__hi0bits>
 8008172:	42b0      	cmp	r0, r6
 8008174:	dbe7      	blt.n	8008146 <__gethex+0x3ea>
 8008176:	e7f0      	b.n	800815a <__gethex+0x3fe>
 8008178:	0800a4b9 	.word	0x0800a4b9

0800817c <L_shift>:
 800817c:	f1c2 0208 	rsb	r2, r2, #8
 8008180:	0092      	lsls	r2, r2, #2
 8008182:	b570      	push	{r4, r5, r6, lr}
 8008184:	f1c2 0620 	rsb	r6, r2, #32
 8008188:	6843      	ldr	r3, [r0, #4]
 800818a:	6804      	ldr	r4, [r0, #0]
 800818c:	fa03 f506 	lsl.w	r5, r3, r6
 8008190:	432c      	orrs	r4, r5
 8008192:	40d3      	lsrs	r3, r2
 8008194:	6004      	str	r4, [r0, #0]
 8008196:	f840 3f04 	str.w	r3, [r0, #4]!
 800819a:	4288      	cmp	r0, r1
 800819c:	d3f4      	bcc.n	8008188 <L_shift+0xc>
 800819e:	bd70      	pop	{r4, r5, r6, pc}

080081a0 <__match>:
 80081a0:	b530      	push	{r4, r5, lr}
 80081a2:	6803      	ldr	r3, [r0, #0]
 80081a4:	3301      	adds	r3, #1
 80081a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081aa:	b914      	cbnz	r4, 80081b2 <__match+0x12>
 80081ac:	6003      	str	r3, [r0, #0]
 80081ae:	2001      	movs	r0, #1
 80081b0:	bd30      	pop	{r4, r5, pc}
 80081b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081b6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80081ba:	2d19      	cmp	r5, #25
 80081bc:	bf98      	it	ls
 80081be:	3220      	addls	r2, #32
 80081c0:	42a2      	cmp	r2, r4
 80081c2:	d0f0      	beq.n	80081a6 <__match+0x6>
 80081c4:	2000      	movs	r0, #0
 80081c6:	e7f3      	b.n	80081b0 <__match+0x10>

080081c8 <__hexnan>:
 80081c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081cc:	680b      	ldr	r3, [r1, #0]
 80081ce:	6801      	ldr	r1, [r0, #0]
 80081d0:	115e      	asrs	r6, r3, #5
 80081d2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80081d6:	f013 031f 	ands.w	r3, r3, #31
 80081da:	b087      	sub	sp, #28
 80081dc:	bf18      	it	ne
 80081de:	3604      	addne	r6, #4
 80081e0:	2500      	movs	r5, #0
 80081e2:	1f37      	subs	r7, r6, #4
 80081e4:	4682      	mov	sl, r0
 80081e6:	4690      	mov	r8, r2
 80081e8:	9301      	str	r3, [sp, #4]
 80081ea:	f846 5c04 	str.w	r5, [r6, #-4]
 80081ee:	46b9      	mov	r9, r7
 80081f0:	463c      	mov	r4, r7
 80081f2:	9502      	str	r5, [sp, #8]
 80081f4:	46ab      	mov	fp, r5
 80081f6:	784a      	ldrb	r2, [r1, #1]
 80081f8:	1c4b      	adds	r3, r1, #1
 80081fa:	9303      	str	r3, [sp, #12]
 80081fc:	b342      	cbz	r2, 8008250 <__hexnan+0x88>
 80081fe:	4610      	mov	r0, r2
 8008200:	9105      	str	r1, [sp, #20]
 8008202:	9204      	str	r2, [sp, #16]
 8008204:	f7ff fd94 	bl	8007d30 <__hexdig_fun>
 8008208:	2800      	cmp	r0, #0
 800820a:	d151      	bne.n	80082b0 <__hexnan+0xe8>
 800820c:	9a04      	ldr	r2, [sp, #16]
 800820e:	9905      	ldr	r1, [sp, #20]
 8008210:	2a20      	cmp	r2, #32
 8008212:	d818      	bhi.n	8008246 <__hexnan+0x7e>
 8008214:	9b02      	ldr	r3, [sp, #8]
 8008216:	459b      	cmp	fp, r3
 8008218:	dd13      	ble.n	8008242 <__hexnan+0x7a>
 800821a:	454c      	cmp	r4, r9
 800821c:	d206      	bcs.n	800822c <__hexnan+0x64>
 800821e:	2d07      	cmp	r5, #7
 8008220:	dc04      	bgt.n	800822c <__hexnan+0x64>
 8008222:	462a      	mov	r2, r5
 8008224:	4649      	mov	r1, r9
 8008226:	4620      	mov	r0, r4
 8008228:	f7ff ffa8 	bl	800817c <L_shift>
 800822c:	4544      	cmp	r4, r8
 800822e:	d952      	bls.n	80082d6 <__hexnan+0x10e>
 8008230:	2300      	movs	r3, #0
 8008232:	f1a4 0904 	sub.w	r9, r4, #4
 8008236:	f844 3c04 	str.w	r3, [r4, #-4]
 800823a:	f8cd b008 	str.w	fp, [sp, #8]
 800823e:	464c      	mov	r4, r9
 8008240:	461d      	mov	r5, r3
 8008242:	9903      	ldr	r1, [sp, #12]
 8008244:	e7d7      	b.n	80081f6 <__hexnan+0x2e>
 8008246:	2a29      	cmp	r2, #41	@ 0x29
 8008248:	d157      	bne.n	80082fa <__hexnan+0x132>
 800824a:	3102      	adds	r1, #2
 800824c:	f8ca 1000 	str.w	r1, [sl]
 8008250:	f1bb 0f00 	cmp.w	fp, #0
 8008254:	d051      	beq.n	80082fa <__hexnan+0x132>
 8008256:	454c      	cmp	r4, r9
 8008258:	d206      	bcs.n	8008268 <__hexnan+0xa0>
 800825a:	2d07      	cmp	r5, #7
 800825c:	dc04      	bgt.n	8008268 <__hexnan+0xa0>
 800825e:	462a      	mov	r2, r5
 8008260:	4649      	mov	r1, r9
 8008262:	4620      	mov	r0, r4
 8008264:	f7ff ff8a 	bl	800817c <L_shift>
 8008268:	4544      	cmp	r4, r8
 800826a:	d936      	bls.n	80082da <__hexnan+0x112>
 800826c:	f1a8 0204 	sub.w	r2, r8, #4
 8008270:	4623      	mov	r3, r4
 8008272:	f853 1b04 	ldr.w	r1, [r3], #4
 8008276:	f842 1f04 	str.w	r1, [r2, #4]!
 800827a:	429f      	cmp	r7, r3
 800827c:	d2f9      	bcs.n	8008272 <__hexnan+0xaa>
 800827e:	1b3b      	subs	r3, r7, r4
 8008280:	f023 0303 	bic.w	r3, r3, #3
 8008284:	3304      	adds	r3, #4
 8008286:	3401      	adds	r4, #1
 8008288:	3e03      	subs	r6, #3
 800828a:	42b4      	cmp	r4, r6
 800828c:	bf88      	it	hi
 800828e:	2304      	movhi	r3, #4
 8008290:	4443      	add	r3, r8
 8008292:	2200      	movs	r2, #0
 8008294:	f843 2b04 	str.w	r2, [r3], #4
 8008298:	429f      	cmp	r7, r3
 800829a:	d2fb      	bcs.n	8008294 <__hexnan+0xcc>
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	b91b      	cbnz	r3, 80082a8 <__hexnan+0xe0>
 80082a0:	4547      	cmp	r7, r8
 80082a2:	d128      	bne.n	80082f6 <__hexnan+0x12e>
 80082a4:	2301      	movs	r3, #1
 80082a6:	603b      	str	r3, [r7, #0]
 80082a8:	2005      	movs	r0, #5
 80082aa:	b007      	add	sp, #28
 80082ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082b0:	3501      	adds	r5, #1
 80082b2:	2d08      	cmp	r5, #8
 80082b4:	f10b 0b01 	add.w	fp, fp, #1
 80082b8:	dd06      	ble.n	80082c8 <__hexnan+0x100>
 80082ba:	4544      	cmp	r4, r8
 80082bc:	d9c1      	bls.n	8008242 <__hexnan+0x7a>
 80082be:	2300      	movs	r3, #0
 80082c0:	f844 3c04 	str.w	r3, [r4, #-4]
 80082c4:	2501      	movs	r5, #1
 80082c6:	3c04      	subs	r4, #4
 80082c8:	6822      	ldr	r2, [r4, #0]
 80082ca:	f000 000f 	and.w	r0, r0, #15
 80082ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80082d2:	6020      	str	r0, [r4, #0]
 80082d4:	e7b5      	b.n	8008242 <__hexnan+0x7a>
 80082d6:	2508      	movs	r5, #8
 80082d8:	e7b3      	b.n	8008242 <__hexnan+0x7a>
 80082da:	9b01      	ldr	r3, [sp, #4]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d0dd      	beq.n	800829c <__hexnan+0xd4>
 80082e0:	f1c3 0320 	rsb	r3, r3, #32
 80082e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80082e8:	40da      	lsrs	r2, r3
 80082ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80082ee:	4013      	ands	r3, r2
 80082f0:	f846 3c04 	str.w	r3, [r6, #-4]
 80082f4:	e7d2      	b.n	800829c <__hexnan+0xd4>
 80082f6:	3f04      	subs	r7, #4
 80082f8:	e7d0      	b.n	800829c <__hexnan+0xd4>
 80082fa:	2004      	movs	r0, #4
 80082fc:	e7d5      	b.n	80082aa <__hexnan+0xe2>

080082fe <__ascii_mbtowc>:
 80082fe:	b082      	sub	sp, #8
 8008300:	b901      	cbnz	r1, 8008304 <__ascii_mbtowc+0x6>
 8008302:	a901      	add	r1, sp, #4
 8008304:	b142      	cbz	r2, 8008318 <__ascii_mbtowc+0x1a>
 8008306:	b14b      	cbz	r3, 800831c <__ascii_mbtowc+0x1e>
 8008308:	7813      	ldrb	r3, [r2, #0]
 800830a:	600b      	str	r3, [r1, #0]
 800830c:	7812      	ldrb	r2, [r2, #0]
 800830e:	1e10      	subs	r0, r2, #0
 8008310:	bf18      	it	ne
 8008312:	2001      	movne	r0, #1
 8008314:	b002      	add	sp, #8
 8008316:	4770      	bx	lr
 8008318:	4610      	mov	r0, r2
 800831a:	e7fb      	b.n	8008314 <__ascii_mbtowc+0x16>
 800831c:	f06f 0001 	mvn.w	r0, #1
 8008320:	e7f8      	b.n	8008314 <__ascii_mbtowc+0x16>

08008322 <_realloc_r>:
 8008322:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008326:	4607      	mov	r7, r0
 8008328:	4614      	mov	r4, r2
 800832a:	460d      	mov	r5, r1
 800832c:	b921      	cbnz	r1, 8008338 <_realloc_r+0x16>
 800832e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008332:	4611      	mov	r1, r2
 8008334:	f7fd be68 	b.w	8006008 <_malloc_r>
 8008338:	b92a      	cbnz	r2, 8008346 <_realloc_r+0x24>
 800833a:	f7fd fdf1 	bl	8005f20 <_free_r>
 800833e:	4625      	mov	r5, r4
 8008340:	4628      	mov	r0, r5
 8008342:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008346:	f000 f840 	bl	80083ca <_malloc_usable_size_r>
 800834a:	4284      	cmp	r4, r0
 800834c:	4606      	mov	r6, r0
 800834e:	d802      	bhi.n	8008356 <_realloc_r+0x34>
 8008350:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008354:	d8f4      	bhi.n	8008340 <_realloc_r+0x1e>
 8008356:	4621      	mov	r1, r4
 8008358:	4638      	mov	r0, r7
 800835a:	f7fd fe55 	bl	8006008 <_malloc_r>
 800835e:	4680      	mov	r8, r0
 8008360:	b908      	cbnz	r0, 8008366 <_realloc_r+0x44>
 8008362:	4645      	mov	r5, r8
 8008364:	e7ec      	b.n	8008340 <_realloc_r+0x1e>
 8008366:	42b4      	cmp	r4, r6
 8008368:	4622      	mov	r2, r4
 800836a:	4629      	mov	r1, r5
 800836c:	bf28      	it	cs
 800836e:	4632      	movcs	r2, r6
 8008370:	f7ff fc44 	bl	8007bfc <memcpy>
 8008374:	4629      	mov	r1, r5
 8008376:	4638      	mov	r0, r7
 8008378:	f7fd fdd2 	bl	8005f20 <_free_r>
 800837c:	e7f1      	b.n	8008362 <_realloc_r+0x40>

0800837e <__ascii_wctomb>:
 800837e:	4603      	mov	r3, r0
 8008380:	4608      	mov	r0, r1
 8008382:	b141      	cbz	r1, 8008396 <__ascii_wctomb+0x18>
 8008384:	2aff      	cmp	r2, #255	@ 0xff
 8008386:	d904      	bls.n	8008392 <__ascii_wctomb+0x14>
 8008388:	228a      	movs	r2, #138	@ 0x8a
 800838a:	601a      	str	r2, [r3, #0]
 800838c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008390:	4770      	bx	lr
 8008392:	700a      	strb	r2, [r1, #0]
 8008394:	2001      	movs	r0, #1
 8008396:	4770      	bx	lr

08008398 <fiprintf>:
 8008398:	b40e      	push	{r1, r2, r3}
 800839a:	b503      	push	{r0, r1, lr}
 800839c:	4601      	mov	r1, r0
 800839e:	ab03      	add	r3, sp, #12
 80083a0:	4805      	ldr	r0, [pc, #20]	@ (80083b8 <fiprintf+0x20>)
 80083a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80083a6:	6800      	ldr	r0, [r0, #0]
 80083a8:	9301      	str	r3, [sp, #4]
 80083aa:	f000 f83f 	bl	800842c <_vfiprintf_r>
 80083ae:	b002      	add	sp, #8
 80083b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80083b4:	b003      	add	sp, #12
 80083b6:	4770      	bx	lr
 80083b8:	2000001c 	.word	0x2000001c

080083bc <abort>:
 80083bc:	b508      	push	{r3, lr}
 80083be:	2006      	movs	r0, #6
 80083c0:	f000 fa08 	bl	80087d4 <raise>
 80083c4:	2001      	movs	r0, #1
 80083c6:	f7f9 fe6f 	bl	80020a8 <_exit>

080083ca <_malloc_usable_size_r>:
 80083ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083ce:	1f18      	subs	r0, r3, #4
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	bfbc      	itt	lt
 80083d4:	580b      	ldrlt	r3, [r1, r0]
 80083d6:	18c0      	addlt	r0, r0, r3
 80083d8:	4770      	bx	lr

080083da <__sfputc_r>:
 80083da:	6893      	ldr	r3, [r2, #8]
 80083dc:	3b01      	subs	r3, #1
 80083de:	2b00      	cmp	r3, #0
 80083e0:	b410      	push	{r4}
 80083e2:	6093      	str	r3, [r2, #8]
 80083e4:	da08      	bge.n	80083f8 <__sfputc_r+0x1e>
 80083e6:	6994      	ldr	r4, [r2, #24]
 80083e8:	42a3      	cmp	r3, r4
 80083ea:	db01      	blt.n	80083f0 <__sfputc_r+0x16>
 80083ec:	290a      	cmp	r1, #10
 80083ee:	d103      	bne.n	80083f8 <__sfputc_r+0x1e>
 80083f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083f4:	f000 b932 	b.w	800865c <__swbuf_r>
 80083f8:	6813      	ldr	r3, [r2, #0]
 80083fa:	1c58      	adds	r0, r3, #1
 80083fc:	6010      	str	r0, [r2, #0]
 80083fe:	7019      	strb	r1, [r3, #0]
 8008400:	4608      	mov	r0, r1
 8008402:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008406:	4770      	bx	lr

08008408 <__sfputs_r>:
 8008408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800840a:	4606      	mov	r6, r0
 800840c:	460f      	mov	r7, r1
 800840e:	4614      	mov	r4, r2
 8008410:	18d5      	adds	r5, r2, r3
 8008412:	42ac      	cmp	r4, r5
 8008414:	d101      	bne.n	800841a <__sfputs_r+0x12>
 8008416:	2000      	movs	r0, #0
 8008418:	e007      	b.n	800842a <__sfputs_r+0x22>
 800841a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800841e:	463a      	mov	r2, r7
 8008420:	4630      	mov	r0, r6
 8008422:	f7ff ffda 	bl	80083da <__sfputc_r>
 8008426:	1c43      	adds	r3, r0, #1
 8008428:	d1f3      	bne.n	8008412 <__sfputs_r+0xa>
 800842a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800842c <_vfiprintf_r>:
 800842c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008430:	460d      	mov	r5, r1
 8008432:	b09d      	sub	sp, #116	@ 0x74
 8008434:	4614      	mov	r4, r2
 8008436:	4698      	mov	r8, r3
 8008438:	4606      	mov	r6, r0
 800843a:	b118      	cbz	r0, 8008444 <_vfiprintf_r+0x18>
 800843c:	6a03      	ldr	r3, [r0, #32]
 800843e:	b90b      	cbnz	r3, 8008444 <_vfiprintf_r+0x18>
 8008440:	f7fc fdf2 	bl	8005028 <__sinit>
 8008444:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008446:	07d9      	lsls	r1, r3, #31
 8008448:	d405      	bmi.n	8008456 <_vfiprintf_r+0x2a>
 800844a:	89ab      	ldrh	r3, [r5, #12]
 800844c:	059a      	lsls	r2, r3, #22
 800844e:	d402      	bmi.n	8008456 <_vfiprintf_r+0x2a>
 8008450:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008452:	f7fc ff02 	bl	800525a <__retarget_lock_acquire_recursive>
 8008456:	89ab      	ldrh	r3, [r5, #12]
 8008458:	071b      	lsls	r3, r3, #28
 800845a:	d501      	bpl.n	8008460 <_vfiprintf_r+0x34>
 800845c:	692b      	ldr	r3, [r5, #16]
 800845e:	b99b      	cbnz	r3, 8008488 <_vfiprintf_r+0x5c>
 8008460:	4629      	mov	r1, r5
 8008462:	4630      	mov	r0, r6
 8008464:	f000 f938 	bl	80086d8 <__swsetup_r>
 8008468:	b170      	cbz	r0, 8008488 <_vfiprintf_r+0x5c>
 800846a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800846c:	07dc      	lsls	r4, r3, #31
 800846e:	d504      	bpl.n	800847a <_vfiprintf_r+0x4e>
 8008470:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008474:	b01d      	add	sp, #116	@ 0x74
 8008476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800847a:	89ab      	ldrh	r3, [r5, #12]
 800847c:	0598      	lsls	r0, r3, #22
 800847e:	d4f7      	bmi.n	8008470 <_vfiprintf_r+0x44>
 8008480:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008482:	f7fc feeb 	bl	800525c <__retarget_lock_release_recursive>
 8008486:	e7f3      	b.n	8008470 <_vfiprintf_r+0x44>
 8008488:	2300      	movs	r3, #0
 800848a:	9309      	str	r3, [sp, #36]	@ 0x24
 800848c:	2320      	movs	r3, #32
 800848e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008492:	f8cd 800c 	str.w	r8, [sp, #12]
 8008496:	2330      	movs	r3, #48	@ 0x30
 8008498:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008648 <_vfiprintf_r+0x21c>
 800849c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084a0:	f04f 0901 	mov.w	r9, #1
 80084a4:	4623      	mov	r3, r4
 80084a6:	469a      	mov	sl, r3
 80084a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084ac:	b10a      	cbz	r2, 80084b2 <_vfiprintf_r+0x86>
 80084ae:	2a25      	cmp	r2, #37	@ 0x25
 80084b0:	d1f9      	bne.n	80084a6 <_vfiprintf_r+0x7a>
 80084b2:	ebba 0b04 	subs.w	fp, sl, r4
 80084b6:	d00b      	beq.n	80084d0 <_vfiprintf_r+0xa4>
 80084b8:	465b      	mov	r3, fp
 80084ba:	4622      	mov	r2, r4
 80084bc:	4629      	mov	r1, r5
 80084be:	4630      	mov	r0, r6
 80084c0:	f7ff ffa2 	bl	8008408 <__sfputs_r>
 80084c4:	3001      	adds	r0, #1
 80084c6:	f000 80a7 	beq.w	8008618 <_vfiprintf_r+0x1ec>
 80084ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084cc:	445a      	add	r2, fp
 80084ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80084d0:	f89a 3000 	ldrb.w	r3, [sl]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	f000 809f 	beq.w	8008618 <_vfiprintf_r+0x1ec>
 80084da:	2300      	movs	r3, #0
 80084dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80084e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084e4:	f10a 0a01 	add.w	sl, sl, #1
 80084e8:	9304      	str	r3, [sp, #16]
 80084ea:	9307      	str	r3, [sp, #28]
 80084ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80084f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80084f2:	4654      	mov	r4, sl
 80084f4:	2205      	movs	r2, #5
 80084f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084fa:	4853      	ldr	r0, [pc, #332]	@ (8008648 <_vfiprintf_r+0x21c>)
 80084fc:	f7f7 fe88 	bl	8000210 <memchr>
 8008500:	9a04      	ldr	r2, [sp, #16]
 8008502:	b9d8      	cbnz	r0, 800853c <_vfiprintf_r+0x110>
 8008504:	06d1      	lsls	r1, r2, #27
 8008506:	bf44      	itt	mi
 8008508:	2320      	movmi	r3, #32
 800850a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800850e:	0713      	lsls	r3, r2, #28
 8008510:	bf44      	itt	mi
 8008512:	232b      	movmi	r3, #43	@ 0x2b
 8008514:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008518:	f89a 3000 	ldrb.w	r3, [sl]
 800851c:	2b2a      	cmp	r3, #42	@ 0x2a
 800851e:	d015      	beq.n	800854c <_vfiprintf_r+0x120>
 8008520:	9a07      	ldr	r2, [sp, #28]
 8008522:	4654      	mov	r4, sl
 8008524:	2000      	movs	r0, #0
 8008526:	f04f 0c0a 	mov.w	ip, #10
 800852a:	4621      	mov	r1, r4
 800852c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008530:	3b30      	subs	r3, #48	@ 0x30
 8008532:	2b09      	cmp	r3, #9
 8008534:	d94b      	bls.n	80085ce <_vfiprintf_r+0x1a2>
 8008536:	b1b0      	cbz	r0, 8008566 <_vfiprintf_r+0x13a>
 8008538:	9207      	str	r2, [sp, #28]
 800853a:	e014      	b.n	8008566 <_vfiprintf_r+0x13a>
 800853c:	eba0 0308 	sub.w	r3, r0, r8
 8008540:	fa09 f303 	lsl.w	r3, r9, r3
 8008544:	4313      	orrs	r3, r2
 8008546:	9304      	str	r3, [sp, #16]
 8008548:	46a2      	mov	sl, r4
 800854a:	e7d2      	b.n	80084f2 <_vfiprintf_r+0xc6>
 800854c:	9b03      	ldr	r3, [sp, #12]
 800854e:	1d19      	adds	r1, r3, #4
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	9103      	str	r1, [sp, #12]
 8008554:	2b00      	cmp	r3, #0
 8008556:	bfbb      	ittet	lt
 8008558:	425b      	neglt	r3, r3
 800855a:	f042 0202 	orrlt.w	r2, r2, #2
 800855e:	9307      	strge	r3, [sp, #28]
 8008560:	9307      	strlt	r3, [sp, #28]
 8008562:	bfb8      	it	lt
 8008564:	9204      	strlt	r2, [sp, #16]
 8008566:	7823      	ldrb	r3, [r4, #0]
 8008568:	2b2e      	cmp	r3, #46	@ 0x2e
 800856a:	d10a      	bne.n	8008582 <_vfiprintf_r+0x156>
 800856c:	7863      	ldrb	r3, [r4, #1]
 800856e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008570:	d132      	bne.n	80085d8 <_vfiprintf_r+0x1ac>
 8008572:	9b03      	ldr	r3, [sp, #12]
 8008574:	1d1a      	adds	r2, r3, #4
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	9203      	str	r2, [sp, #12]
 800857a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800857e:	3402      	adds	r4, #2
 8008580:	9305      	str	r3, [sp, #20]
 8008582:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008658 <_vfiprintf_r+0x22c>
 8008586:	7821      	ldrb	r1, [r4, #0]
 8008588:	2203      	movs	r2, #3
 800858a:	4650      	mov	r0, sl
 800858c:	f7f7 fe40 	bl	8000210 <memchr>
 8008590:	b138      	cbz	r0, 80085a2 <_vfiprintf_r+0x176>
 8008592:	9b04      	ldr	r3, [sp, #16]
 8008594:	eba0 000a 	sub.w	r0, r0, sl
 8008598:	2240      	movs	r2, #64	@ 0x40
 800859a:	4082      	lsls	r2, r0
 800859c:	4313      	orrs	r3, r2
 800859e:	3401      	adds	r4, #1
 80085a0:	9304      	str	r3, [sp, #16]
 80085a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085a6:	4829      	ldr	r0, [pc, #164]	@ (800864c <_vfiprintf_r+0x220>)
 80085a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085ac:	2206      	movs	r2, #6
 80085ae:	f7f7 fe2f 	bl	8000210 <memchr>
 80085b2:	2800      	cmp	r0, #0
 80085b4:	d03f      	beq.n	8008636 <_vfiprintf_r+0x20a>
 80085b6:	4b26      	ldr	r3, [pc, #152]	@ (8008650 <_vfiprintf_r+0x224>)
 80085b8:	bb1b      	cbnz	r3, 8008602 <_vfiprintf_r+0x1d6>
 80085ba:	9b03      	ldr	r3, [sp, #12]
 80085bc:	3307      	adds	r3, #7
 80085be:	f023 0307 	bic.w	r3, r3, #7
 80085c2:	3308      	adds	r3, #8
 80085c4:	9303      	str	r3, [sp, #12]
 80085c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085c8:	443b      	add	r3, r7
 80085ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80085cc:	e76a      	b.n	80084a4 <_vfiprintf_r+0x78>
 80085ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80085d2:	460c      	mov	r4, r1
 80085d4:	2001      	movs	r0, #1
 80085d6:	e7a8      	b.n	800852a <_vfiprintf_r+0xfe>
 80085d8:	2300      	movs	r3, #0
 80085da:	3401      	adds	r4, #1
 80085dc:	9305      	str	r3, [sp, #20]
 80085de:	4619      	mov	r1, r3
 80085e0:	f04f 0c0a 	mov.w	ip, #10
 80085e4:	4620      	mov	r0, r4
 80085e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085ea:	3a30      	subs	r2, #48	@ 0x30
 80085ec:	2a09      	cmp	r2, #9
 80085ee:	d903      	bls.n	80085f8 <_vfiprintf_r+0x1cc>
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d0c6      	beq.n	8008582 <_vfiprintf_r+0x156>
 80085f4:	9105      	str	r1, [sp, #20]
 80085f6:	e7c4      	b.n	8008582 <_vfiprintf_r+0x156>
 80085f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80085fc:	4604      	mov	r4, r0
 80085fe:	2301      	movs	r3, #1
 8008600:	e7f0      	b.n	80085e4 <_vfiprintf_r+0x1b8>
 8008602:	ab03      	add	r3, sp, #12
 8008604:	9300      	str	r3, [sp, #0]
 8008606:	462a      	mov	r2, r5
 8008608:	4b12      	ldr	r3, [pc, #72]	@ (8008654 <_vfiprintf_r+0x228>)
 800860a:	a904      	add	r1, sp, #16
 800860c:	4630      	mov	r0, r6
 800860e:	f7fb febb 	bl	8004388 <_printf_float>
 8008612:	4607      	mov	r7, r0
 8008614:	1c78      	adds	r0, r7, #1
 8008616:	d1d6      	bne.n	80085c6 <_vfiprintf_r+0x19a>
 8008618:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800861a:	07d9      	lsls	r1, r3, #31
 800861c:	d405      	bmi.n	800862a <_vfiprintf_r+0x1fe>
 800861e:	89ab      	ldrh	r3, [r5, #12]
 8008620:	059a      	lsls	r2, r3, #22
 8008622:	d402      	bmi.n	800862a <_vfiprintf_r+0x1fe>
 8008624:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008626:	f7fc fe19 	bl	800525c <__retarget_lock_release_recursive>
 800862a:	89ab      	ldrh	r3, [r5, #12]
 800862c:	065b      	lsls	r3, r3, #25
 800862e:	f53f af1f 	bmi.w	8008470 <_vfiprintf_r+0x44>
 8008632:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008634:	e71e      	b.n	8008474 <_vfiprintf_r+0x48>
 8008636:	ab03      	add	r3, sp, #12
 8008638:	9300      	str	r3, [sp, #0]
 800863a:	462a      	mov	r2, r5
 800863c:	4b05      	ldr	r3, [pc, #20]	@ (8008654 <_vfiprintf_r+0x228>)
 800863e:	a904      	add	r1, sp, #16
 8008640:	4630      	mov	r0, r6
 8008642:	f7fc f939 	bl	80048b8 <_printf_i>
 8008646:	e7e4      	b.n	8008612 <_vfiprintf_r+0x1e6>
 8008648:	0800a525 	.word	0x0800a525
 800864c:	0800a52f 	.word	0x0800a52f
 8008650:	08004389 	.word	0x08004389
 8008654:	08008409 	.word	0x08008409
 8008658:	0800a52b 	.word	0x0800a52b

0800865c <__swbuf_r>:
 800865c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800865e:	460e      	mov	r6, r1
 8008660:	4614      	mov	r4, r2
 8008662:	4605      	mov	r5, r0
 8008664:	b118      	cbz	r0, 800866e <__swbuf_r+0x12>
 8008666:	6a03      	ldr	r3, [r0, #32]
 8008668:	b90b      	cbnz	r3, 800866e <__swbuf_r+0x12>
 800866a:	f7fc fcdd 	bl	8005028 <__sinit>
 800866e:	69a3      	ldr	r3, [r4, #24]
 8008670:	60a3      	str	r3, [r4, #8]
 8008672:	89a3      	ldrh	r3, [r4, #12]
 8008674:	071a      	lsls	r2, r3, #28
 8008676:	d501      	bpl.n	800867c <__swbuf_r+0x20>
 8008678:	6923      	ldr	r3, [r4, #16]
 800867a:	b943      	cbnz	r3, 800868e <__swbuf_r+0x32>
 800867c:	4621      	mov	r1, r4
 800867e:	4628      	mov	r0, r5
 8008680:	f000 f82a 	bl	80086d8 <__swsetup_r>
 8008684:	b118      	cbz	r0, 800868e <__swbuf_r+0x32>
 8008686:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800868a:	4638      	mov	r0, r7
 800868c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800868e:	6823      	ldr	r3, [r4, #0]
 8008690:	6922      	ldr	r2, [r4, #16]
 8008692:	1a98      	subs	r0, r3, r2
 8008694:	6963      	ldr	r3, [r4, #20]
 8008696:	b2f6      	uxtb	r6, r6
 8008698:	4283      	cmp	r3, r0
 800869a:	4637      	mov	r7, r6
 800869c:	dc05      	bgt.n	80086aa <__swbuf_r+0x4e>
 800869e:	4621      	mov	r1, r4
 80086a0:	4628      	mov	r0, r5
 80086a2:	f7ff fa47 	bl	8007b34 <_fflush_r>
 80086a6:	2800      	cmp	r0, #0
 80086a8:	d1ed      	bne.n	8008686 <__swbuf_r+0x2a>
 80086aa:	68a3      	ldr	r3, [r4, #8]
 80086ac:	3b01      	subs	r3, #1
 80086ae:	60a3      	str	r3, [r4, #8]
 80086b0:	6823      	ldr	r3, [r4, #0]
 80086b2:	1c5a      	adds	r2, r3, #1
 80086b4:	6022      	str	r2, [r4, #0]
 80086b6:	701e      	strb	r6, [r3, #0]
 80086b8:	6962      	ldr	r2, [r4, #20]
 80086ba:	1c43      	adds	r3, r0, #1
 80086bc:	429a      	cmp	r2, r3
 80086be:	d004      	beq.n	80086ca <__swbuf_r+0x6e>
 80086c0:	89a3      	ldrh	r3, [r4, #12]
 80086c2:	07db      	lsls	r3, r3, #31
 80086c4:	d5e1      	bpl.n	800868a <__swbuf_r+0x2e>
 80086c6:	2e0a      	cmp	r6, #10
 80086c8:	d1df      	bne.n	800868a <__swbuf_r+0x2e>
 80086ca:	4621      	mov	r1, r4
 80086cc:	4628      	mov	r0, r5
 80086ce:	f7ff fa31 	bl	8007b34 <_fflush_r>
 80086d2:	2800      	cmp	r0, #0
 80086d4:	d0d9      	beq.n	800868a <__swbuf_r+0x2e>
 80086d6:	e7d6      	b.n	8008686 <__swbuf_r+0x2a>

080086d8 <__swsetup_r>:
 80086d8:	b538      	push	{r3, r4, r5, lr}
 80086da:	4b29      	ldr	r3, [pc, #164]	@ (8008780 <__swsetup_r+0xa8>)
 80086dc:	4605      	mov	r5, r0
 80086de:	6818      	ldr	r0, [r3, #0]
 80086e0:	460c      	mov	r4, r1
 80086e2:	b118      	cbz	r0, 80086ec <__swsetup_r+0x14>
 80086e4:	6a03      	ldr	r3, [r0, #32]
 80086e6:	b90b      	cbnz	r3, 80086ec <__swsetup_r+0x14>
 80086e8:	f7fc fc9e 	bl	8005028 <__sinit>
 80086ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086f0:	0719      	lsls	r1, r3, #28
 80086f2:	d422      	bmi.n	800873a <__swsetup_r+0x62>
 80086f4:	06da      	lsls	r2, r3, #27
 80086f6:	d407      	bmi.n	8008708 <__swsetup_r+0x30>
 80086f8:	2209      	movs	r2, #9
 80086fa:	602a      	str	r2, [r5, #0]
 80086fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008700:	81a3      	strh	r3, [r4, #12]
 8008702:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008706:	e033      	b.n	8008770 <__swsetup_r+0x98>
 8008708:	0758      	lsls	r0, r3, #29
 800870a:	d512      	bpl.n	8008732 <__swsetup_r+0x5a>
 800870c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800870e:	b141      	cbz	r1, 8008722 <__swsetup_r+0x4a>
 8008710:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008714:	4299      	cmp	r1, r3
 8008716:	d002      	beq.n	800871e <__swsetup_r+0x46>
 8008718:	4628      	mov	r0, r5
 800871a:	f7fd fc01 	bl	8005f20 <_free_r>
 800871e:	2300      	movs	r3, #0
 8008720:	6363      	str	r3, [r4, #52]	@ 0x34
 8008722:	89a3      	ldrh	r3, [r4, #12]
 8008724:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008728:	81a3      	strh	r3, [r4, #12]
 800872a:	2300      	movs	r3, #0
 800872c:	6063      	str	r3, [r4, #4]
 800872e:	6923      	ldr	r3, [r4, #16]
 8008730:	6023      	str	r3, [r4, #0]
 8008732:	89a3      	ldrh	r3, [r4, #12]
 8008734:	f043 0308 	orr.w	r3, r3, #8
 8008738:	81a3      	strh	r3, [r4, #12]
 800873a:	6923      	ldr	r3, [r4, #16]
 800873c:	b94b      	cbnz	r3, 8008752 <__swsetup_r+0x7a>
 800873e:	89a3      	ldrh	r3, [r4, #12]
 8008740:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008744:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008748:	d003      	beq.n	8008752 <__swsetup_r+0x7a>
 800874a:	4621      	mov	r1, r4
 800874c:	4628      	mov	r0, r5
 800874e:	f000 f883 	bl	8008858 <__smakebuf_r>
 8008752:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008756:	f013 0201 	ands.w	r2, r3, #1
 800875a:	d00a      	beq.n	8008772 <__swsetup_r+0x9a>
 800875c:	2200      	movs	r2, #0
 800875e:	60a2      	str	r2, [r4, #8]
 8008760:	6962      	ldr	r2, [r4, #20]
 8008762:	4252      	negs	r2, r2
 8008764:	61a2      	str	r2, [r4, #24]
 8008766:	6922      	ldr	r2, [r4, #16]
 8008768:	b942      	cbnz	r2, 800877c <__swsetup_r+0xa4>
 800876a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800876e:	d1c5      	bne.n	80086fc <__swsetup_r+0x24>
 8008770:	bd38      	pop	{r3, r4, r5, pc}
 8008772:	0799      	lsls	r1, r3, #30
 8008774:	bf58      	it	pl
 8008776:	6962      	ldrpl	r2, [r4, #20]
 8008778:	60a2      	str	r2, [r4, #8]
 800877a:	e7f4      	b.n	8008766 <__swsetup_r+0x8e>
 800877c:	2000      	movs	r0, #0
 800877e:	e7f7      	b.n	8008770 <__swsetup_r+0x98>
 8008780:	2000001c 	.word	0x2000001c

08008784 <_raise_r>:
 8008784:	291f      	cmp	r1, #31
 8008786:	b538      	push	{r3, r4, r5, lr}
 8008788:	4605      	mov	r5, r0
 800878a:	460c      	mov	r4, r1
 800878c:	d904      	bls.n	8008798 <_raise_r+0x14>
 800878e:	2316      	movs	r3, #22
 8008790:	6003      	str	r3, [r0, #0]
 8008792:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008796:	bd38      	pop	{r3, r4, r5, pc}
 8008798:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800879a:	b112      	cbz	r2, 80087a2 <_raise_r+0x1e>
 800879c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80087a0:	b94b      	cbnz	r3, 80087b6 <_raise_r+0x32>
 80087a2:	4628      	mov	r0, r5
 80087a4:	f000 f830 	bl	8008808 <_getpid_r>
 80087a8:	4622      	mov	r2, r4
 80087aa:	4601      	mov	r1, r0
 80087ac:	4628      	mov	r0, r5
 80087ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087b2:	f000 b817 	b.w	80087e4 <_kill_r>
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	d00a      	beq.n	80087d0 <_raise_r+0x4c>
 80087ba:	1c59      	adds	r1, r3, #1
 80087bc:	d103      	bne.n	80087c6 <_raise_r+0x42>
 80087be:	2316      	movs	r3, #22
 80087c0:	6003      	str	r3, [r0, #0]
 80087c2:	2001      	movs	r0, #1
 80087c4:	e7e7      	b.n	8008796 <_raise_r+0x12>
 80087c6:	2100      	movs	r1, #0
 80087c8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80087cc:	4620      	mov	r0, r4
 80087ce:	4798      	blx	r3
 80087d0:	2000      	movs	r0, #0
 80087d2:	e7e0      	b.n	8008796 <_raise_r+0x12>

080087d4 <raise>:
 80087d4:	4b02      	ldr	r3, [pc, #8]	@ (80087e0 <raise+0xc>)
 80087d6:	4601      	mov	r1, r0
 80087d8:	6818      	ldr	r0, [r3, #0]
 80087da:	f7ff bfd3 	b.w	8008784 <_raise_r>
 80087de:	bf00      	nop
 80087e0:	2000001c 	.word	0x2000001c

080087e4 <_kill_r>:
 80087e4:	b538      	push	{r3, r4, r5, lr}
 80087e6:	4d07      	ldr	r5, [pc, #28]	@ (8008804 <_kill_r+0x20>)
 80087e8:	2300      	movs	r3, #0
 80087ea:	4604      	mov	r4, r0
 80087ec:	4608      	mov	r0, r1
 80087ee:	4611      	mov	r1, r2
 80087f0:	602b      	str	r3, [r5, #0]
 80087f2:	f7f9 fc49 	bl	8002088 <_kill>
 80087f6:	1c43      	adds	r3, r0, #1
 80087f8:	d102      	bne.n	8008800 <_kill_r+0x1c>
 80087fa:	682b      	ldr	r3, [r5, #0]
 80087fc:	b103      	cbz	r3, 8008800 <_kill_r+0x1c>
 80087fe:	6023      	str	r3, [r4, #0]
 8008800:	bd38      	pop	{r3, r4, r5, pc}
 8008802:	bf00      	nop
 8008804:	200003f0 	.word	0x200003f0

08008808 <_getpid_r>:
 8008808:	f7f9 bc36 	b.w	8002078 <_getpid>

0800880c <__swhatbuf_r>:
 800880c:	b570      	push	{r4, r5, r6, lr}
 800880e:	460c      	mov	r4, r1
 8008810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008814:	2900      	cmp	r1, #0
 8008816:	b096      	sub	sp, #88	@ 0x58
 8008818:	4615      	mov	r5, r2
 800881a:	461e      	mov	r6, r3
 800881c:	da0d      	bge.n	800883a <__swhatbuf_r+0x2e>
 800881e:	89a3      	ldrh	r3, [r4, #12]
 8008820:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008824:	f04f 0100 	mov.w	r1, #0
 8008828:	bf14      	ite	ne
 800882a:	2340      	movne	r3, #64	@ 0x40
 800882c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008830:	2000      	movs	r0, #0
 8008832:	6031      	str	r1, [r6, #0]
 8008834:	602b      	str	r3, [r5, #0]
 8008836:	b016      	add	sp, #88	@ 0x58
 8008838:	bd70      	pop	{r4, r5, r6, pc}
 800883a:	466a      	mov	r2, sp
 800883c:	f000 f848 	bl	80088d0 <_fstat_r>
 8008840:	2800      	cmp	r0, #0
 8008842:	dbec      	blt.n	800881e <__swhatbuf_r+0x12>
 8008844:	9901      	ldr	r1, [sp, #4]
 8008846:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800884a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800884e:	4259      	negs	r1, r3
 8008850:	4159      	adcs	r1, r3
 8008852:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008856:	e7eb      	b.n	8008830 <__swhatbuf_r+0x24>

08008858 <__smakebuf_r>:
 8008858:	898b      	ldrh	r3, [r1, #12]
 800885a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800885c:	079d      	lsls	r5, r3, #30
 800885e:	4606      	mov	r6, r0
 8008860:	460c      	mov	r4, r1
 8008862:	d507      	bpl.n	8008874 <__smakebuf_r+0x1c>
 8008864:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008868:	6023      	str	r3, [r4, #0]
 800886a:	6123      	str	r3, [r4, #16]
 800886c:	2301      	movs	r3, #1
 800886e:	6163      	str	r3, [r4, #20]
 8008870:	b003      	add	sp, #12
 8008872:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008874:	ab01      	add	r3, sp, #4
 8008876:	466a      	mov	r2, sp
 8008878:	f7ff ffc8 	bl	800880c <__swhatbuf_r>
 800887c:	9f00      	ldr	r7, [sp, #0]
 800887e:	4605      	mov	r5, r0
 8008880:	4639      	mov	r1, r7
 8008882:	4630      	mov	r0, r6
 8008884:	f7fd fbc0 	bl	8006008 <_malloc_r>
 8008888:	b948      	cbnz	r0, 800889e <__smakebuf_r+0x46>
 800888a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800888e:	059a      	lsls	r2, r3, #22
 8008890:	d4ee      	bmi.n	8008870 <__smakebuf_r+0x18>
 8008892:	f023 0303 	bic.w	r3, r3, #3
 8008896:	f043 0302 	orr.w	r3, r3, #2
 800889a:	81a3      	strh	r3, [r4, #12]
 800889c:	e7e2      	b.n	8008864 <__smakebuf_r+0xc>
 800889e:	89a3      	ldrh	r3, [r4, #12]
 80088a0:	6020      	str	r0, [r4, #0]
 80088a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088a6:	81a3      	strh	r3, [r4, #12]
 80088a8:	9b01      	ldr	r3, [sp, #4]
 80088aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80088ae:	b15b      	cbz	r3, 80088c8 <__smakebuf_r+0x70>
 80088b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088b4:	4630      	mov	r0, r6
 80088b6:	f000 f81d 	bl	80088f4 <_isatty_r>
 80088ba:	b128      	cbz	r0, 80088c8 <__smakebuf_r+0x70>
 80088bc:	89a3      	ldrh	r3, [r4, #12]
 80088be:	f023 0303 	bic.w	r3, r3, #3
 80088c2:	f043 0301 	orr.w	r3, r3, #1
 80088c6:	81a3      	strh	r3, [r4, #12]
 80088c8:	89a3      	ldrh	r3, [r4, #12]
 80088ca:	431d      	orrs	r5, r3
 80088cc:	81a5      	strh	r5, [r4, #12]
 80088ce:	e7cf      	b.n	8008870 <__smakebuf_r+0x18>

080088d0 <_fstat_r>:
 80088d0:	b538      	push	{r3, r4, r5, lr}
 80088d2:	4d07      	ldr	r5, [pc, #28]	@ (80088f0 <_fstat_r+0x20>)
 80088d4:	2300      	movs	r3, #0
 80088d6:	4604      	mov	r4, r0
 80088d8:	4608      	mov	r0, r1
 80088da:	4611      	mov	r1, r2
 80088dc:	602b      	str	r3, [r5, #0]
 80088de:	f7f9 fc33 	bl	8002148 <_fstat>
 80088e2:	1c43      	adds	r3, r0, #1
 80088e4:	d102      	bne.n	80088ec <_fstat_r+0x1c>
 80088e6:	682b      	ldr	r3, [r5, #0]
 80088e8:	b103      	cbz	r3, 80088ec <_fstat_r+0x1c>
 80088ea:	6023      	str	r3, [r4, #0]
 80088ec:	bd38      	pop	{r3, r4, r5, pc}
 80088ee:	bf00      	nop
 80088f0:	200003f0 	.word	0x200003f0

080088f4 <_isatty_r>:
 80088f4:	b538      	push	{r3, r4, r5, lr}
 80088f6:	4d06      	ldr	r5, [pc, #24]	@ (8008910 <_isatty_r+0x1c>)
 80088f8:	2300      	movs	r3, #0
 80088fa:	4604      	mov	r4, r0
 80088fc:	4608      	mov	r0, r1
 80088fe:	602b      	str	r3, [r5, #0]
 8008900:	f7f9 fc32 	bl	8002168 <_isatty>
 8008904:	1c43      	adds	r3, r0, #1
 8008906:	d102      	bne.n	800890e <_isatty_r+0x1a>
 8008908:	682b      	ldr	r3, [r5, #0]
 800890a:	b103      	cbz	r3, 800890e <_isatty_r+0x1a>
 800890c:	6023      	str	r3, [r4, #0]
 800890e:	bd38      	pop	{r3, r4, r5, pc}
 8008910:	200003f0 	.word	0x200003f0

08008914 <_init>:
 8008914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008916:	bf00      	nop
 8008918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800891a:	bc08      	pop	{r3}
 800891c:	469e      	mov	lr, r3
 800891e:	4770      	bx	lr

08008920 <_fini>:
 8008920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008922:	bf00      	nop
 8008924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008926:	bc08      	pop	{r3}
 8008928:	469e      	mov	lr, r3
 800892a:	4770      	bx	lr
