

================================================================
== Vivado HLS Report for 'partb'
================================================================
* Date:           Fri Oct  5 01:05:19 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartB
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 3     |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 4     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 4.1  |    ?|    ?|         4|          1|          1|     ?|    yes   |
        |- Loop 5     |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      6|       -|      -|
|Expression       |        -|     12|       0|   1717|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       96|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    380|
|Register         |        0|      -|    1840|     64|
+-----------------+---------+-------+--------+-------+
|Total            |       96|     18|    1840|   2161|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       34|      8|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |partb_mac_muladd_bkb_U1  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mac_muladd_bkb_U2  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mac_muladd_bkb_U4  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mac_muladd_bkb_U5  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mac_muladd_bkb_U6  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mul_mul_8nscud_U3  |partb_mul_mul_8nscud  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    | Memory|   Module  | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    |A_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    |B_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    |C_i_U  |partb_C_i  |       32|  0|   0|  10000|   32|     1|       320000|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    |Total  |           |       96|  0|   0|  30000|   96|     3|       960000|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |bound4_fu_576_p2                 |     *    |      3|  0|  20|          32|          32|
    |bound_fu_475_p2                  |     *    |      3|  0|  20|          32|          32|
    |tmp_20_1_fu_838_p2               |     *    |      3|  0|  20|          32|          32|
    |tmp_25_fu_834_p2                 |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_463_p2                    |     +    |      0|  0|  38|           1|          31|
    |i_2_fu_530_p2                    |     +    |      0|  0|  38|           1|          31|
    |i_3_fu_602_p2                    |     +    |      0|  0|  38|           1|          31|
    |i_4_fu_662_p2                    |     +    |      0|  0|  38|           1|          31|
    |i_5_fu_877_p2                    |     +    |      0|  0|  38|           1|          31|
    |indvar_flatten_next1_fu_596_p2   |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next2_fu_871_p2   |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next3_fu_656_p2   |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next_fu_524_p2    |     +    |      0|  0|  71|          64|           1|
    |j_1_fu_490_p2                    |     +    |      0|  0|  38|          31|           1|
    |j_2_fu_560_p2                    |     +    |      0|  0|  38|           1|          31|
    |j_3_fu_632_p2                    |     +    |      0|  0|  38|           1|          31|
    |j_4_fu_852_p2                    |     +    |      0|  0|  38|          31|           1|
    |j_5_fu_907_p2                    |     +    |      0|  0|  38|           1|          31|
    |k_1_1_fu_828_p2                  |     +    |      0|  0|  39|           2|          32|
    |nA_op_op_fu_708_p2               |     +    |      0|  0|  39|           1|          32|
    |next_mul_fu_448_p2               |     +    |      0|  0|  45|           7|          38|
    |sum_1_1_fu_847_p2                |     +    |      0|  0|  39|          32|          32|
    |sum_1_fu_842_p2                  |     +    |      0|  0|  39|          32|          32|
    |tmp_14_fu_691_p2                 |     +    |      0|  0|  21|          15|          15|
    |tmp_22_fu_785_p2                 |     +    |      0|  0|  21|          15|          15|
    |tmp_27_fu_814_p2                 |     +    |      0|  0|  21|          15|          15|
    |tmp_5_fu_500_p2                  |     +    |      0|  0|  21|          15|          15|
    |p_neg_t_fu_736_p2                |     -    |      0|  0|  38|           1|          31|
    |exitcond_flatten1_fu_591_p2      |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten2_fu_651_p2      |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten3_fu_866_p2      |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten_fu_519_p2       |   icmp   |      0|  0|  29|          64|          64|
    |tmp_12_fu_646_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_16_fu_861_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_17_1_fu_805_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_485_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_37_fu_776_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_6_fu_586_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_fu_514_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_458_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |ap_predicate_tran18to19_state15  |    or    |      0|  0|   2|           1|           1|
    |k_1_s_fu_799_p2                  |    or    |      0|  0|  32|          32|           1|
    |j2_mid2_fu_536_p3                |  select  |      0|  0|  31|           1|          31|
    |j4_mid2_fu_608_p3                |  select  |      0|  0|  31|           1|          31|
    |j6_mid2_fu_680_p3                |  select  |      0|  0|  31|           1|          31|
    |j8_mid2_fu_883_p3                |  select  |      0|  0|  31|           1|          31|
    |tmp_12_mid2_v_fu_668_p3          |  select  |      0|  0|  31|           1|          31|
    |tmp_16_mid2_v_fu_891_p3          |  select  |      0|  0|  31|           1|          31|
    |tmp_34_fu_752_p3                 |  select  |      0|  0|  31|           1|          31|
    |tmp_35_fu_760_p3                 |  select  |      0|  0|  31|           1|           1|
    |tmp_5_mid2_v_fu_616_p3           |  select  |      0|  0|  31|           1|          31|
    |tmp_7_mid2_v_fu_544_p3           |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1          |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1          |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1          |    xor   |      0|  0|   2|           2|           1|
    |p_neg_fu_721_p2                  |    xor   |      0|  0|  32|          32|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |     12|  0|1717|        1186|        1446|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |A_i_address0                 |  15|          3|   14|         42|
    |B_i_address0                 |  15|          3|   14|         42|
    |C_i_address0                 |  21|          4|   14|         56|
    |C_i_d0                       |  15|          3|   32|         96|
    |ap_NS_fsm                    |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1      |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter3      |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2      |   9|          2|    1|          2|
    |ap_phi_mux_i1_phi_fu_292_p4  |   9|          2|   31|         62|
    |ap_phi_mux_i3_phi_fu_325_p4  |   9|          2|   31|         62|
    |ap_phi_mux_i7_phi_fu_426_p4  |   9|          2|   31|         62|
    |i1_reg_288                   |   9|          2|   31|         62|
    |i3_reg_321                   |   9|          2|   31|         62|
    |i5_reg_354                   |   9|          2|   31|         62|
    |i7_reg_422                   |   9|          2|   31|         62|
    |i_reg_244                    |   9|          2|   31|         62|
    |indvar_flatten1_reg_310      |   9|          2|   64|        128|
    |indvar_flatten2_reg_343      |   9|          2|   64|        128|
    |indvar_flatten3_reg_411      |   9|          2|   64|        128|
    |indvar_flatten_reg_277       |   9|          2|   64|        128|
    |j2_reg_299                   |   9|          2|   31|         62|
    |j4_reg_332                   |   9|          2|   31|         62|
    |j6_reg_365                   |   9|          2|   31|         62|
    |j8_reg_433                   |   9|          2|   31|         62|
    |j_reg_266                    |   9|          2|   31|         62|
    |k_reg_377                    |   9|          2|   32|         64|
    |phi_mul_reg_255              |   9|          2|   38|         76|
    |sum_lcssa_reg_400            |   9|          2|   32|         64|
    |sum_reg_388                  |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 380|         84|  874|       1851|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |A_i_load_1_reg_1209                       |  32|   0|   32|          0|
    |A_i_load_reg_1199                         |  32|   0|   32|          0|
    |B_i_load_1_reg_1214                       |  32|   0|   32|          0|
    |B_i_load_reg_1204                         |  32|   0|   32|          0|
    |C_i_addr_1_reg_1156                       |  14|   0|   14|          0|
    |ap_CS_fsm                                 |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                   |   1|   0|    1|          0|
    |bound4_reg_1078                           |  64|   0|   64|          0|
    |bound_reg_1016                            |  64|   0|   64|          0|
    |exitcond_flatten1_reg_1085                |   1|   0|    1|          0|
    |exitcond_flatten3_reg_1244                |   1|   0|    1|          0|
    |exitcond_flatten3_reg_1244_pp3_iter1_reg  |   1|   0|    1|          0|
    |exitcond_flatten_reg_1039                 |   1|   0|    1|          0|
    |exitcond_flatten_reg_1039_pp0_iter1_reg   |   1|   0|    1|          0|
    |i1_reg_288                                |  31|   0|   31|          0|
    |i3_reg_321                                |  31|   0|   31|          0|
    |i5_reg_354                                |  31|   0|   31|          0|
    |i7_reg_422                                |  31|   0|   31|          0|
    |i_1_reg_1011                              |  31|   0|   31|          0|
    |i_reg_244                                 |  31|   0|   31|          0|
    |indvar_flatten1_reg_310                   |  64|   0|   64|          0|
    |indvar_flatten2_reg_343                   |  64|   0|   64|          0|
    |indvar_flatten3_reg_411                   |  64|   0|   64|          0|
    |indvar_flatten_next3_reg_1123             |  64|   0|   64|          0|
    |indvar_flatten_reg_277                    |  64|   0|   64|          0|
    |j2_reg_299                                |  31|   0|   31|          0|
    |j4_reg_332                                |  31|   0|   31|          0|
    |j6_mid2_reg_1145                          |  31|   0|   31|          0|
    |j6_reg_365                                |  31|   0|   31|          0|
    |j8_reg_433                                |  31|   0|   31|          0|
    |j_1_reg_1024                              |  31|   0|   31|          0|
    |j_reg_266                                 |  31|   0|   31|          0|
    |k_reg_377                                 |  32|   0|   32|          0|
    |next_mul_reg_1002                         |  38|   0|   38|          0|
    |phi_mul_reg_255                           |  38|   0|   38|          0|
    |sum_lcssa_reg_400                         |  32|   0|   32|          0|
    |sum_reg_388                               |  32|   0|   32|          0|
    |tmp_11_reg_1058                           |  15|   0|   15|          0|
    |tmp_12_mid2_v_reg_1128                    |  31|   0|   31|          0|
    |tmp_12_reg_1114                           |   1|   0|    1|          0|
    |tmp_13_reg_1138                           |  15|   0|   15|          0|
    |tmp_15_reg_1099                           |  15|   0|   15|          0|
    |tmp_16_mid2_v_reg_1253                    |  31|   0|   31|          0|
    |tmp_17_1_reg_1180                         |   1|   0|    1|          0|
    |tmp_18_reg_1104                           |  15|   0|   15|          0|
    |tmp_1_reg_997                             |  15|   0|   15|          0|
    |tmp_20_1_reg_1224                         |  32|   0|   32|          0|
    |tmp_20_reg_1133                           |  15|   0|   15|          0|
    |tmp_21_cast_reg_1273                      |  64|   0|   64|          0|
    |tmp_23_reg_1150                           |  15|   0|   15|          0|
    |tmp_25_reg_1219                           |  32|   0|   32|          0|
    |tmp_36_reg_1161                           |  31|   0|   32|          1|
    |tmp_37_reg_1166                           |   1|   0|    1|          0|
    |tmp_38_reg_1258                           |  15|   0|   15|          0|
    |tmp_39_reg_1263                           |  15|   0|   15|          0|
    |tmp_4_reg_1053                            |  15|   0|   15|          0|
    |tmp_5_cast_reg_1029                       |  15|   0|   64|         49|
    |tmp_5_mid2_v_reg_1094                     |  31|   0|   31|          0|
    |tmp_7_mid2_v_reg_1048                     |  31|   0|   31|          0|
    |tmp_9_cast_reg_1068                       |  64|   0|   64|          0|
    |tmp_17_1_reg_1180                         |  64|  32|    1|          0|
    |tmp_37_reg_1166                           |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1840|  64| 1764|         50|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     partb    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     partb    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     partb    | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|mA          |  in |   32|   ap_none  |      mA      |    scalar    |
|nA          |  in |   32|   ap_none  |      nA      |    scalar    |
|mB          |  in |   32|   ap_none  |      mB      |    scalar    |
|nB          |  in |   32|   ap_none  |      nB      |    scalar    |
|mC          |  in |   32|   ap_none  |      mC      |    scalar    |
|nC          |  in |   32|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

