16:50:53 DEBUG : Logs will be stored at 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/IDE.log'.
16:50:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Workspace\2024-2\soc\final_project\matmul_vitis\temp_xsdb_launch_script.tcl
16:50:58 INFO  : Registering command handlers for Vitis TCF services
16:50:58 INFO  : Platform repository initialization has completed.
16:51:00 INFO  : XSCT server has started successfully.
16:51:00 INFO  : plnx-install-location is set to ''
16:51:00 INFO  : Successfully done setting XSCT server connection channel  
16:51:00 INFO  : Successfully done query RDI_DATADIR 
16:51:00 INFO  : Successfully done setting workspace for the tool. 
17:02:01 INFO  : Result from executing command 'getProjects': matmul_platform
17:02:01 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:03:17 INFO  : Result from executing command 'getProjects': matmul_platform
17:03:17 INFO  : Result from executing command 'getPlatforms': matmul_platform|D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/matmul_platform.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:04:03 INFO  : Checking for BSP changes to sync application flags for project 'matmul'...
17:04:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:24 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884B9' is selected.
17:04:24 INFO  : 'jtag frequency' command is executed.
17:04:24 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:04:24 INFO  : Context for 'APU' is selected.
17:04:25 INFO  : System reset is completed.
17:04:28 INFO  : 'after 3000' command is executed.
17:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884B9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884B9-14710093-0"}' command is executed.
17:04:33 INFO  : Device configured successfully with "D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/_ide/bitstream/design_1_wrapper.bit"
17:04:33 INFO  : Context for 'APU' is selected.
17:04:33 INFO  : Hardware design and registers information is loaded from 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/hw/design_1_wrapper.xsa'.
17:04:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:33 INFO  : Context for 'APU' is selected.
17:04:33 INFO  : Boot mode is read from the target.
17:04:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:04:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:04:34 INFO  : The application 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/sw/matmul_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:04:34 INFO  : 'set bp_4_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:04:35 INFO  : 'con -block -timeout 60' command is executed.
17:04:35 INFO  : 'bpremove $bp_4_34_fsbl_bp' command is executed.
17:04:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:04:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:04:37 INFO  : The application 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/Debug/matmul.elf' is downloaded to processor 'psu_cortexa53_0'.
17:04:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884B9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884B9-14710093-0"}
fpga -file D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/sw/matmul_platform/boot/fsbl.elf
set bp_4_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/Debug/matmul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:04:37 INFO  : 'con' command is executed.
17:04:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:04:37 INFO  : Launch script is exported to file 'D:\Workspace\2024-2\soc\final_project\matmul_vitis\matmul_system\_ide\scripts\debugger_matmul-default.tcl'
17:24:06 INFO  : Disconnected from the channel tcfchan#2.
17:25:20 DEBUG : Logs will be stored at 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/IDE.log'.
17:25:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Workspace\2024-2\soc\final_project\matmul_vitis\temp_xsdb_launch_script.tcl
17:25:24 INFO  : Platform repository initialization has completed.
17:25:24 INFO  : XSCT server has started successfully.
17:25:24 INFO  : Registering command handlers for Vitis TCF services
17:25:24 INFO  : Successfully done setting XSCT server connection channel  
17:25:24 INFO  : plnx-install-location is set to ''
17:25:24 INFO  : Successfully done setting workspace for the tool. 
17:25:24 INFO  : Successfully done query RDI_DATADIR 
17:25:43 INFO  : Result from executing command 'removePlatformRepo': 
17:27:02 INFO  : Result from executing command 'getProjects': matmul_platform
17:27:02 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:27:09 INFO  : Checking for BSP changes to sync application flags for project 'matmul'...
17:27:17 INFO  : Checking for BSP changes to sync application flags for project 'matmul'...
17:27:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:35 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884B9' is selected.
17:27:35 INFO  : 'jtag frequency' command is executed.
17:27:35 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:27:35 INFO  : Context for 'APU' is selected.
17:27:35 INFO  : System reset is completed.
17:27:38 INFO  : 'after 3000' command is executed.
17:27:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884B9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884B9-14710093-0"}' command is executed.
17:27:43 INFO  : Device configured successfully with "D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/_ide/bitstream/design_1_wrapper.bit"
17:27:43 INFO  : Context for 'APU' is selected.
17:27:43 INFO  : Hardware design and registers information is loaded from 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/hw/design_1_wrapper.xsa'.
17:27:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:43 INFO  : Context for 'APU' is selected.
17:27:43 INFO  : Boot mode is read from the target.
17:27:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:27:44 INFO  : The application 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/sw/matmul_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:27:44 INFO  : 'set bp_27_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:27:45 INFO  : 'con -block -timeout 60' command is executed.
17:27:45 INFO  : 'bpremove $bp_27_44_fsbl_bp' command is executed.
17:27:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:27:46 INFO  : The application 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/Debug/matmul.elf' is downloaded to processor 'psu_cortexa53_0'.
17:27:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884B9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884B9-14710093-0"}
fpga -file D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/sw/matmul_platform/boot/fsbl.elf
set bp_27_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/Debug/matmul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:46 INFO  : 'con' command is executed.
17:27:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:27:46 INFO  : Launch script is exported to file 'D:\Workspace\2024-2\soc\final_project\matmul_vitis\matmul_system\_ide\scripts\debugger_matmul-default.tcl'
17:30:56 INFO  : Disconnected from the channel tcfchan#3.
13:18:44 DEBUG : Logs will be stored at 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/IDE.log'.
13:18:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Workspace\2024-2\soc\final_project\matmul_vitis\temp_xsdb_launch_script.tcl
13:18:48 INFO  : Registering command handlers for Vitis TCF services
13:18:48 INFO  : Platform repository initialization has completed.
13:18:50 INFO  : XSCT server has started successfully.
13:18:55 INFO  : plnx-install-location is set to ''
13:18:55 INFO  : Successfully done setting XSCT server connection channel  
13:18:55 INFO  : Successfully done query RDI_DATADIR 
13:18:55 INFO  : Successfully done setting workspace for the tool. 
16:22:14 DEBUG : Logs will be stored at 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/IDE.log'.
16:22:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Workspace\2024-2\soc\final_project\matmul_vitis\temp_xsdb_launch_script.tcl
16:22:17 INFO  : XSCT server has started successfully.
16:22:17 INFO  : Successfully done setting XSCT server connection channel  
16:22:17 INFO  : plnx-install-location is set to ''
16:22:17 INFO  : Successfully done setting workspace for the tool. 
16:22:17 INFO  : Registering command handlers for Vitis TCF services
16:22:17 INFO  : Successfully done query RDI_DATADIR 
16:22:18 INFO  : Platform repository initialization has completed.
16:22:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:51 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884B9' is selected.
16:22:51 INFO  : 'jtag frequency' command is executed.
16:22:51 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:22:51 INFO  : Context for 'APU' is selected.
16:22:51 INFO  : System reset is completed.
16:22:54 INFO  : 'after 3000' command is executed.
16:22:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884B9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884B9-14710093-0"}' command is executed.
16:22:59 INFO  : Device configured successfully with "D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/_ide/bitstream/design_1_wrapper.bit"
16:22:59 INFO  : Context for 'APU' is selected.
16:22:59 INFO  : Hardware design and registers information is loaded from 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/hw/design_1_wrapper.xsa'.
16:22:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:59 INFO  : Context for 'APU' is selected.
16:22:59 INFO  : Boot mode is read from the target.
16:22:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:23:00 INFO  : The application 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/sw/matmul_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:23:01 INFO  : 'set bp_23_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:23:02 INFO  : 'con -block -timeout 60' command is executed.
16:23:02 INFO  : 'bpremove $bp_23_0_fsbl_bp' command is executed.
16:23:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:23:03 INFO  : The application 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/Debug/matmul.elf' is downloaded to processor 'psu_cortexa53_0'.
16:23:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884B9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884B9-14710093-0"}
fpga -file D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/sw/matmul_platform/boot/fsbl.elf
set bp_23_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/Debug/matmul.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:03 INFO  : 'con' command is executed.
16:23:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:23:03 INFO  : Launch script is exported to file 'D:\Workspace\2024-2\soc\final_project\matmul_vitis\matmul_system\_ide\scripts\debugger_matmul-default.tcl'
17:30:56 INFO  : Disconnected from the channel tcfchan#1.
17:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:31:06 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:21 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884B9' is selected.
17:31:21 INFO  : 'jtag frequency' command is executed.
17:31:21 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:31:21 INFO  : Context for 'APU' is selected.
17:31:21 INFO  : System reset is completed.
17:31:24 INFO  : 'after 3000' command is executed.
17:31:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884B9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884B9-14710093-0"}' command is executed.
17:31:29 INFO  : Device configured successfully with "D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/_ide/bitstream/design_1_wrapper.bit"
17:31:29 INFO  : Context for 'APU' is selected.
17:31:36 INFO  : Hardware design and registers information is loaded from 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/hw/design_1_wrapper.xsa'.
17:31:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:36 INFO  : Context for 'APU' is selected.
17:31:36 INFO  : Boot mode is read from the target.
17:31:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:31:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:31:37 INFO  : The application 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/sw/matmul_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:31:37 INFO  : 'set bp_31_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:31:38 INFO  : 'con -block -timeout 60' command is executed.
17:31:38 INFO  : 'bpremove $bp_31_37_fsbl_bp' command is executed.
17:31:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:31:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:31:39 INFO  : The application 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/Debug/matmul.elf' is downloaded to processor 'psu_cortexa53_0'.
17:31:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884B9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884B9-14710093-0"}
fpga -file D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul_platform/export/matmul_platform/sw/matmul_platform/boot/fsbl.elf
set bp_31_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Workspace/2024-2/soc/final_project/matmul_vitis/matmul/Debug/matmul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:31:39 INFO  : 'con' command is executed.
17:31:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:31:39 INFO  : Launch script is exported to file 'D:\Workspace\2024-2\soc\final_project\matmul_vitis\matmul_system\_ide\scripts\debugger_matmul-default.tcl'
17:41:48 INFO  : Disconnected from the channel tcfchan#2.
23:22:37 DEBUG : Logs will be stored at 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/IDE.log'.
23:22:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Workspace\2024-2\soc\final_project\matmul_vitis\temp_xsdb_launch_script.tcl
23:22:41 INFO  : Registering command handlers for Vitis TCF services
23:22:41 INFO  : Platform repository initialization has completed.
23:22:43 INFO  : XSCT server has started successfully.
23:22:51 INFO  : plnx-install-location is set to ''
23:22:51 INFO  : Successfully done setting XSCT server connection channel  
23:22:51 INFO  : Successfully done query RDI_DATADIR 
23:22:51 INFO  : Successfully done setting workspace for the tool. 
23:23:21 DEBUG : Logs will be stored at 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/IDE.log'.
23:23:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Workspace\2024-2\soc\final_project\matmul_vitis\temp_xsdb_launch_script.tcl
23:23:24 INFO  : XSCT server has started successfully.
23:23:24 INFO  : Successfully done setting XSCT server connection channel  
23:23:24 INFO  : plnx-install-location is set to ''
23:23:24 INFO  : Successfully done setting workspace for the tool. 
23:23:25 INFO  : Successfully done query RDI_DATADIR 
23:23:25 INFO  : Platform repository initialization has completed.
23:23:25 INFO  : Registering command handlers for Vitis TCF services
23:23:38 INFO  : Result from executing command 'removePlatformRepo': 
23:24:13 DEBUG : Logs will be stored at 'D:/Workspace/2024-2/soc/final_project/matmul_vitis/IDE.log'.
23:24:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Workspace\2024-2\soc\final_project\matmul_vitis\temp_xsdb_launch_script.tcl
23:24:16 INFO  : XSCT server has started successfully.
23:24:16 INFO  : plnx-install-location is set to ''
23:24:16 INFO  : Successfully done setting XSCT server connection channel  
23:24:16 INFO  : Successfully done setting workspace for the tool. 
23:24:16 INFO  : Successfully done query RDI_DATADIR 
23:24:16 INFO  : Platform repository initialization has completed.
23:24:17 INFO  : Registering command handlers for Vitis TCF services
