[[psp_csrs_eh1_ref]]
= psp_csrs_eh1

|=======================
| file | psp_csrs_eh1.h
| author | Nati Rapaport
| Date  |   28.01.2020
|=======================

== Definitions
Definitions of CSR addresses specific to EH1

=== Non standard CSRs
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 

| D_PSP_MRAC_NUM       | 0x7C0   | Region access control  
| D_PSP_MGPMC_NUM      | 0x7D0   | Group performance monitor control  
| D_PSP_MICECT_NUM     | 0x7F0   | I-cache error counter/threshold 
| D_PSP_MICCMECT_NUM   | 0x7F1   | ICCM correctable error counter/threshold  
| D_PSP_MDCCMECT_NUM   | 0x7F2   | DCCM correctable error counter/threshold  
| D_PSP_MCGC_NUM       | 0x7F8   | Clock gating control  
| D_PSP_MFDC_NUM       | 0x7F9   | Feature disable control  
| D_PSP_MDEAU_NUM      | 0xBC0   | D-Bus error address unlock  
| D_PSP_MDSEAC_NUM     | 0xFC0   | D-bus first error address capture  
|===================================


=== PIC CSRs in the CSR address space
==== meipt CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_MEIPT_NUM              | 0xBC9       | External interrupts priority threshold 
| D_PSP_MEIPT_PRITHRESH_MASK    | 0x0000000F | bits 0..3 
|===================================

==== meivt CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_MEIVT_NUM              | 0xBC8       | External interrupts vector table
| D_PSP_MEIVT_BASE_MASK         | 0xFFFFFC00 | bits 10..31
|===================================


==== meihap CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_MEIHAP_NUM             | 0xFC8      | External interrupts handler address pointer
| D_PSP_MEIHAP_CLAIMID_MASK    | 0x000003FC | bits 2..9
| D_PSP_MEIHAP_BASE_MASK       | 0xFFFFFC00 | bits 10..31 
|===================================


==== meicpct CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_MEICPCT_NUM            | 0xBCA      | External interrupts claim ID / priority level capture trigger
| D_PSP_MEICPCT_CAPTURE_MASK   | 0x1        | Write '1' to capture currently highest-priority interrupt and its corresponding priority level
|===================================



==== meicidpl CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_MEICIDPL_NUM           | 0xBCB      | External interrupts claim IDs priority level
| D_PSP_MEICIDPL_CLIDPRI_MASK  | 0x0000000F | bits 0..3
|===================================


==== meicurpl CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_MEICURPL_NUM           | 0xBCC      | External interrupts current priority level
| D_PSP_MEICURPL_CURRPRI_MASK  | 0x0000000F |bits 0..3
|===================================

=== PIC memory mapped registers#


==== meipl CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_PIC_MEIPL_OFFSET      | 0x0000 |
| D_PSP_MEIPL_ADDR            | PSP_PIC_BASE_ADDRESS + D_PSP_PIC_MEIPL_OFFSET  | External interrupts priority level
| D_PSP_MEIPL_PRIORITY_MASK   | 0x0000000F | bits 0..3 
|===================================


==== meip CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_PIC_MEIP_OFFSET       | 0x1000 |
| D_PSP_MEIP_ADDR             | PSP_PIC_BASE_ADDRESS + D_PSP_PIC_MEIP_OFFSET  | External interrupts pending
|===================================


==== meip CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| PSP_PIC_MEIE_OFFSET       | 0x2000 |
| PSP_PIC_MEIE_ADDR         | PSP_PIC_BASE_ADDRESS + D_PSP_PIC_MEIE_OFFSET  | External interrupts enable register
| PSP_MEIE_INT_EN_MASK      | 0x00000001 | bit 0
|===================================

==== mpiccfg CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_PIC_MPICCFG_OFFSET    | 0x3000 |
| D_PSP_PIC_MPICCFG_ADDR      | PSP_PIC_BASE_ADDRESS + D_PSP_PIC_MPICCFG_OFFSET |PIC configuration
| D_PSP_MPICCFG_PRIORD_MASK   | 0x00000001 | bit 0
|===================================

==== meigwctrl CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_PIC_MEIGWCTRL_OFFSET           | 0x4000 |
| D_PSP_PIC_MEIGWCTRL_ADDR             | PSP_PIC_BASE_ADDRESS + D_PSP_PIC_MEIGWCTRL_OFFSET  | External interrupts gateway configuration
| D_PSP_MEIGWCTRL_POLARITY_BIT_OFFSET  | 0 | bit 0
| D_PSP_MEIGWCTRL_TYPE_BIT_OFFSET      | 1 | bit 1
|===================================

==== meigwclr CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_PIC_MEIGWCLR_OFFSET   | 0x5000 |
| D_PSP_PIC_MEIGWCLR_ADDR     | PSP_PIC_BASE_ADDRESS + D_PSP_PIC_MEIGWCLR_OFFSET  | External interrupts gateway clear
|===================================

=== TIMER0 and TIMER1 CSRs
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_MITCNT0_NUM            | 0x7D2   |Internal timer counter 0
| D_PSP_MITBND0_NUM            | 0x7D3   | Internal timer bound 0
| D_PSP_MITCNT1_NUM            | 0x7D5   | Internal timer counter 1
| D_PSP_MITBND1_NUM            | 0x7D6   | Internal timer bound 1
| D_PSP_MITCTL0_NUM            | 0x7D4   | Internal timer control 0
| D_PSP_MITCTL1_NUM            | 0x7D7   | Internal timer control 1 
| D_PSP_MITCTL_PAUSE_EN_MASK   | 0x00000004 | bit #2
| D_PSP_MITCTL_HALT_EN_MASK    | 0x00000002 | bit #1
| D_PSP_MITCTL_EN_MASK         | 0x00000001 | bit #0 
|===================================

=== EH1 specific fields in standard MIE and MIP CSRs
==== mie CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_MIE_TIMER1_INT_ENABLE_MASK    | 0x10000000  |TIMER1 interrupt enable - bit 28
| D_PSP_MIE_TIMER0_INT_ENABLE_MASK    | 0x20000000  |TIMER0 interrupt enable - bit 29
| D_PSP_MIE_CORR_ERR_INT_ENABLE_MASK  | 0x40000000  |Correctable Error Counter interrupt enable - bit 30
|===================================

==== mip CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_MIE_TIMER1_INT_PENDING_MASK    | 0x10000000 | TIMER1 interrupt pending - bit 28
| D_PSP_MIE_TIMER0_INT_PENDING_MASK    | 0x20000000 | TIMER0 interrupt pending - bit 29
| D_PSP_MIE_CORR_ERR_INT_PENDING_MASK  | 0x40000000 | Correctable Error Counter interrupt pending - bit 30
|===================================


=== Performance Monitor CSR
==== mgpmc CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_MGPMC_NUM     | 0x7D0 |
| D_PSP_MGMPC_MASK    | 0x00000001 | Performance Monitor enable/disable
|===================================


=== Correctable-Error counter CSRs
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_CORR_ERR_THRESH_SHIFT  | 0xF8000000 | Threshold Field - common in all 3 CSRs
| D_PSP_CORR_ERR_COUNTER | 0x7FFFFFF | Counter Field - common in all 3 CSRs
|===================================

==== micect CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_MICECT_NUM     | 0x7F0   | I-cache error counter/threshold
|===================================

==== miccmect CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_MICCMECT_NUM   | 0x7F1   | ICCM correctable error counter/threshold
|===================================

==== mdccmect CSR
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_MDCCMECT_NUM   | 0x7F2   | DCCM correctable error counter/threshold
|===================================

=== Power management CSRs
==== SweRV EHX1 (all versions)
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_MCPC_NUM         | 0x7C2   | Core pause control
| D_PSP_MPMC_NUM         | 0x7C6   | Power management control
| D_PSP_MPMC_HALT_MASK   | 0x1     | Transition to Halted (pmu/fw-halt) state - bit 0
|===================================

==== SweRV EHX1 (version 1.0 and higher)
D_EHX1_VER_1_0  - 'haltie' feature is added to SweRV EHX1 from version 1.0 only
[%hardbreaks]
|===================================
| *Definition* | *Value* | *Comment* 
| D_PSP_MCPC_NUM         | 0x7C2   | Core pause control
| D_PSP_MPMC_NUM         | 0x7C6   | Power management control
| D_PSP_MPMC_HALT_MASK   | 0x1     | Transition to Halted (pmu/fw-halt) state - bit 0
| D_PSP_MPMC_HALTIE_MASK | 0x2     | Control interrupt enable (i.e., mie bit of mstatus CSR) when transitioning to Halted - bit 1
|===================================


