
Nucleo_config.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051e0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  0800529c  0800529c  0001529c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005348  08005348  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08005348  08005348  00015348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005350  08005350  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005350  08005350  00015350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005354  08005354  00015354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005358  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000908  20000010  08005368  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000918  08005368  00020918  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011c8d  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025e7  00000000  00000000  00031cc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f48  00000000  00000000  000342b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e60  00000000  00000000  000351f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a40  00000000  00000000  00036058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011f2e  00000000  00000000  0004ea98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a032c  00000000  00000000  000609c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00100cf2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003718  00000000  00000000  00100d44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000010 	.word	0x20000010
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005284 	.word	0x08005284

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000014 	.word	0x20000014
 8000100:	08005284 	.word	0x08005284

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	; (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	; (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	469b      	mov	fp, r3
 8000466:	d433      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000468:	465a      	mov	r2, fp
 800046a:	4653      	mov	r3, sl
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83a      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e078      	b.n	8000574 <__udivmoddi4+0x144>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e075      	b.n	800057a <__udivmoddi4+0x14a>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e028      	b.n	80004fa <__udivmoddi4+0xca>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	2320      	movs	r3, #32
 80004d4:	1a9b      	subs	r3, r3, r2
 80004d6:	4652      	mov	r2, sl
 80004d8:	40da      	lsrs	r2, r3
 80004da:	4641      	mov	r1, r8
 80004dc:	0013      	movs	r3, r2
 80004de:	464a      	mov	r2, r9
 80004e0:	408a      	lsls	r2, r1
 80004e2:	0017      	movs	r7, r2
 80004e4:	4642      	mov	r2, r8
 80004e6:	431f      	orrs	r7, r3
 80004e8:	4653      	mov	r3, sl
 80004ea:	4093      	lsls	r3, r2
 80004ec:	001e      	movs	r6, r3
 80004ee:	42af      	cmp	r7, r5
 80004f0:	d9c4      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f2:	2200      	movs	r2, #0
 80004f4:	2300      	movs	r3, #0
 80004f6:	9200      	str	r2, [sp, #0]
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	4643      	mov	r3, r8
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d0d9      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000500:	07fb      	lsls	r3, r7, #31
 8000502:	0872      	lsrs	r2, r6, #1
 8000504:	431a      	orrs	r2, r3
 8000506:	4646      	mov	r6, r8
 8000508:	087b      	lsrs	r3, r7, #1
 800050a:	e00e      	b.n	800052a <__udivmoddi4+0xfa>
 800050c:	42ab      	cmp	r3, r5
 800050e:	d101      	bne.n	8000514 <__udivmoddi4+0xe4>
 8000510:	42a2      	cmp	r2, r4
 8000512:	d80c      	bhi.n	800052e <__udivmoddi4+0xfe>
 8000514:	1aa4      	subs	r4, r4, r2
 8000516:	419d      	sbcs	r5, r3
 8000518:	2001      	movs	r0, #1
 800051a:	1924      	adds	r4, r4, r4
 800051c:	416d      	adcs	r5, r5
 800051e:	2100      	movs	r1, #0
 8000520:	3e01      	subs	r6, #1
 8000522:	1824      	adds	r4, r4, r0
 8000524:	414d      	adcs	r5, r1
 8000526:	2e00      	cmp	r6, #0
 8000528:	d006      	beq.n	8000538 <__udivmoddi4+0x108>
 800052a:	42ab      	cmp	r3, r5
 800052c:	d9ee      	bls.n	800050c <__udivmoddi4+0xdc>
 800052e:	3e01      	subs	r6, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2e00      	cmp	r6, #0
 8000536:	d1f8      	bne.n	800052a <__udivmoddi4+0xfa>
 8000538:	9800      	ldr	r0, [sp, #0]
 800053a:	9901      	ldr	r1, [sp, #4]
 800053c:	465b      	mov	r3, fp
 800053e:	1900      	adds	r0, r0, r4
 8000540:	4169      	adcs	r1, r5
 8000542:	2b00      	cmp	r3, #0
 8000544:	db24      	blt.n	8000590 <__udivmoddi4+0x160>
 8000546:	002b      	movs	r3, r5
 8000548:	465a      	mov	r2, fp
 800054a:	4644      	mov	r4, r8
 800054c:	40d3      	lsrs	r3, r2
 800054e:	002a      	movs	r2, r5
 8000550:	40e2      	lsrs	r2, r4
 8000552:	001c      	movs	r4, r3
 8000554:	465b      	mov	r3, fp
 8000556:	0015      	movs	r5, r2
 8000558:	2b00      	cmp	r3, #0
 800055a:	db2a      	blt.n	80005b2 <__udivmoddi4+0x182>
 800055c:	0026      	movs	r6, r4
 800055e:	409e      	lsls	r6, r3
 8000560:	0033      	movs	r3, r6
 8000562:	0026      	movs	r6, r4
 8000564:	4647      	mov	r7, r8
 8000566:	40be      	lsls	r6, r7
 8000568:	0032      	movs	r2, r6
 800056a:	1a80      	subs	r0, r0, r2
 800056c:	4199      	sbcs	r1, r3
 800056e:	9000      	str	r0, [sp, #0]
 8000570:	9101      	str	r1, [sp, #4]
 8000572:	e79f      	b.n	80004b4 <__udivmoddi4+0x84>
 8000574:	42a3      	cmp	r3, r4
 8000576:	d8bc      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 8000578:	e783      	b.n	8000482 <__udivmoddi4+0x52>
 800057a:	4642      	mov	r2, r8
 800057c:	2320      	movs	r3, #32
 800057e:	2100      	movs	r1, #0
 8000580:	1a9b      	subs	r3, r3, r2
 8000582:	2200      	movs	r2, #0
 8000584:	9100      	str	r1, [sp, #0]
 8000586:	9201      	str	r2, [sp, #4]
 8000588:	2201      	movs	r2, #1
 800058a:	40da      	lsrs	r2, r3
 800058c:	9201      	str	r2, [sp, #4]
 800058e:	e786      	b.n	800049e <__udivmoddi4+0x6e>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	002a      	movs	r2, r5
 8000598:	4646      	mov	r6, r8
 800059a:	409a      	lsls	r2, r3
 800059c:	0023      	movs	r3, r4
 800059e:	40f3      	lsrs	r3, r6
 80005a0:	4644      	mov	r4, r8
 80005a2:	4313      	orrs	r3, r2
 80005a4:	002a      	movs	r2, r5
 80005a6:	40e2      	lsrs	r2, r4
 80005a8:	001c      	movs	r4, r3
 80005aa:	465b      	mov	r3, fp
 80005ac:	0015      	movs	r5, r2
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	dad4      	bge.n	800055c <__udivmoddi4+0x12c>
 80005b2:	4642      	mov	r2, r8
 80005b4:	002f      	movs	r7, r5
 80005b6:	2320      	movs	r3, #32
 80005b8:	0026      	movs	r6, r4
 80005ba:	4097      	lsls	r7, r2
 80005bc:	1a9b      	subs	r3, r3, r2
 80005be:	40de      	lsrs	r6, r3
 80005c0:	003b      	movs	r3, r7
 80005c2:	4333      	orrs	r3, r6
 80005c4:	e7cd      	b.n	8000562 <__udivmoddi4+0x132>
 80005c6:	46c0      	nop			; (mov r8, r8)

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			; (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	; (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <mdbus_send_packet_it>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void mdbus_send_packet_it(uint8_t *data, uint16_t size)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	000a      	movs	r2, r1
 8000626:	1cbb      	adds	r3, r7, #2
 8000628:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart2, data, size);
 800062a:	1cbb      	adds	r3, r7, #2
 800062c:	881a      	ldrh	r2, [r3, #0]
 800062e:	6879      	ldr	r1, [r7, #4]
 8000630:	4b03      	ldr	r3, [pc, #12]	; (8000640 <mdbus_send_packet_it+0x24>)
 8000632:	0018      	movs	r0, r3
 8000634:	f002 fc1a 	bl	8002e6c <HAL_UART_Transmit_IT>
}
 8000638:	46c0      	nop			; (mov r8, r8)
 800063a:	46bd      	mov	sp, r7
 800063c:	b002      	add	sp, #8
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000078 	.word	0x20000078

08000644 <mdbus_read_packet_it>:

void mdbus_read_packet_it(uint8_t *data, uint16_t size)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	000a      	movs	r2, r1
 800064e:	1cbb      	adds	r3, r7, #2
 8000650:	801a      	strh	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, data, size);
 8000652:	1cbb      	adds	r3, r7, #2
 8000654:	881a      	ldrh	r2, [r3, #0]
 8000656:	6879      	ldr	r1, [r7, #4]
 8000658:	4b03      	ldr	r3, [pc, #12]	; (8000668 <mdbus_read_packet_it+0x24>)
 800065a:	0018      	movs	r0, r3
 800065c:	f002 fcc2 	bl	8002fe4 <HAL_UART_Receive_IT>
}
 8000660:	46c0      	nop			; (mov r8, r8)
 8000662:	46bd      	mov	sp, r7
 8000664:	b002      	add	sp, #8
 8000666:	bd80      	pop	{r7, pc}
 8000668:	20000078 	.word	0x20000078

0800066c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/

//send callback
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
	mdbus_on_packet_send();
 8000674:	f000 fb70 	bl	8000d58 <mdbus_on_packet_send>
}
 8000678:	46c0      	nop			; (mov r8, r8)
 800067a:	46bd      	mov	sp, r7
 800067c:	b002      	add	sp, #8
 800067e:	bd80      	pop	{r7, pc}

08000680 <HAL_UART_RxCpltCallback>:

//receive callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
	mdbus_on_packet_receive(receivedData, PACKETSIZE);
 8000688:	4b04      	ldr	r3, [pc, #16]	; (800069c <HAL_UART_RxCpltCallback+0x1c>)
 800068a:	2101      	movs	r1, #1
 800068c:	0018      	movs	r0, r3
 800068e:	f000 fb7f 	bl	8000d90 <mdbus_on_packet_receive>
}
 8000692:	46c0      	nop			; (mov r8, r8)
 8000694:	46bd      	mov	sp, r7
 8000696:	b002      	add	sp, #8
 8000698:	bd80      	pop	{r7, pc}
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	20000108 	.word	0x20000108

080006a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a4:	f000 fc7e 	bl	8000fa4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a8:	f000 f81a 	bl	80006e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ac:	f000 f91c 	bl	80008e8 <MX_GPIO_Init>
  //stat listening sanding callback
  MX_USART2_UART_Init();
 80006b0:	f000 f8cc 	bl	800084c <MX_USART2_UART_Init>
  //start timer
  MX_TIM2_Init();
 80006b4:	f000 f874 	bl	80007a0 <MX_TIM2_Init>
  //start listening receiving callback
  mdbus_read_packet_it(&receivedData, PACKETSIZE);
 80006b8:	4b07      	ldr	r3, [pc, #28]	; (80006d8 <main+0x38>)
 80006ba:	2101      	movs	r1, #1
 80006bc:	0018      	movs	r0, r3
 80006be:	f7ff ffc1 	bl	8000644 <mdbus_read_packet_it>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 80006c2:	4b06      	ldr	r3, [pc, #24]	; (80006dc <main+0x3c>)
 80006c4:	0018      	movs	r0, r3
 80006c6:	f001 ff55 	bl	8002574 <HAL_TIM_Base_Start_IT>

  mdbus_slave_configure('1');
 80006ca:	2031      	movs	r0, #49	; 0x31
 80006cc:	f000 fba8 	bl	8000e20 <mdbus_slave_configure>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  mdbus_slave_run();
 80006d0:	f000 fb78 	bl	8000dc4 <mdbus_slave_run>
 80006d4:	e7fc      	b.n	80006d0 <main+0x30>
 80006d6:	46c0      	nop			; (mov r8, r8)
 80006d8:	20000108 	.word	0x20000108
 80006dc:	2000002c 	.word	0x2000002c

080006e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e0:	b590      	push	{r4, r7, lr}
 80006e2:	b093      	sub	sp, #76	; 0x4c
 80006e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006e6:	2410      	movs	r4, #16
 80006e8:	193b      	adds	r3, r7, r4
 80006ea:	0018      	movs	r0, r3
 80006ec:	2338      	movs	r3, #56	; 0x38
 80006ee:	001a      	movs	r2, r3
 80006f0:	2100      	movs	r1, #0
 80006f2:	f004 fdbf 	bl	8005274 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f6:	003b      	movs	r3, r7
 80006f8:	0018      	movs	r0, r3
 80006fa:	2310      	movs	r3, #16
 80006fc:	001a      	movs	r2, r3
 80006fe:	2100      	movs	r1, #0
 8000700:	f004 fdb8 	bl	8005274 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000704:	2380      	movs	r3, #128	; 0x80
 8000706:	009b      	lsls	r3, r3, #2
 8000708:	0018      	movs	r0, r3
 800070a:	f001 f813 	bl	8001734 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800070e:	193b      	adds	r3, r7, r4
 8000710:	2202      	movs	r2, #2
 8000712:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000714:	193b      	adds	r3, r7, r4
 8000716:	2280      	movs	r2, #128	; 0x80
 8000718:	0052      	lsls	r2, r2, #1
 800071a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800071c:	0021      	movs	r1, r4
 800071e:	187b      	adds	r3, r7, r1
 8000720:	2200      	movs	r2, #0
 8000722:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000724:	187b      	adds	r3, r7, r1
 8000726:	2240      	movs	r2, #64	; 0x40
 8000728:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800072a:	187b      	adds	r3, r7, r1
 800072c:	2202      	movs	r2, #2
 800072e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000730:	187b      	adds	r3, r7, r1
 8000732:	2202      	movs	r2, #2
 8000734:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000736:	187b      	adds	r3, r7, r1
 8000738:	2200      	movs	r2, #0
 800073a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 800073c:	187b      	adds	r3, r7, r1
 800073e:	2208      	movs	r2, #8
 8000740:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000742:	187b      	adds	r3, r7, r1
 8000744:	2280      	movs	r2, #128	; 0x80
 8000746:	0292      	lsls	r2, r2, #10
 8000748:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800074a:	187b      	adds	r3, r7, r1
 800074c:	2280      	movs	r2, #128	; 0x80
 800074e:	0492      	lsls	r2, r2, #18
 8000750:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000752:	187b      	adds	r3, r7, r1
 8000754:	2280      	movs	r2, #128	; 0x80
 8000756:	0592      	lsls	r2, r2, #22
 8000758:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075a:	187b      	adds	r3, r7, r1
 800075c:	0018      	movs	r0, r3
 800075e:	f001 f835 	bl	80017cc <HAL_RCC_OscConfig>
 8000762:	1e03      	subs	r3, r0, #0
 8000764:	d001      	beq.n	800076a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000766:	f000 f90f 	bl	8000988 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800076a:	003b      	movs	r3, r7
 800076c:	2207      	movs	r2, #7
 800076e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000770:	003b      	movs	r3, r7
 8000772:	2202      	movs	r2, #2
 8000774:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000776:	003b      	movs	r3, r7
 8000778:	2280      	movs	r2, #128	; 0x80
 800077a:	0112      	lsls	r2, r2, #4
 800077c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800077e:	003b      	movs	r3, r7
 8000780:	2200      	movs	r2, #0
 8000782:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000784:	003b      	movs	r3, r7
 8000786:	2101      	movs	r1, #1
 8000788:	0018      	movs	r0, r3
 800078a:	f001 fb39 	bl	8001e00 <HAL_RCC_ClockConfig>
 800078e:	1e03      	subs	r3, r0, #0
 8000790:	d001      	beq.n	8000796 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000792:	f000 f8f9 	bl	8000988 <Error_Handler>
  }
}
 8000796:	46c0      	nop			; (mov r8, r8)
 8000798:	46bd      	mov	sp, r7
 800079a:	b013      	add	sp, #76	; 0x4c
 800079c:	bd90      	pop	{r4, r7, pc}
	...

080007a0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b088      	sub	sp, #32
 80007a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007a6:	2310      	movs	r3, #16
 80007a8:	18fb      	adds	r3, r7, r3
 80007aa:	0018      	movs	r0, r3
 80007ac:	2310      	movs	r3, #16
 80007ae:	001a      	movs	r2, r3
 80007b0:	2100      	movs	r1, #0
 80007b2:	f004 fd5f 	bl	8005274 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007b6:	1d3b      	adds	r3, r7, #4
 80007b8:	0018      	movs	r0, r3
 80007ba:	230c      	movs	r3, #12
 80007bc:	001a      	movs	r2, r3
 80007be:	2100      	movs	r1, #0
 80007c0:	f004 fd58 	bl	8005274 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007c4:	4b1f      	ldr	r3, [pc, #124]	; (8000844 <MX_TIM2_Init+0xa4>)
 80007c6:	2280      	movs	r2, #128	; 0x80
 80007c8:	05d2      	lsls	r2, r2, #23
 80007ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000;
 80007cc:	4b1d      	ldr	r3, [pc, #116]	; (8000844 <MX_TIM2_Init+0xa4>)
 80007ce:	22fa      	movs	r2, #250	; 0xfa
 80007d0:	0092      	lsls	r2, r2, #2
 80007d2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007d4:	4b1b      	ldr	r3, [pc, #108]	; (8000844 <MX_TIM2_Init+0xa4>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 36000;
 80007da:	4b1a      	ldr	r3, [pc, #104]	; (8000844 <MX_TIM2_Init+0xa4>)
 80007dc:	4a1a      	ldr	r2, [pc, #104]	; (8000848 <MX_TIM2_Init+0xa8>)
 80007de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007e0:	4b18      	ldr	r3, [pc, #96]	; (8000844 <MX_TIM2_Init+0xa4>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007e6:	4b17      	ldr	r3, [pc, #92]	; (8000844 <MX_TIM2_Init+0xa4>)
 80007e8:	2280      	movs	r2, #128	; 0x80
 80007ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007ec:	4b15      	ldr	r3, [pc, #84]	; (8000844 <MX_TIM2_Init+0xa4>)
 80007ee:	0018      	movs	r0, r3
 80007f0:	f001 fe68 	bl	80024c4 <HAL_TIM_Base_Init>
 80007f4:	1e03      	subs	r3, r0, #0
 80007f6:	d001      	beq.n	80007fc <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80007f8:	f000 f8c6 	bl	8000988 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007fc:	2110      	movs	r1, #16
 80007fe:	187b      	adds	r3, r7, r1
 8000800:	2280      	movs	r2, #128	; 0x80
 8000802:	0152      	lsls	r2, r2, #5
 8000804:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000806:	187a      	adds	r2, r7, r1
 8000808:	4b0e      	ldr	r3, [pc, #56]	; (8000844 <MX_TIM2_Init+0xa4>)
 800080a:	0011      	movs	r1, r2
 800080c:	0018      	movs	r0, r3
 800080e:	f002 f83f 	bl	8002890 <HAL_TIM_ConfigClockSource>
 8000812:	1e03      	subs	r3, r0, #0
 8000814:	d001      	beq.n	800081a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8000816:	f000 f8b7 	bl	8000988 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000820:	1d3b      	adds	r3, r7, #4
 8000822:	2200      	movs	r2, #0
 8000824:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000826:	1d3a      	adds	r2, r7, #4
 8000828:	4b06      	ldr	r3, [pc, #24]	; (8000844 <MX_TIM2_Init+0xa4>)
 800082a:	0011      	movs	r1, r2
 800082c:	0018      	movs	r0, r3
 800082e:	f002 fa41 	bl	8002cb4 <HAL_TIMEx_MasterConfigSynchronization>
 8000832:	1e03      	subs	r3, r0, #0
 8000834:	d001      	beq.n	800083a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000836:	f000 f8a7 	bl	8000988 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800083a:	46c0      	nop			; (mov r8, r8)
 800083c:	46bd      	mov	sp, r7
 800083e:	b008      	add	sp, #32
 8000840:	bd80      	pop	{r7, pc}
 8000842:	46c0      	nop			; (mov r8, r8)
 8000844:	2000002c 	.word	0x2000002c
 8000848:	00008ca0 	.word	0x00008ca0

0800084c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000850:	4b23      	ldr	r3, [pc, #140]	; (80008e0 <MX_USART2_UART_Init+0x94>)
 8000852:	4a24      	ldr	r2, [pc, #144]	; (80008e4 <MX_USART2_UART_Init+0x98>)
 8000854:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000856:	4b22      	ldr	r3, [pc, #136]	; (80008e0 <MX_USART2_UART_Init+0x94>)
 8000858:	22e1      	movs	r2, #225	; 0xe1
 800085a:	0252      	lsls	r2, r2, #9
 800085c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800085e:	4b20      	ldr	r3, [pc, #128]	; (80008e0 <MX_USART2_UART_Init+0x94>)
 8000860:	2200      	movs	r2, #0
 8000862:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000864:	4b1e      	ldr	r3, [pc, #120]	; (80008e0 <MX_USART2_UART_Init+0x94>)
 8000866:	2200      	movs	r2, #0
 8000868:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800086a:	4b1d      	ldr	r3, [pc, #116]	; (80008e0 <MX_USART2_UART_Init+0x94>)
 800086c:	2200      	movs	r2, #0
 800086e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000870:	4b1b      	ldr	r3, [pc, #108]	; (80008e0 <MX_USART2_UART_Init+0x94>)
 8000872:	220c      	movs	r2, #12
 8000874:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000876:	4b1a      	ldr	r3, [pc, #104]	; (80008e0 <MX_USART2_UART_Init+0x94>)
 8000878:	2200      	movs	r2, #0
 800087a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800087c:	4b18      	ldr	r3, [pc, #96]	; (80008e0 <MX_USART2_UART_Init+0x94>)
 800087e:	2200      	movs	r2, #0
 8000880:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000882:	4b17      	ldr	r3, [pc, #92]	; (80008e0 <MX_USART2_UART_Init+0x94>)
 8000884:	2200      	movs	r2, #0
 8000886:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000888:	4b15      	ldr	r3, [pc, #84]	; (80008e0 <MX_USART2_UART_Init+0x94>)
 800088a:	2200      	movs	r2, #0
 800088c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800088e:	4b14      	ldr	r3, [pc, #80]	; (80008e0 <MX_USART2_UART_Init+0x94>)
 8000890:	2200      	movs	r2, #0
 8000892:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000894:	4b12      	ldr	r3, [pc, #72]	; (80008e0 <MX_USART2_UART_Init+0x94>)
 8000896:	0018      	movs	r0, r3
 8000898:	f002 fa92 	bl	8002dc0 <HAL_UART_Init>
 800089c:	1e03      	subs	r3, r0, #0
 800089e:	d001      	beq.n	80008a4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80008a0:	f000 f872 	bl	8000988 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008a4:	4b0e      	ldr	r3, [pc, #56]	; (80008e0 <MX_USART2_UART_Init+0x94>)
 80008a6:	2100      	movs	r1, #0
 80008a8:	0018      	movs	r0, r3
 80008aa:	f004 fbdf 	bl	800506c <HAL_UARTEx_SetTxFifoThreshold>
 80008ae:	1e03      	subs	r3, r0, #0
 80008b0:	d001      	beq.n	80008b6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80008b2:	f000 f869 	bl	8000988 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008b6:	4b0a      	ldr	r3, [pc, #40]	; (80008e0 <MX_USART2_UART_Init+0x94>)
 80008b8:	2100      	movs	r1, #0
 80008ba:	0018      	movs	r0, r3
 80008bc:	f004 fc16 	bl	80050ec <HAL_UARTEx_SetRxFifoThreshold>
 80008c0:	1e03      	subs	r3, r0, #0
 80008c2:	d001      	beq.n	80008c8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80008c4:	f000 f860 	bl	8000988 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008c8:	4b05      	ldr	r3, [pc, #20]	; (80008e0 <MX_USART2_UART_Init+0x94>)
 80008ca:	0018      	movs	r0, r3
 80008cc:	f004 fb94 	bl	8004ff8 <HAL_UARTEx_DisableFifoMode>
 80008d0:	1e03      	subs	r3, r0, #0
 80008d2:	d001      	beq.n	80008d8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80008d4:	f000 f858 	bl	8000988 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008d8:	46c0      	nop			; (mov r8, r8)
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	46c0      	nop			; (mov r8, r8)
 80008e0:	20000078 	.word	0x20000078
 80008e4:	40004400 	.word	0x40004400

080008e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008e8:	b590      	push	{r4, r7, lr}
 80008ea:	b089      	sub	sp, #36	; 0x24
 80008ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ee:	240c      	movs	r4, #12
 80008f0:	193b      	adds	r3, r7, r4
 80008f2:	0018      	movs	r0, r3
 80008f4:	2314      	movs	r3, #20
 80008f6:	001a      	movs	r2, r3
 80008f8:	2100      	movs	r1, #0
 80008fa:	f004 fcbb 	bl	8005274 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008fe:	4b21      	ldr	r3, [pc, #132]	; (8000984 <MX_GPIO_Init+0x9c>)
 8000900:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000902:	4b20      	ldr	r3, [pc, #128]	; (8000984 <MX_GPIO_Init+0x9c>)
 8000904:	2104      	movs	r1, #4
 8000906:	430a      	orrs	r2, r1
 8000908:	635a      	str	r2, [r3, #52]	; 0x34
 800090a:	4b1e      	ldr	r3, [pc, #120]	; (8000984 <MX_GPIO_Init+0x9c>)
 800090c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800090e:	2204      	movs	r2, #4
 8000910:	4013      	ands	r3, r2
 8000912:	60bb      	str	r3, [r7, #8]
 8000914:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000916:	4b1b      	ldr	r3, [pc, #108]	; (8000984 <MX_GPIO_Init+0x9c>)
 8000918:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800091a:	4b1a      	ldr	r3, [pc, #104]	; (8000984 <MX_GPIO_Init+0x9c>)
 800091c:	2120      	movs	r1, #32
 800091e:	430a      	orrs	r2, r1
 8000920:	635a      	str	r2, [r3, #52]	; 0x34
 8000922:	4b18      	ldr	r3, [pc, #96]	; (8000984 <MX_GPIO_Init+0x9c>)
 8000924:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000926:	2220      	movs	r2, #32
 8000928:	4013      	ands	r3, r2
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800092e:	4b15      	ldr	r3, [pc, #84]	; (8000984 <MX_GPIO_Init+0x9c>)
 8000930:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000932:	4b14      	ldr	r3, [pc, #80]	; (8000984 <MX_GPIO_Init+0x9c>)
 8000934:	2101      	movs	r1, #1
 8000936:	430a      	orrs	r2, r1
 8000938:	635a      	str	r2, [r3, #52]	; 0x34
 800093a:	4b12      	ldr	r3, [pc, #72]	; (8000984 <MX_GPIO_Init+0x9c>)
 800093c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800093e:	2201      	movs	r2, #1
 8000940:	4013      	ands	r3, r2
 8000942:	603b      	str	r3, [r7, #0]
 8000944:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000946:	23a0      	movs	r3, #160	; 0xa0
 8000948:	05db      	lsls	r3, r3, #23
 800094a:	2200      	movs	r2, #0
 800094c:	2120      	movs	r1, #32
 800094e:	0018      	movs	r0, r3
 8000950:	f000 fed2 	bl	80016f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000954:	0021      	movs	r1, r4
 8000956:	187b      	adds	r3, r7, r1
 8000958:	2220      	movs	r2, #32
 800095a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095c:	187b      	adds	r3, r7, r1
 800095e:	2201      	movs	r2, #1
 8000960:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	187b      	adds	r3, r7, r1
 8000964:	2200      	movs	r2, #0
 8000966:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000968:	187b      	adds	r3, r7, r1
 800096a:	2202      	movs	r2, #2
 800096c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800096e:	187a      	adds	r2, r7, r1
 8000970:	23a0      	movs	r3, #160	; 0xa0
 8000972:	05db      	lsls	r3, r3, #23
 8000974:	0011      	movs	r1, r2
 8000976:	0018      	movs	r0, r3
 8000978:	f000 fd5a 	bl	8001430 <HAL_GPIO_Init>

}
 800097c:	46c0      	nop			; (mov r8, r8)
 800097e:	46bd      	mov	sp, r7
 8000980:	b009      	add	sp, #36	; 0x24
 8000982:	bd90      	pop	{r4, r7, pc}
 8000984:	40021000 	.word	0x40021000

08000988 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800098c:	b672      	cpsid	i
}
 800098e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000990:	e7fe      	b.n	8000990 <Error_Handler+0x8>
	...

08000994 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800099a:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <HAL_MspInit+0x4c>)
 800099c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800099e:	4b10      	ldr	r3, [pc, #64]	; (80009e0 <HAL_MspInit+0x4c>)
 80009a0:	2101      	movs	r1, #1
 80009a2:	430a      	orrs	r2, r1
 80009a4:	641a      	str	r2, [r3, #64]	; 0x40
 80009a6:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <HAL_MspInit+0x4c>)
 80009a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009aa:	2201      	movs	r2, #1
 80009ac:	4013      	ands	r3, r2
 80009ae:	607b      	str	r3, [r7, #4]
 80009b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b2:	4b0b      	ldr	r3, [pc, #44]	; (80009e0 <HAL_MspInit+0x4c>)
 80009b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80009b6:	4b0a      	ldr	r3, [pc, #40]	; (80009e0 <HAL_MspInit+0x4c>)
 80009b8:	2180      	movs	r1, #128	; 0x80
 80009ba:	0549      	lsls	r1, r1, #21
 80009bc:	430a      	orrs	r2, r1
 80009be:	63da      	str	r2, [r3, #60]	; 0x3c
 80009c0:	4b07      	ldr	r3, [pc, #28]	; (80009e0 <HAL_MspInit+0x4c>)
 80009c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80009c4:	2380      	movs	r3, #128	; 0x80
 80009c6:	055b      	lsls	r3, r3, #21
 80009c8:	4013      	ands	r3, r2
 80009ca:	603b      	str	r3, [r7, #0]
 80009cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80009ce:	23c0      	movs	r3, #192	; 0xc0
 80009d0:	00db      	lsls	r3, r3, #3
 80009d2:	0018      	movs	r0, r3
 80009d4:	f000 fb6c 	bl	80010b0 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009d8:	46c0      	nop			; (mov r8, r8)
 80009da:	46bd      	mov	sp, r7
 80009dc:	b002      	add	sp, #8
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40021000 	.word	0x40021000

080009e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681a      	ldr	r2, [r3, #0]
 80009f0:	2380      	movs	r3, #128	; 0x80
 80009f2:	05db      	lsls	r3, r3, #23
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d113      	bne.n	8000a20 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009f8:	4b0b      	ldr	r3, [pc, #44]	; (8000a28 <HAL_TIM_Base_MspInit+0x44>)
 80009fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80009fc:	4b0a      	ldr	r3, [pc, #40]	; (8000a28 <HAL_TIM_Base_MspInit+0x44>)
 80009fe:	2101      	movs	r1, #1
 8000a00:	430a      	orrs	r2, r1
 8000a02:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a04:	4b08      	ldr	r3, [pc, #32]	; (8000a28 <HAL_TIM_Base_MspInit+0x44>)
 8000a06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a08:	2201      	movs	r2, #1
 8000a0a:	4013      	ands	r3, r2
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000a10:	2200      	movs	r2, #0
 8000a12:	2100      	movs	r1, #0
 8000a14:	200f      	movs	r0, #15
 8000a16:	f000 fc0d 	bl	8001234 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a1a:	200f      	movs	r0, #15
 8000a1c:	f000 fc1f 	bl	800125e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000a20:	46c0      	nop			; (mov r8, r8)
 8000a22:	46bd      	mov	sp, r7
 8000a24:	b004      	add	sp, #16
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40021000 	.word	0x40021000

08000a2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a2c:	b590      	push	{r4, r7, lr}
 8000a2e:	b097      	sub	sp, #92	; 0x5c
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	2344      	movs	r3, #68	; 0x44
 8000a36:	18fb      	adds	r3, r7, r3
 8000a38:	0018      	movs	r0, r3
 8000a3a:	2314      	movs	r3, #20
 8000a3c:	001a      	movs	r2, r3
 8000a3e:	2100      	movs	r1, #0
 8000a40:	f004 fc18 	bl	8005274 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a44:	2410      	movs	r4, #16
 8000a46:	193b      	adds	r3, r7, r4
 8000a48:	0018      	movs	r0, r3
 8000a4a:	2334      	movs	r3, #52	; 0x34
 8000a4c:	001a      	movs	r2, r3
 8000a4e:	2100      	movs	r1, #0
 8000a50:	f004 fc10 	bl	8005274 <memset>
  if(huart->Instance==USART2)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a26      	ldr	r2, [pc, #152]	; (8000af4 <HAL_UART_MspInit+0xc8>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d146      	bne.n	8000aec <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a5e:	193b      	adds	r3, r7, r4
 8000a60:	2202      	movs	r2, #2
 8000a62:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a64:	193b      	adds	r3, r7, r4
 8000a66:	2200      	movs	r2, #0
 8000a68:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a6a:	193b      	adds	r3, r7, r4
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f001 fb71 	bl	8002154 <HAL_RCCEx_PeriphCLKConfig>
 8000a72:	1e03      	subs	r3, r0, #0
 8000a74:	d001      	beq.n	8000a7a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000a76:	f7ff ff87 	bl	8000988 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a7a:	4b1f      	ldr	r3, [pc, #124]	; (8000af8 <HAL_UART_MspInit+0xcc>)
 8000a7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a7e:	4b1e      	ldr	r3, [pc, #120]	; (8000af8 <HAL_UART_MspInit+0xcc>)
 8000a80:	2180      	movs	r1, #128	; 0x80
 8000a82:	0289      	lsls	r1, r1, #10
 8000a84:	430a      	orrs	r2, r1
 8000a86:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a88:	4b1b      	ldr	r3, [pc, #108]	; (8000af8 <HAL_UART_MspInit+0xcc>)
 8000a8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a8c:	2380      	movs	r3, #128	; 0x80
 8000a8e:	029b      	lsls	r3, r3, #10
 8000a90:	4013      	ands	r3, r2
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a96:	4b18      	ldr	r3, [pc, #96]	; (8000af8 <HAL_UART_MspInit+0xcc>)
 8000a98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a9a:	4b17      	ldr	r3, [pc, #92]	; (8000af8 <HAL_UART_MspInit+0xcc>)
 8000a9c:	2101      	movs	r1, #1
 8000a9e:	430a      	orrs	r2, r1
 8000aa0:	635a      	str	r2, [r3, #52]	; 0x34
 8000aa2:	4b15      	ldr	r3, [pc, #84]	; (8000af8 <HAL_UART_MspInit+0xcc>)
 8000aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	60bb      	str	r3, [r7, #8]
 8000aac:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000aae:	2144      	movs	r1, #68	; 0x44
 8000ab0:	187b      	adds	r3, r7, r1
 8000ab2:	220c      	movs	r2, #12
 8000ab4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab6:	187b      	adds	r3, r7, r1
 8000ab8:	2202      	movs	r2, #2
 8000aba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000abc:	187b      	adds	r3, r7, r1
 8000abe:	2201      	movs	r2, #1
 8000ac0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac2:	187b      	adds	r3, r7, r1
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000ac8:	187b      	adds	r3, r7, r1
 8000aca:	2201      	movs	r2, #1
 8000acc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ace:	187a      	adds	r2, r7, r1
 8000ad0:	23a0      	movs	r3, #160	; 0xa0
 8000ad2:	05db      	lsls	r3, r3, #23
 8000ad4:	0011      	movs	r1, r2
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f000 fcaa 	bl	8001430 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000adc:	2200      	movs	r2, #0
 8000ade:	2100      	movs	r1, #0
 8000ae0:	201c      	movs	r0, #28
 8000ae2:	f000 fba7 	bl	8001234 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ae6:	201c      	movs	r0, #28
 8000ae8:	f000 fbb9 	bl	800125e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000aec:	46c0      	nop			; (mov r8, r8)
 8000aee:	46bd      	mov	sp, r7
 8000af0:	b017      	add	sp, #92	; 0x5c
 8000af2:	bd90      	pop	{r4, r7, pc}
 8000af4:	40004400 	.word	0x40004400
 8000af8:	40021000 	.word	0x40021000

08000afc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b00:	e7fe      	b.n	8000b00 <NMI_Handler+0x4>

08000b02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b06:	e7fe      	b.n	8000b06 <HardFault_Handler+0x4>

08000b08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b0c:	46c0      	nop			; (mov r8, r8)
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}

08000b12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b12:	b580      	push	{r7, lr}
 8000b14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b16:	46c0      	nop			; (mov r8, r8)
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b20:	f000 faaa 	bl	8001078 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b24:	46c0      	nop			; (mov r8, r8)
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
	...

08000b2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b30:	4b03      	ldr	r3, [pc, #12]	; (8000b40 <TIM2_IRQHandler+0x14>)
 8000b32:	0018      	movs	r0, r3
 8000b34:	f001 fd7a 	bl	800262c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000b38:	46c0      	nop			; (mov r8, r8)
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	2000002c 	.word	0x2000002c

08000b44 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b48:	4b03      	ldr	r3, [pc, #12]	; (8000b58 <USART2_IRQHandler+0x14>)
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f002 fab4 	bl	80030b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b50:	46c0      	nop			; (mov r8, r8)
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	20000078 	.word	0x20000078

08000b5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b60:	46c0      	nop			; (mov r8, r8)
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
	...

08000b68 <ring_buffer_is_empty>:
/**
 * Returns whether a ring buffer is empty.
 * @param buffer The buffer for which it should be returned whether it is empty.
 * @return 1 if empty; 0 otherwise.
 */
inline uint8_t ring_buffer_is_empty(ring_buffer_t *buffer) {
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  return (buffer->head_index == buffer->tail_index);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	4a07      	ldr	r2, [pc, #28]	; (8000b90 <ring_buffer_is_empty+0x28>)
 8000b74:	5c9a      	ldrb	r2, [r3, r2]
 8000b76:	6879      	ldr	r1, [r7, #4]
 8000b78:	2380      	movs	r3, #128	; 0x80
 8000b7a:	00db      	lsls	r3, r3, #3
 8000b7c:	5ccb      	ldrb	r3, [r1, r3]
 8000b7e:	1ad3      	subs	r3, r2, r3
 8000b80:	425a      	negs	r2, r3
 8000b82:	4153      	adcs	r3, r2
 8000b84:	b2db      	uxtb	r3, r3
}
 8000b86:	0018      	movs	r0, r3
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	b002      	add	sp, #8
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	00000401 	.word	0x00000401

08000b94 <ring_buffer_is_full>:
/**
 * Returns whether a ring buffer is full.
 * @param buffer The buffer for which it should be returned whether it is full.
 * @return 1 if full; 0 otherwise.
 */
inline uint8_t ring_buffer_is_full(ring_buffer_t *buffer) {
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  return ((buffer->head_index - buffer->tail_index) & RING_BUFFER_MASK) == RING_BUFFER_MASK;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	4a0a      	ldr	r2, [pc, #40]	; (8000bc8 <ring_buffer_is_full+0x34>)
 8000ba0:	5c9b      	ldrb	r3, [r3, r2]
 8000ba2:	0019      	movs	r1, r3
 8000ba4:	687a      	ldr	r2, [r7, #4]
 8000ba6:	2380      	movs	r3, #128	; 0x80
 8000ba8:	00db      	lsls	r3, r3, #3
 8000baa:	5cd3      	ldrb	r3, [r2, r3]
 8000bac:	1acb      	subs	r3, r1, r3
 8000bae:	059b      	lsls	r3, r3, #22
 8000bb0:	0d9b      	lsrs	r3, r3, #22
 8000bb2:	4a06      	ldr	r2, [pc, #24]	; (8000bcc <ring_buffer_is_full+0x38>)
 8000bb4:	4694      	mov	ip, r2
 8000bb6:	4463      	add	r3, ip
 8000bb8:	425a      	negs	r2, r3
 8000bba:	4153      	adcs	r3, r2
 8000bbc:	b2db      	uxtb	r3, r3
}
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	b002      	add	sp, #8
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	46c0      	nop			; (mov r8, r8)
 8000bc8:	00000401 	.word	0x00000401
 8000bcc:	fffffc01 	.word	0xfffffc01

08000bd0 <ring_buffer_init>:
 * @file
 * Implementation of ring buffer functions.
 */

void ring_buffer_init(ring_buffer_t *buffer)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  buffer->tail_index = 0;
 8000bd8:	687a      	ldr	r2, [r7, #4]
 8000bda:	2380      	movs	r3, #128	; 0x80
 8000bdc:	00db      	lsls	r3, r3, #3
 8000bde:	2100      	movs	r1, #0
 8000be0:	54d1      	strb	r1, [r2, r3]
  buffer->head_index = 0;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4a03      	ldr	r2, [pc, #12]	; (8000bf4 <ring_buffer_init+0x24>)
 8000be6:	2100      	movs	r1, #0
 8000be8:	5499      	strb	r1, [r3, r2]
}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b002      	add	sp, #8
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	00000401 	.word	0x00000401

08000bf8 <ring_buffer_queue>:

void ring_buffer_queue(ring_buffer_t *buffer, char data)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	000a      	movs	r2, r1
 8000c02:	1cfb      	adds	r3, r7, #3
 8000c04:	701a      	strb	r2, [r3, #0]
  /* Is buffer full? */
  if(ring_buffer_is_full(buffer))
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	0018      	movs	r0, r3
 8000c0a:	f7ff ffc3 	bl	8000b94 <ring_buffer_is_full>
 8000c0e:	1e03      	subs	r3, r0, #0
 8000c10:	d009      	beq.n	8000c26 <ring_buffer_queue+0x2e>
  {
    /* Is going to overwrite the oldest byte */
    /* Increase tail index */
    buffer->tail_index = ((buffer->tail_index + 1) & RING_BUFFER_MASK);
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	2380      	movs	r3, #128	; 0x80
 8000c16:	00db      	lsls	r3, r3, #3
 8000c18:	5cd3      	ldrb	r3, [r2, r3]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	b2d9      	uxtb	r1, r3
 8000c1e:	687a      	ldr	r2, [r7, #4]
 8000c20:	2380      	movs	r3, #128	; 0x80
 8000c22:	00db      	lsls	r3, r3, #3
 8000c24:	54d1      	strb	r1, [r2, r3]
  }

  /* Place data in buffer */
  buffer->buffer[buffer->head_index] = data;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4a09      	ldr	r2, [pc, #36]	; (8000c50 <ring_buffer_queue+0x58>)
 8000c2a:	5c9b      	ldrb	r3, [r3, r2]
 8000c2c:	0019      	movs	r1, r3
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	1cfa      	adds	r2, r7, #3
 8000c32:	7812      	ldrb	r2, [r2, #0]
 8000c34:	545a      	strb	r2, [r3, r1]
  buffer->head_index = ((buffer->head_index + 1) & RING_BUFFER_MASK);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4a05      	ldr	r2, [pc, #20]	; (8000c50 <ring_buffer_queue+0x58>)
 8000c3a:	5c9b      	ldrb	r3, [r3, r2]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	b2d9      	uxtb	r1, r3
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	4a03      	ldr	r2, [pc, #12]	; (8000c50 <ring_buffer_queue+0x58>)
 8000c44:	5499      	strb	r1, [r3, r2]
}
 8000c46:	46c0      	nop			; (mov r8, r8)
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	b002      	add	sp, #8
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	46c0      	nop			; (mov r8, r8)
 8000c50:	00000401 	.word	0x00000401

08000c54 <ring_buffer_queue_arr>:

void ring_buffer_queue_arr(ring_buffer_t *buffer, const char *data, ring_buffer_size_t size)
{
 8000c54:	b590      	push	{r4, r7, lr}
 8000c56:	b087      	sub	sp, #28
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	60f8      	str	r0, [r7, #12]
 8000c5c:	60b9      	str	r1, [r7, #8]
 8000c5e:	1dfb      	adds	r3, r7, #7
 8000c60:	701a      	strb	r2, [r3, #0]
  /* Add bytes; one by one */
  ring_buffer_size_t i;
  for(i = 0; i < size; i++)
 8000c62:	2317      	movs	r3, #23
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	2200      	movs	r2, #0
 8000c68:	701a      	strb	r2, [r3, #0]
 8000c6a:	e00f      	b.n	8000c8c <ring_buffer_queue_arr+0x38>
  {
    ring_buffer_queue(buffer, data[i]);
 8000c6c:	2417      	movs	r4, #23
 8000c6e:	193b      	adds	r3, r7, r4
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	68ba      	ldr	r2, [r7, #8]
 8000c74:	18d3      	adds	r3, r2, r3
 8000c76:	781a      	ldrb	r2, [r3, #0]
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	0011      	movs	r1, r2
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	f7ff ffbb 	bl	8000bf8 <ring_buffer_queue>
  for(i = 0; i < size; i++)
 8000c82:	193b      	adds	r3, r7, r4
 8000c84:	781a      	ldrb	r2, [r3, #0]
 8000c86:	193b      	adds	r3, r7, r4
 8000c88:	3201      	adds	r2, #1
 8000c8a:	701a      	strb	r2, [r3, #0]
 8000c8c:	2317      	movs	r3, #23
 8000c8e:	18fa      	adds	r2, r7, r3
 8000c90:	1dfb      	adds	r3, r7, #7
 8000c92:	7812      	ldrb	r2, [r2, #0]
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	429a      	cmp	r2, r3
 8000c98:	d3e8      	bcc.n	8000c6c <ring_buffer_queue_arr+0x18>
  }
}
 8000c9a:	46c0      	nop			; (mov r8, r8)
 8000c9c:	46c0      	nop			; (mov r8, r8)
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	b007      	add	sp, #28
 8000ca2:	bd90      	pop	{r4, r7, pc}

08000ca4 <ring_buffer_dequeue>:

uint8_t ring_buffer_dequeue(ring_buffer_t *buffer, char *data)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
 8000cac:	6039      	str	r1, [r7, #0]
  if(ring_buffer_is_empty(buffer))
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	0018      	movs	r0, r3
 8000cb2:	f7ff ff59 	bl	8000b68 <ring_buffer_is_empty>
 8000cb6:	1e03      	subs	r3, r0, #0
 8000cb8:	d001      	beq.n	8000cbe <ring_buffer_dequeue+0x1a>
  {
    /* No items */
    return 0;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	e013      	b.n	8000ce6 <ring_buffer_dequeue+0x42>
  }

  *data = buffer->buffer[buffer->tail_index];
 8000cbe:	687a      	ldr	r2, [r7, #4]
 8000cc0:	2380      	movs	r3, #128	; 0x80
 8000cc2:	00db      	lsls	r3, r3, #3
 8000cc4:	5cd3      	ldrb	r3, [r2, r3]
 8000cc6:	001a      	movs	r2, r3
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	5c9a      	ldrb	r2, [r3, r2]
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	701a      	strb	r2, [r3, #0]
  buffer->tail_index = ((buffer->tail_index + 1) & RING_BUFFER_MASK);
 8000cd0:	687a      	ldr	r2, [r7, #4]
 8000cd2:	2380      	movs	r3, #128	; 0x80
 8000cd4:	00db      	lsls	r3, r3, #3
 8000cd6:	5cd3      	ldrb	r3, [r2, r3]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	b2d9      	uxtb	r1, r3
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	2380      	movs	r3, #128	; 0x80
 8000ce0:	00db      	lsls	r3, r3, #3
 8000ce2:	54d1      	strb	r1, [r2, r3]
  return 1;
 8000ce4:	2301      	movs	r3, #1
}
 8000ce6:	0018      	movs	r0, r3
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	b002      	add	sp, #8
 8000cec:	bd80      	pop	{r7, pc}

08000cee <ring_buffer_dequeue_arr>:

ring_buffer_size_t ring_buffer_dequeue_arr(ring_buffer_t *buffer, char *data, ring_buffer_size_t len)
{
 8000cee:	b580      	push	{r7, lr}
 8000cf0:	b086      	sub	sp, #24
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	60f8      	str	r0, [r7, #12]
 8000cf6:	60b9      	str	r1, [r7, #8]
 8000cf8:	1dfb      	adds	r3, r7, #7
 8000cfa:	701a      	strb	r2, [r3, #0]
  if(ring_buffer_is_empty(buffer))
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	0018      	movs	r0, r3
 8000d00:	f7ff ff32 	bl	8000b68 <ring_buffer_is_empty>
 8000d04:	1e03      	subs	r3, r0, #0
 8000d06:	d001      	beq.n	8000d0c <ring_buffer_dequeue_arr+0x1e>
  {
    /* No items */
    return 0;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	e021      	b.n	8000d50 <ring_buffer_dequeue_arr+0x62>
  }

  char *data_ptr = data;
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	617b      	str	r3, [r7, #20]
  ring_buffer_size_t cnt = 0;
 8000d10:	2313      	movs	r3, #19
 8000d12:	18fb      	adds	r3, r7, r3
 8000d14:	2200      	movs	r2, #0
 8000d16:	701a      	strb	r2, [r3, #0]
  while((cnt < len) && ring_buffer_dequeue(buffer, data_ptr))
 8000d18:	e008      	b.n	8000d2c <ring_buffer_dequeue_arr+0x3e>
  {
    cnt++;
 8000d1a:	2113      	movs	r1, #19
 8000d1c:	187b      	adds	r3, r7, r1
 8000d1e:	781a      	ldrb	r2, [r3, #0]
 8000d20:	187b      	adds	r3, r7, r1
 8000d22:	3201      	adds	r2, #1
 8000d24:	701a      	strb	r2, [r3, #0]
    data_ptr++;
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	3301      	adds	r3, #1
 8000d2a:	617b      	str	r3, [r7, #20]
  while((cnt < len) && ring_buffer_dequeue(buffer, data_ptr))
 8000d2c:	2313      	movs	r3, #19
 8000d2e:	18fa      	adds	r2, r7, r3
 8000d30:	1dfb      	adds	r3, r7, #7
 8000d32:	7812      	ldrb	r2, [r2, #0]
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d207      	bcs.n	8000d4a <ring_buffer_dequeue_arr+0x5c>
 8000d3a:	697a      	ldr	r2, [r7, #20]
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	0011      	movs	r1, r2
 8000d40:	0018      	movs	r0, r3
 8000d42:	f7ff ffaf 	bl	8000ca4 <ring_buffer_dequeue>
 8000d46:	1e03      	subs	r3, r0, #0
 8000d48:	d1e7      	bne.n	8000d1a <ring_buffer_dequeue_arr+0x2c>
  }
  return cnt;
 8000d4a:	2313      	movs	r3, #19
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	781b      	ldrb	r3, [r3, #0]
}
 8000d50:	0018      	movs	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	b006      	add	sp, #24
 8000d56:	bd80      	pop	{r7, pc}

08000d58 <mdbus_on_packet_send>:
ring_buffer_t m_message_queue_receive;
mdbus_State m_mdbus_state = IDLE;
uint8_t m_adress = '0';

void mdbus_on_packet_send()
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
	if(ring_buffer_is_empty(&m_message_queue_send)) return;
 8000d5e:	4b0b      	ldr	r3, [pc, #44]	; (8000d8c <mdbus_on_packet_send+0x34>)
 8000d60:	0018      	movs	r0, r3
 8000d62:	f7ff ff01 	bl	8000b68 <ring_buffer_is_empty>
 8000d66:	1e03      	subs	r3, r0, #0
 8000d68:	d10b      	bne.n	8000d82 <mdbus_on_packet_send+0x2a>

	uint8_t data[PACKETSIZE];
	//read data from buffer
	ring_buffer_dequeue_arr(&m_message_queue_send, data, PACKETSIZE);
 8000d6a:	1d39      	adds	r1, r7, #4
 8000d6c:	4b07      	ldr	r3, [pc, #28]	; (8000d8c <mdbus_on_packet_send+0x34>)
 8000d6e:	2201      	movs	r2, #1
 8000d70:	0018      	movs	r0, r3
 8000d72:	f7ff ffbc 	bl	8000cee <ring_buffer_dequeue_arr>
	//send queued package
	mdbus_send_packet_it(data, PACKETSIZE);
 8000d76:	1d3b      	adds	r3, r7, #4
 8000d78:	2101      	movs	r1, #1
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	f7ff fc4e 	bl	800061c <mdbus_send_packet_it>
 8000d80:	e000      	b.n	8000d84 <mdbus_on_packet_send+0x2c>
	if(ring_buffer_is_empty(&m_message_queue_send)) return;
 8000d82:	46c0      	nop			; (mov r8, r8)

}
 8000d84:	46bd      	mov	sp, r7
 8000d86:	b002      	add	sp, #8
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	46c0      	nop			; (mov r8, r8)
 8000d8c:	2000010c 	.word	0x2000010c

08000d90 <mdbus_on_packet_receive>:

void mdbus_on_packet_receive(uint8_t *data, uint16_t size)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
 8000d98:	000a      	movs	r2, r1
 8000d9a:	1cbb      	adds	r3, r7, #2
 8000d9c:	801a      	strh	r2, [r3, #0]
	ring_buffer_queue_arr(&m_message_queue_receive, data, PACKETSIZE);
 8000d9e:	6879      	ldr	r1, [r7, #4]
 8000da0:	4b07      	ldr	r3, [pc, #28]	; (8000dc0 <mdbus_on_packet_receive+0x30>)
 8000da2:	2201      	movs	r2, #1
 8000da4:	0018      	movs	r0, r3
 8000da6:	f7ff ff55 	bl	8000c54 <ring_buffer_queue_arr>
	mdbus_read_packet_it(data, size);
 8000daa:	1cbb      	adds	r3, r7, #2
 8000dac:	881a      	ldrh	r2, [r3, #0]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	0011      	movs	r1, r2
 8000db2:	0018      	movs	r0, r3
 8000db4:	f7ff fc46 	bl	8000644 <mdbus_read_packet_it>
}
 8000db8:	46c0      	nop			; (mov r8, r8)
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	b002      	add	sp, #8
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20000510 	.word	0x20000510

08000dc4 <mdbus_slave_run>:

void mdbus_slave_run()
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
	switch(m_mdbus_state)
 8000dc8:	4b13      	ldr	r3, [pc, #76]	; (8000e18 <mdbus_slave_run+0x54>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	2b08      	cmp	r3, #8
 8000dce:	d81f      	bhi.n	8000e10 <mdbus_slave_run+0x4c>
 8000dd0:	009a      	lsls	r2, r3, #2
 8000dd2:	4b12      	ldr	r3, [pc, #72]	; (8000e1c <mdbus_slave_run+0x58>)
 8000dd4:	18d3      	adds	r3, r2, r3
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	469f      	mov	pc, r3
	{
	case IDLE:
		idle();
 8000dda:	f000 f843 	bl	8000e64 <idle>
		break;
 8000dde:	e018      	b.n	8000e12 <mdbus_slave_run+0x4e>

	case WAIT:
		wait();
 8000de0:	f000 f868 	bl	8000eb4 <wait>
		break;
 8000de4:	e015      	b.n	8000e12 <mdbus_slave_run+0x4e>

	case FUNC_ADRESS:
		func_adress();
 8000de6:	f000 f87d 	bl	8000ee4 <func_adress>
		break;
 8000dea:	e012      	b.n	8000e12 <mdbus_slave_run+0x4e>

	case ERROR_UNKNOWN:
		error_unknown();
 8000dec:	f000 f892 	bl	8000f14 <error_unknown>
		break;
 8000df0:	e00f      	b.n	8000e12 <mdbus_slave_run+0x4e>

	case OK:
		ok();
 8000df2:	f000 f894 	bl	8000f1e <ok>
		break;
 8000df6:	e00c      	b.n	8000e12 <mdbus_slave_run+0x4e>

	case FAIL:
		fail();
 8000df8:	f000 f896 	bl	8000f28 <fail>
		break;
 8000dfc:	e009      	b.n	8000e12 <mdbus_slave_run+0x4e>

	case CHECK_FRAME:
		check_frame();
 8000dfe:	f000 f898 	bl	8000f32 <check_frame>
		break;
 8000e02:	e006      	b.n	8000e12 <mdbus_slave_run+0x4e>

	case FUNC1:
		func1();
 8000e04:	f000 f89a 	bl	8000f3c <func1>
		break;
 8000e08:	e003      	b.n	8000e12 <mdbus_slave_run+0x4e>

	case FUNC2:
		func2();
 8000e0a:	f000 f89c 	bl	8000f46 <func2>
		break;
 8000e0e:	e000      	b.n	8000e12 <mdbus_slave_run+0x4e>

	default:
		break;
 8000e10:	46c0      	nop			; (mov r8, r8)
	}
}
 8000e12:	46c0      	nop			; (mov r8, r8)
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20000912 	.word	0x20000912
 8000e1c:	080052fc 	.word	0x080052fc

08000e20 <mdbus_slave_configure>:

void mdbus_slave_configure(uint8_t adress)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	0002      	movs	r2, r0
 8000e28:	1dfb      	adds	r3, r7, #7
 8000e2a:	701a      	strb	r2, [r3, #0]
	m_mdbus_state = IDLE;
 8000e2c:	4b09      	ldr	r3, [pc, #36]	; (8000e54 <mdbus_slave_configure+0x34>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	701a      	strb	r2, [r3, #0]
	ring_buffer_init(&m_message_queue_send);
 8000e32:	4b09      	ldr	r3, [pc, #36]	; (8000e58 <mdbus_slave_configure+0x38>)
 8000e34:	0018      	movs	r0, r3
 8000e36:	f7ff fecb 	bl	8000bd0 <ring_buffer_init>
	ring_buffer_init(&m_message_queue_receive);
 8000e3a:	4b08      	ldr	r3, [pc, #32]	; (8000e5c <mdbus_slave_configure+0x3c>)
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	f7ff fec7 	bl	8000bd0 <ring_buffer_init>
	m_adress = adress;
 8000e42:	4b07      	ldr	r3, [pc, #28]	; (8000e60 <mdbus_slave_configure+0x40>)
 8000e44:	1dfa      	adds	r2, r7, #7
 8000e46:	7812      	ldrb	r2, [r2, #0]
 8000e48:	701a      	strb	r2, [r3, #0]
}
 8000e4a:	46c0      	nop			; (mov r8, r8)
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	b002      	add	sp, #8
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	46c0      	nop			; (mov r8, r8)
 8000e54:	20000912 	.word	0x20000912
 8000e58:	2000010c 	.word	0x2000010c
 8000e5c:	20000510 	.word	0x20000510
 8000e60:	20000004 	.word	0x20000004

08000e64 <idle>:

void idle()
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
	if(ring_buffer_is_empty(&m_message_queue_receive)) return;
 8000e6a:	4b0f      	ldr	r3, [pc, #60]	; (8000ea8 <idle+0x44>)
 8000e6c:	0018      	movs	r0, r3
 8000e6e:	f7ff fe7b 	bl	8000b68 <ring_buffer_is_empty>
 8000e72:	1e03      	subs	r3, r0, #0
 8000e74:	d113      	bne.n	8000e9e <idle+0x3a>

	uint8_t data[PACKETSIZE];
	ring_buffer_dequeue_arr(&m_message_queue_receive, data, PACKETSIZE);
 8000e76:	1d39      	adds	r1, r7, #4
 8000e78:	4b0b      	ldr	r3, [pc, #44]	; (8000ea8 <idle+0x44>)
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	0018      	movs	r0, r3
 8000e7e:	f7ff ff36 	bl	8000cee <ring_buffer_dequeue_arr>

	//if the first bite is the adress of our mashine, if not, wait for end of package
	if(m_adress == data[0])
 8000e82:	1d3b      	adds	r3, r7, #4
 8000e84:	781a      	ldrb	r2, [r3, #0]
 8000e86:	4b09      	ldr	r3, [pc, #36]	; (8000eac <idle+0x48>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	d103      	bne.n	8000e96 <idle+0x32>
	{
		m_mdbus_state = FUNC_ADRESS;
 8000e8e:	4b08      	ldr	r3, [pc, #32]	; (8000eb0 <idle+0x4c>)
 8000e90:	2202      	movs	r2, #2
 8000e92:	701a      	strb	r2, [r3, #0]
 8000e94:	e004      	b.n	8000ea0 <idle+0x3c>
	}else
	{
		m_mdbus_state = WAIT;
 8000e96:	4b06      	ldr	r3, [pc, #24]	; (8000eb0 <idle+0x4c>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	701a      	strb	r2, [r3, #0]
 8000e9c:	e000      	b.n	8000ea0 <idle+0x3c>
	if(ring_buffer_is_empty(&m_message_queue_receive)) return;
 8000e9e:	46c0      	nop			; (mov r8, r8)
	}

}
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	b002      	add	sp, #8
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	46c0      	nop			; (mov r8, r8)
 8000ea8:	20000510 	.word	0x20000510
 8000eac:	20000004 	.word	0x20000004
 8000eb0:	20000912 	.word	0x20000912

08000eb4 <wait>:

void wait()
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
	uint8_t data[PACKETSIZE];
	m_mdbus_state = IDLE;
 8000eba:	4b08      	ldr	r3, [pc, #32]	; (8000edc <wait+0x28>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	701a      	strb	r2, [r3, #0]
	*data = 'w';
 8000ec0:	1d3b      	adds	r3, r7, #4
 8000ec2:	2277      	movs	r2, #119	; 0x77
 8000ec4:	701a      	strb	r2, [r3, #0]
	ring_buffer_queue_arr(&m_message_queue_send, data, PACKETSIZE);
 8000ec6:	1d39      	adds	r1, r7, #4
 8000ec8:	4b05      	ldr	r3, [pc, #20]	; (8000ee0 <wait+0x2c>)
 8000eca:	2201      	movs	r2, #1
 8000ecc:	0018      	movs	r0, r3
 8000ece:	f7ff fec1 	bl	8000c54 <ring_buffer_queue_arr>
}
 8000ed2:	46c0      	nop			; (mov r8, r8)
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	b002      	add	sp, #8
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	46c0      	nop			; (mov r8, r8)
 8000edc:	20000912 	.word	0x20000912
 8000ee0:	2000010c 	.word	0x2000010c

08000ee4 <func_adress>:

void func_adress()
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
	uint8_t data[PACKETSIZE];
	m_mdbus_state = IDLE;
 8000eea:	4b08      	ldr	r3, [pc, #32]	; (8000f0c <func_adress+0x28>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	701a      	strb	r2, [r3, #0]
	*data = 'f';
 8000ef0:	1d3b      	adds	r3, r7, #4
 8000ef2:	2266      	movs	r2, #102	; 0x66
 8000ef4:	701a      	strb	r2, [r3, #0]
	ring_buffer_queue_arr(&m_message_queue_send, data, PACKETSIZE);
 8000ef6:	1d39      	adds	r1, r7, #4
 8000ef8:	4b05      	ldr	r3, [pc, #20]	; (8000f10 <func_adress+0x2c>)
 8000efa:	2201      	movs	r2, #1
 8000efc:	0018      	movs	r0, r3
 8000efe:	f7ff fea9 	bl	8000c54 <ring_buffer_queue_arr>
}
 8000f02:	46c0      	nop			; (mov r8, r8)
 8000f04:	46bd      	mov	sp, r7
 8000f06:	b002      	add	sp, #8
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	46c0      	nop			; (mov r8, r8)
 8000f0c:	20000912 	.word	0x20000912
 8000f10:	2000010c 	.word	0x2000010c

08000f14 <error_unknown>:

void error_unknown()
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0

}
 8000f18:	46c0      	nop			; (mov r8, r8)
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <ok>:

void ok()
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	af00      	add	r7, sp, #0

}
 8000f22:	46c0      	nop			; (mov r8, r8)
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <fail>:

void fail()
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0

}
 8000f2c:	46c0      	nop			; (mov r8, r8)
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <check_frame>:

void check_frame()
{
 8000f32:	b580      	push	{r7, lr}
 8000f34:	af00      	add	r7, sp, #0

}
 8000f36:	46c0      	nop			; (mov r8, r8)
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <func1>:

void func1()
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0

}
 8000f40:	46c0      	nop			; (mov r8, r8)
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <func2>:

void func2()
{
 8000f46:	b580      	push	{r7, lr}
 8000f48:	af00      	add	r7, sp, #0

}
 8000f4a:	46c0      	nop			; (mov r8, r8)
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f50:	480d      	ldr	r0, [pc, #52]	; (8000f88 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f52:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f54:	f7ff fe02 	bl	8000b5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f58:	480c      	ldr	r0, [pc, #48]	; (8000f8c <LoopForever+0x6>)
  ldr r1, =_edata
 8000f5a:	490d      	ldr	r1, [pc, #52]	; (8000f90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f5c:	4a0d      	ldr	r2, [pc, #52]	; (8000f94 <LoopForever+0xe>)
  movs r3, #0
 8000f5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f60:	e002      	b.n	8000f68 <LoopCopyDataInit>

08000f62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f66:	3304      	adds	r3, #4

08000f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f6c:	d3f9      	bcc.n	8000f62 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f6e:	4a0a      	ldr	r2, [pc, #40]	; (8000f98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f70:	4c0a      	ldr	r4, [pc, #40]	; (8000f9c <LoopForever+0x16>)
  movs r3, #0
 8000f72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f74:	e001      	b.n	8000f7a <LoopFillZerobss>

08000f76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f78:	3204      	adds	r2, #4

08000f7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f7c:	d3fb      	bcc.n	8000f76 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f7e:	f004 f955 	bl	800522c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000f82:	f7ff fb8d 	bl	80006a0 <main>

08000f86 <LoopForever>:

LoopForever:
  b LoopForever
 8000f86:	e7fe      	b.n	8000f86 <LoopForever>
  ldr   r0, =_estack
 8000f88:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000f8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f90:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000f94:	08005358 	.word	0x08005358
  ldr r2, =_sbss
 8000f98:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000f9c:	20000918 	.word	0x20000918

08000fa0 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fa0:	e7fe      	b.n	8000fa0 <ADC1_COMP_IRQHandler>
	...

08000fa4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000faa:	1dfb      	adds	r3, r7, #7
 8000fac:	2200      	movs	r2, #0
 8000fae:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fb0:	4b0b      	ldr	r3, [pc, #44]	; (8000fe0 <HAL_Init+0x3c>)
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	4b0a      	ldr	r3, [pc, #40]	; (8000fe0 <HAL_Init+0x3c>)
 8000fb6:	2180      	movs	r1, #128	; 0x80
 8000fb8:	0049      	lsls	r1, r1, #1
 8000fba:	430a      	orrs	r2, r1
 8000fbc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	f000 f810 	bl	8000fe4 <HAL_InitTick>
 8000fc4:	1e03      	subs	r3, r0, #0
 8000fc6:	d003      	beq.n	8000fd0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000fc8:	1dfb      	adds	r3, r7, #7
 8000fca:	2201      	movs	r2, #1
 8000fcc:	701a      	strb	r2, [r3, #0]
 8000fce:	e001      	b.n	8000fd4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000fd0:	f7ff fce0 	bl	8000994 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fd4:	1dfb      	adds	r3, r7, #7
 8000fd6:	781b      	ldrb	r3, [r3, #0]
}
 8000fd8:	0018      	movs	r0, r3
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	b002      	add	sp, #8
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	40022000 	.word	0x40022000

08000fe4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fe4:	b590      	push	{r4, r7, lr}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000fec:	230f      	movs	r3, #15
 8000fee:	18fb      	adds	r3, r7, r3
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000ff4:	4b1d      	ldr	r3, [pc, #116]	; (800106c <HAL_InitTick+0x88>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d02b      	beq.n	8001054 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000ffc:	4b1c      	ldr	r3, [pc, #112]	; (8001070 <HAL_InitTick+0x8c>)
 8000ffe:	681c      	ldr	r4, [r3, #0]
 8001000:	4b1a      	ldr	r3, [pc, #104]	; (800106c <HAL_InitTick+0x88>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	0019      	movs	r1, r3
 8001006:	23fa      	movs	r3, #250	; 0xfa
 8001008:	0098      	lsls	r0, r3, #2
 800100a:	f7ff f87b 	bl	8000104 <__udivsi3>
 800100e:	0003      	movs	r3, r0
 8001010:	0019      	movs	r1, r3
 8001012:	0020      	movs	r0, r4
 8001014:	f7ff f876 	bl	8000104 <__udivsi3>
 8001018:	0003      	movs	r3, r0
 800101a:	0018      	movs	r0, r3
 800101c:	f000 f92f 	bl	800127e <HAL_SYSTICK_Config>
 8001020:	1e03      	subs	r3, r0, #0
 8001022:	d112      	bne.n	800104a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b03      	cmp	r3, #3
 8001028:	d80a      	bhi.n	8001040 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800102a:	6879      	ldr	r1, [r7, #4]
 800102c:	2301      	movs	r3, #1
 800102e:	425b      	negs	r3, r3
 8001030:	2200      	movs	r2, #0
 8001032:	0018      	movs	r0, r3
 8001034:	f000 f8fe 	bl	8001234 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001038:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <HAL_InitTick+0x90>)
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	e00d      	b.n	800105c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001040:	230f      	movs	r3, #15
 8001042:	18fb      	adds	r3, r7, r3
 8001044:	2201      	movs	r2, #1
 8001046:	701a      	strb	r2, [r3, #0]
 8001048:	e008      	b.n	800105c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800104a:	230f      	movs	r3, #15
 800104c:	18fb      	adds	r3, r7, r3
 800104e:	2201      	movs	r2, #1
 8001050:	701a      	strb	r2, [r3, #0]
 8001052:	e003      	b.n	800105c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001054:	230f      	movs	r3, #15
 8001056:	18fb      	adds	r3, r7, r3
 8001058:	2201      	movs	r2, #1
 800105a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800105c:	230f      	movs	r3, #15
 800105e:	18fb      	adds	r3, r7, r3
 8001060:	781b      	ldrb	r3, [r3, #0]
}
 8001062:	0018      	movs	r0, r3
 8001064:	46bd      	mov	sp, r7
 8001066:	b005      	add	sp, #20
 8001068:	bd90      	pop	{r4, r7, pc}
 800106a:	46c0      	nop			; (mov r8, r8)
 800106c:	2000000c 	.word	0x2000000c
 8001070:	20000000 	.word	0x20000000
 8001074:	20000008 	.word	0x20000008

08001078 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800107c:	4b05      	ldr	r3, [pc, #20]	; (8001094 <HAL_IncTick+0x1c>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	001a      	movs	r2, r3
 8001082:	4b05      	ldr	r3, [pc, #20]	; (8001098 <HAL_IncTick+0x20>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	18d2      	adds	r2, r2, r3
 8001088:	4b03      	ldr	r3, [pc, #12]	; (8001098 <HAL_IncTick+0x20>)
 800108a:	601a      	str	r2, [r3, #0]
}
 800108c:	46c0      	nop			; (mov r8, r8)
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	2000000c 	.word	0x2000000c
 8001098:	20000914 	.word	0x20000914

0800109c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  return uwTick;
 80010a0:	4b02      	ldr	r3, [pc, #8]	; (80010ac <HAL_GetTick+0x10>)
 80010a2:	681b      	ldr	r3, [r3, #0]
}
 80010a4:	0018      	movs	r0, r3
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	20000914 	.word	0x20000914

080010b0 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80010b8:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a06      	ldr	r2, [pc, #24]	; (80010d8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80010be:	4013      	ands	r3, r2
 80010c0:	0019      	movs	r1, r3
 80010c2:	4b04      	ldr	r3, [pc, #16]	; (80010d4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80010c4:	687a      	ldr	r2, [r7, #4]
 80010c6:	430a      	orrs	r2, r1
 80010c8:	601a      	str	r2, [r3, #0]
}
 80010ca:	46c0      	nop			; (mov r8, r8)
 80010cc:	46bd      	mov	sp, r7
 80010ce:	b002      	add	sp, #8
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	46c0      	nop			; (mov r8, r8)
 80010d4:	40010000 	.word	0x40010000
 80010d8:	fffff9ff 	.word	0xfffff9ff

080010dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	0002      	movs	r2, r0
 80010e4:	1dfb      	adds	r3, r7, #7
 80010e6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80010e8:	1dfb      	adds	r3, r7, #7
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	2b7f      	cmp	r3, #127	; 0x7f
 80010ee:	d809      	bhi.n	8001104 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010f0:	1dfb      	adds	r3, r7, #7
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	001a      	movs	r2, r3
 80010f6:	231f      	movs	r3, #31
 80010f8:	401a      	ands	r2, r3
 80010fa:	4b04      	ldr	r3, [pc, #16]	; (800110c <__NVIC_EnableIRQ+0x30>)
 80010fc:	2101      	movs	r1, #1
 80010fe:	4091      	lsls	r1, r2
 8001100:	000a      	movs	r2, r1
 8001102:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001104:	46c0      	nop			; (mov r8, r8)
 8001106:	46bd      	mov	sp, r7
 8001108:	b002      	add	sp, #8
 800110a:	bd80      	pop	{r7, pc}
 800110c:	e000e100 	.word	0xe000e100

08001110 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001110:	b590      	push	{r4, r7, lr}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	0002      	movs	r2, r0
 8001118:	6039      	str	r1, [r7, #0]
 800111a:	1dfb      	adds	r3, r7, #7
 800111c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800111e:	1dfb      	adds	r3, r7, #7
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	2b7f      	cmp	r3, #127	; 0x7f
 8001124:	d828      	bhi.n	8001178 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001126:	4a2f      	ldr	r2, [pc, #188]	; (80011e4 <__NVIC_SetPriority+0xd4>)
 8001128:	1dfb      	adds	r3, r7, #7
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	b25b      	sxtb	r3, r3
 800112e:	089b      	lsrs	r3, r3, #2
 8001130:	33c0      	adds	r3, #192	; 0xc0
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	589b      	ldr	r3, [r3, r2]
 8001136:	1dfa      	adds	r2, r7, #7
 8001138:	7812      	ldrb	r2, [r2, #0]
 800113a:	0011      	movs	r1, r2
 800113c:	2203      	movs	r2, #3
 800113e:	400a      	ands	r2, r1
 8001140:	00d2      	lsls	r2, r2, #3
 8001142:	21ff      	movs	r1, #255	; 0xff
 8001144:	4091      	lsls	r1, r2
 8001146:	000a      	movs	r2, r1
 8001148:	43d2      	mvns	r2, r2
 800114a:	401a      	ands	r2, r3
 800114c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	019b      	lsls	r3, r3, #6
 8001152:	22ff      	movs	r2, #255	; 0xff
 8001154:	401a      	ands	r2, r3
 8001156:	1dfb      	adds	r3, r7, #7
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	0018      	movs	r0, r3
 800115c:	2303      	movs	r3, #3
 800115e:	4003      	ands	r3, r0
 8001160:	00db      	lsls	r3, r3, #3
 8001162:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001164:	481f      	ldr	r0, [pc, #124]	; (80011e4 <__NVIC_SetPriority+0xd4>)
 8001166:	1dfb      	adds	r3, r7, #7
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	b25b      	sxtb	r3, r3
 800116c:	089b      	lsrs	r3, r3, #2
 800116e:	430a      	orrs	r2, r1
 8001170:	33c0      	adds	r3, #192	; 0xc0
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001176:	e031      	b.n	80011dc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001178:	4a1b      	ldr	r2, [pc, #108]	; (80011e8 <__NVIC_SetPriority+0xd8>)
 800117a:	1dfb      	adds	r3, r7, #7
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	0019      	movs	r1, r3
 8001180:	230f      	movs	r3, #15
 8001182:	400b      	ands	r3, r1
 8001184:	3b08      	subs	r3, #8
 8001186:	089b      	lsrs	r3, r3, #2
 8001188:	3306      	adds	r3, #6
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	18d3      	adds	r3, r2, r3
 800118e:	3304      	adds	r3, #4
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	1dfa      	adds	r2, r7, #7
 8001194:	7812      	ldrb	r2, [r2, #0]
 8001196:	0011      	movs	r1, r2
 8001198:	2203      	movs	r2, #3
 800119a:	400a      	ands	r2, r1
 800119c:	00d2      	lsls	r2, r2, #3
 800119e:	21ff      	movs	r1, #255	; 0xff
 80011a0:	4091      	lsls	r1, r2
 80011a2:	000a      	movs	r2, r1
 80011a4:	43d2      	mvns	r2, r2
 80011a6:	401a      	ands	r2, r3
 80011a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	019b      	lsls	r3, r3, #6
 80011ae:	22ff      	movs	r2, #255	; 0xff
 80011b0:	401a      	ands	r2, r3
 80011b2:	1dfb      	adds	r3, r7, #7
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	0018      	movs	r0, r3
 80011b8:	2303      	movs	r3, #3
 80011ba:	4003      	ands	r3, r0
 80011bc:	00db      	lsls	r3, r3, #3
 80011be:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011c0:	4809      	ldr	r0, [pc, #36]	; (80011e8 <__NVIC_SetPriority+0xd8>)
 80011c2:	1dfb      	adds	r3, r7, #7
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	001c      	movs	r4, r3
 80011c8:	230f      	movs	r3, #15
 80011ca:	4023      	ands	r3, r4
 80011cc:	3b08      	subs	r3, #8
 80011ce:	089b      	lsrs	r3, r3, #2
 80011d0:	430a      	orrs	r2, r1
 80011d2:	3306      	adds	r3, #6
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	18c3      	adds	r3, r0, r3
 80011d8:	3304      	adds	r3, #4
 80011da:	601a      	str	r2, [r3, #0]
}
 80011dc:	46c0      	nop			; (mov r8, r8)
 80011de:	46bd      	mov	sp, r7
 80011e0:	b003      	add	sp, #12
 80011e2:	bd90      	pop	{r4, r7, pc}
 80011e4:	e000e100 	.word	0xe000e100
 80011e8:	e000ed00 	.word	0xe000ed00

080011ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	1e5a      	subs	r2, r3, #1
 80011f8:	2380      	movs	r3, #128	; 0x80
 80011fa:	045b      	lsls	r3, r3, #17
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d301      	bcc.n	8001204 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001200:	2301      	movs	r3, #1
 8001202:	e010      	b.n	8001226 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001204:	4b0a      	ldr	r3, [pc, #40]	; (8001230 <SysTick_Config+0x44>)
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	3a01      	subs	r2, #1
 800120a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800120c:	2301      	movs	r3, #1
 800120e:	425b      	negs	r3, r3
 8001210:	2103      	movs	r1, #3
 8001212:	0018      	movs	r0, r3
 8001214:	f7ff ff7c 	bl	8001110 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001218:	4b05      	ldr	r3, [pc, #20]	; (8001230 <SysTick_Config+0x44>)
 800121a:	2200      	movs	r2, #0
 800121c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800121e:	4b04      	ldr	r3, [pc, #16]	; (8001230 <SysTick_Config+0x44>)
 8001220:	2207      	movs	r2, #7
 8001222:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001224:	2300      	movs	r3, #0
}
 8001226:	0018      	movs	r0, r3
 8001228:	46bd      	mov	sp, r7
 800122a:	b002      	add	sp, #8
 800122c:	bd80      	pop	{r7, pc}
 800122e:	46c0      	nop			; (mov r8, r8)
 8001230:	e000e010 	.word	0xe000e010

08001234 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	60b9      	str	r1, [r7, #8]
 800123c:	607a      	str	r2, [r7, #4]
 800123e:	210f      	movs	r1, #15
 8001240:	187b      	adds	r3, r7, r1
 8001242:	1c02      	adds	r2, r0, #0
 8001244:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001246:	68ba      	ldr	r2, [r7, #8]
 8001248:	187b      	adds	r3, r7, r1
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	b25b      	sxtb	r3, r3
 800124e:	0011      	movs	r1, r2
 8001250:	0018      	movs	r0, r3
 8001252:	f7ff ff5d 	bl	8001110 <__NVIC_SetPriority>
}
 8001256:	46c0      	nop			; (mov r8, r8)
 8001258:	46bd      	mov	sp, r7
 800125a:	b004      	add	sp, #16
 800125c:	bd80      	pop	{r7, pc}

0800125e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800125e:	b580      	push	{r7, lr}
 8001260:	b082      	sub	sp, #8
 8001262:	af00      	add	r7, sp, #0
 8001264:	0002      	movs	r2, r0
 8001266:	1dfb      	adds	r3, r7, #7
 8001268:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800126a:	1dfb      	adds	r3, r7, #7
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	b25b      	sxtb	r3, r3
 8001270:	0018      	movs	r0, r3
 8001272:	f7ff ff33 	bl	80010dc <__NVIC_EnableIRQ>
}
 8001276:	46c0      	nop			; (mov r8, r8)
 8001278:	46bd      	mov	sp, r7
 800127a:	b002      	add	sp, #8
 800127c:	bd80      	pop	{r7, pc}

0800127e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	0018      	movs	r0, r3
 800128a:	f7ff ffaf 	bl	80011ec <SysTick_Config>
 800128e:	0003      	movs	r3, r0
}
 8001290:	0018      	movs	r0, r3
 8001292:	46bd      	mov	sp, r7
 8001294:	b002      	add	sp, #8
 8001296:	bd80      	pop	{r7, pc}

08001298 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d101      	bne.n	80012aa <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e050      	b.n	800134c <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2225      	movs	r2, #37	; 0x25
 80012ae:	5c9b      	ldrb	r3, [r3, r2]
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	d008      	beq.n	80012c8 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2204      	movs	r2, #4
 80012ba:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2224      	movs	r2, #36	; 0x24
 80012c0:	2100      	movs	r1, #0
 80012c2:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e041      	b.n	800134c <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	210e      	movs	r1, #14
 80012d4:	438a      	bics	r2, r1
 80012d6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012e2:	491c      	ldr	r1, [pc, #112]	; (8001354 <HAL_DMA_Abort+0xbc>)
 80012e4:	400a      	ands	r2, r1
 80012e6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	2101      	movs	r1, #1
 80012f4:	438a      	bics	r2, r1
 80012f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80012f8:	4b17      	ldr	r3, [pc, #92]	; (8001358 <HAL_DMA_Abort+0xc0>)
 80012fa:	6859      	ldr	r1, [r3, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001300:	221c      	movs	r2, #28
 8001302:	4013      	ands	r3, r2
 8001304:	2201      	movs	r2, #1
 8001306:	409a      	lsls	r2, r3
 8001308:	4b13      	ldr	r3, [pc, #76]	; (8001358 <HAL_DMA_Abort+0xc0>)
 800130a:	430a      	orrs	r2, r1
 800130c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001316:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800131c:	2b00      	cmp	r3, #0
 800131e:	d00c      	beq.n	800133a <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800132a:	490a      	ldr	r1, [pc, #40]	; (8001354 <HAL_DMA_Abort+0xbc>)
 800132c:	400a      	ands	r2, r1
 800132e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001338:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2225      	movs	r2, #37	; 0x25
 800133e:	2101      	movs	r1, #1
 8001340:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2224      	movs	r2, #36	; 0x24
 8001346:	2100      	movs	r1, #0
 8001348:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800134a:	2300      	movs	r3, #0
}
 800134c:	0018      	movs	r0, r3
 800134e:	46bd      	mov	sp, r7
 8001350:	b002      	add	sp, #8
 8001352:	bd80      	pop	{r7, pc}
 8001354:	fffffeff 	.word	0xfffffeff
 8001358:	40020000 	.word	0x40020000

0800135c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001364:	210f      	movs	r1, #15
 8001366:	187b      	adds	r3, r7, r1
 8001368:	2200      	movs	r2, #0
 800136a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2225      	movs	r2, #37	; 0x25
 8001370:	5c9b      	ldrb	r3, [r3, r2]
 8001372:	b2db      	uxtb	r3, r3
 8001374:	2b02      	cmp	r3, #2
 8001376:	d006      	beq.n	8001386 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2204      	movs	r2, #4
 800137c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800137e:	187b      	adds	r3, r7, r1
 8001380:	2201      	movs	r2, #1
 8001382:	701a      	strb	r2, [r3, #0]
 8001384:	e049      	b.n	800141a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	210e      	movs	r1, #14
 8001392:	438a      	bics	r2, r1
 8001394:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2101      	movs	r1, #1
 80013a2:	438a      	bics	r2, r1
 80013a4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013b0:	491d      	ldr	r1, [pc, #116]	; (8001428 <HAL_DMA_Abort_IT+0xcc>)
 80013b2:	400a      	ands	r2, r1
 80013b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80013b6:	4b1d      	ldr	r3, [pc, #116]	; (800142c <HAL_DMA_Abort_IT+0xd0>)
 80013b8:	6859      	ldr	r1, [r3, #4]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013be:	221c      	movs	r2, #28
 80013c0:	4013      	ands	r3, r2
 80013c2:	2201      	movs	r2, #1
 80013c4:	409a      	lsls	r2, r3
 80013c6:	4b19      	ldr	r3, [pc, #100]	; (800142c <HAL_DMA_Abort_IT+0xd0>)
 80013c8:	430a      	orrs	r2, r1
 80013ca:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80013d4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d00c      	beq.n	80013f8 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013e8:	490f      	ldr	r1, [pc, #60]	; (8001428 <HAL_DMA_Abort_IT+0xcc>)
 80013ea:	400a      	ands	r2, r1
 80013ec:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80013f6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2225      	movs	r2, #37	; 0x25
 80013fc:	2101      	movs	r1, #1
 80013fe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2224      	movs	r2, #36	; 0x24
 8001404:	2100      	movs	r1, #0
 8001406:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800140c:	2b00      	cmp	r3, #0
 800140e:	d004      	beq.n	800141a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	0010      	movs	r0, r2
 8001418:	4798      	blx	r3
    }
  }
  return status;
 800141a:	230f      	movs	r3, #15
 800141c:	18fb      	adds	r3, r7, r3
 800141e:	781b      	ldrb	r3, [r3, #0]
}
 8001420:	0018      	movs	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	b004      	add	sp, #16
 8001426:	bd80      	pop	{r7, pc}
 8001428:	fffffeff 	.word	0xfffffeff
 800142c:	40020000 	.word	0x40020000

08001430 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b086      	sub	sp, #24
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800143a:	2300      	movs	r3, #0
 800143c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800143e:	e147      	b.n	80016d0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2101      	movs	r1, #1
 8001446:	697a      	ldr	r2, [r7, #20]
 8001448:	4091      	lsls	r1, r2
 800144a:	000a      	movs	r2, r1
 800144c:	4013      	ands	r3, r2
 800144e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d100      	bne.n	8001458 <HAL_GPIO_Init+0x28>
 8001456:	e138      	b.n	80016ca <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	2203      	movs	r2, #3
 800145e:	4013      	ands	r3, r2
 8001460:	2b01      	cmp	r3, #1
 8001462:	d005      	beq.n	8001470 <HAL_GPIO_Init+0x40>
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	2203      	movs	r2, #3
 800146a:	4013      	ands	r3, r2
 800146c:	2b02      	cmp	r3, #2
 800146e:	d130      	bne.n	80014d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	2203      	movs	r2, #3
 800147c:	409a      	lsls	r2, r3
 800147e:	0013      	movs	r3, r2
 8001480:	43da      	mvns	r2, r3
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	4013      	ands	r3, r2
 8001486:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	68da      	ldr	r2, [r3, #12]
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	409a      	lsls	r2, r3
 8001492:	0013      	movs	r3, r2
 8001494:	693a      	ldr	r2, [r7, #16]
 8001496:	4313      	orrs	r3, r2
 8001498:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	693a      	ldr	r2, [r7, #16]
 800149e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014a6:	2201      	movs	r2, #1
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	409a      	lsls	r2, r3
 80014ac:	0013      	movs	r3, r2
 80014ae:	43da      	mvns	r2, r3
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	4013      	ands	r3, r2
 80014b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	091b      	lsrs	r3, r3, #4
 80014bc:	2201      	movs	r2, #1
 80014be:	401a      	ands	r2, r3
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	409a      	lsls	r2, r3
 80014c4:	0013      	movs	r3, r2
 80014c6:	693a      	ldr	r2, [r7, #16]
 80014c8:	4313      	orrs	r3, r2
 80014ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	693a      	ldr	r2, [r7, #16]
 80014d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	2203      	movs	r2, #3
 80014d8:	4013      	ands	r3, r2
 80014da:	2b03      	cmp	r3, #3
 80014dc:	d017      	beq.n	800150e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	005b      	lsls	r3, r3, #1
 80014e8:	2203      	movs	r2, #3
 80014ea:	409a      	lsls	r2, r3
 80014ec:	0013      	movs	r3, r2
 80014ee:	43da      	mvns	r2, r3
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	4013      	ands	r3, r2
 80014f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	689a      	ldr	r2, [r3, #8]
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	005b      	lsls	r3, r3, #1
 80014fe:	409a      	lsls	r2, r3
 8001500:	0013      	movs	r3, r2
 8001502:	693a      	ldr	r2, [r7, #16]
 8001504:	4313      	orrs	r3, r2
 8001506:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	693a      	ldr	r2, [r7, #16]
 800150c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	2203      	movs	r2, #3
 8001514:	4013      	ands	r3, r2
 8001516:	2b02      	cmp	r3, #2
 8001518:	d123      	bne.n	8001562 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	08da      	lsrs	r2, r3, #3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	3208      	adds	r2, #8
 8001522:	0092      	lsls	r2, r2, #2
 8001524:	58d3      	ldr	r3, [r2, r3]
 8001526:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	2207      	movs	r2, #7
 800152c:	4013      	ands	r3, r2
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	220f      	movs	r2, #15
 8001532:	409a      	lsls	r2, r3
 8001534:	0013      	movs	r3, r2
 8001536:	43da      	mvns	r2, r3
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	4013      	ands	r3, r2
 800153c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	691a      	ldr	r2, [r3, #16]
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	2107      	movs	r1, #7
 8001546:	400b      	ands	r3, r1
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	409a      	lsls	r2, r3
 800154c:	0013      	movs	r3, r2
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	4313      	orrs	r3, r2
 8001552:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	08da      	lsrs	r2, r3, #3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	3208      	adds	r2, #8
 800155c:	0092      	lsls	r2, r2, #2
 800155e:	6939      	ldr	r1, [r7, #16]
 8001560:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	2203      	movs	r2, #3
 800156e:	409a      	lsls	r2, r3
 8001570:	0013      	movs	r3, r2
 8001572:	43da      	mvns	r2, r3
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	4013      	ands	r3, r2
 8001578:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	2203      	movs	r2, #3
 8001580:	401a      	ands	r2, r3
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	409a      	lsls	r2, r3
 8001588:	0013      	movs	r3, r2
 800158a:	693a      	ldr	r2, [r7, #16]
 800158c:	4313      	orrs	r3, r2
 800158e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	693a      	ldr	r2, [r7, #16]
 8001594:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685a      	ldr	r2, [r3, #4]
 800159a:	23c0      	movs	r3, #192	; 0xc0
 800159c:	029b      	lsls	r3, r3, #10
 800159e:	4013      	ands	r3, r2
 80015a0:	d100      	bne.n	80015a4 <HAL_GPIO_Init+0x174>
 80015a2:	e092      	b.n	80016ca <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80015a4:	4a50      	ldr	r2, [pc, #320]	; (80016e8 <HAL_GPIO_Init+0x2b8>)
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	089b      	lsrs	r3, r3, #2
 80015aa:	3318      	adds	r3, #24
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	589b      	ldr	r3, [r3, r2]
 80015b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	2203      	movs	r2, #3
 80015b6:	4013      	ands	r3, r2
 80015b8:	00db      	lsls	r3, r3, #3
 80015ba:	220f      	movs	r2, #15
 80015bc:	409a      	lsls	r2, r3
 80015be:	0013      	movs	r3, r2
 80015c0:	43da      	mvns	r2, r3
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	4013      	ands	r3, r2
 80015c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	23a0      	movs	r3, #160	; 0xa0
 80015cc:	05db      	lsls	r3, r3, #23
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d013      	beq.n	80015fa <HAL_GPIO_Init+0x1ca>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a45      	ldr	r2, [pc, #276]	; (80016ec <HAL_GPIO_Init+0x2bc>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d00d      	beq.n	80015f6 <HAL_GPIO_Init+0x1c6>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4a44      	ldr	r2, [pc, #272]	; (80016f0 <HAL_GPIO_Init+0x2c0>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d007      	beq.n	80015f2 <HAL_GPIO_Init+0x1c2>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4a43      	ldr	r2, [pc, #268]	; (80016f4 <HAL_GPIO_Init+0x2c4>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d101      	bne.n	80015ee <HAL_GPIO_Init+0x1be>
 80015ea:	2303      	movs	r3, #3
 80015ec:	e006      	b.n	80015fc <HAL_GPIO_Init+0x1cc>
 80015ee:	2305      	movs	r3, #5
 80015f0:	e004      	b.n	80015fc <HAL_GPIO_Init+0x1cc>
 80015f2:	2302      	movs	r3, #2
 80015f4:	e002      	b.n	80015fc <HAL_GPIO_Init+0x1cc>
 80015f6:	2301      	movs	r3, #1
 80015f8:	e000      	b.n	80015fc <HAL_GPIO_Init+0x1cc>
 80015fa:	2300      	movs	r3, #0
 80015fc:	697a      	ldr	r2, [r7, #20]
 80015fe:	2103      	movs	r1, #3
 8001600:	400a      	ands	r2, r1
 8001602:	00d2      	lsls	r2, r2, #3
 8001604:	4093      	lsls	r3, r2
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	4313      	orrs	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800160c:	4936      	ldr	r1, [pc, #216]	; (80016e8 <HAL_GPIO_Init+0x2b8>)
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	089b      	lsrs	r3, r3, #2
 8001612:	3318      	adds	r3, #24
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800161a:	4b33      	ldr	r3, [pc, #204]	; (80016e8 <HAL_GPIO_Init+0x2b8>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	43da      	mvns	r2, r3
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	4013      	ands	r3, r2
 8001628:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	685a      	ldr	r2, [r3, #4]
 800162e:	2380      	movs	r3, #128	; 0x80
 8001630:	035b      	lsls	r3, r3, #13
 8001632:	4013      	ands	r3, r2
 8001634:	d003      	beq.n	800163e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	4313      	orrs	r3, r2
 800163c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800163e:	4b2a      	ldr	r3, [pc, #168]	; (80016e8 <HAL_GPIO_Init+0x2b8>)
 8001640:	693a      	ldr	r2, [r7, #16]
 8001642:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001644:	4b28      	ldr	r3, [pc, #160]	; (80016e8 <HAL_GPIO_Init+0x2b8>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	43da      	mvns	r2, r3
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	4013      	ands	r3, r2
 8001652:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685a      	ldr	r2, [r3, #4]
 8001658:	2380      	movs	r3, #128	; 0x80
 800165a:	039b      	lsls	r3, r3, #14
 800165c:	4013      	ands	r3, r2
 800165e:	d003      	beq.n	8001668 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	4313      	orrs	r3, r2
 8001666:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001668:	4b1f      	ldr	r3, [pc, #124]	; (80016e8 <HAL_GPIO_Init+0x2b8>)
 800166a:	693a      	ldr	r2, [r7, #16]
 800166c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800166e:	4a1e      	ldr	r2, [pc, #120]	; (80016e8 <HAL_GPIO_Init+0x2b8>)
 8001670:	2384      	movs	r3, #132	; 0x84
 8001672:	58d3      	ldr	r3, [r2, r3]
 8001674:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	43da      	mvns	r2, r3
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	4013      	ands	r3, r2
 800167e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685a      	ldr	r2, [r3, #4]
 8001684:	2380      	movs	r3, #128	; 0x80
 8001686:	029b      	lsls	r3, r3, #10
 8001688:	4013      	ands	r3, r2
 800168a:	d003      	beq.n	8001694 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800168c:	693a      	ldr	r2, [r7, #16]
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	4313      	orrs	r3, r2
 8001692:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001694:	4914      	ldr	r1, [pc, #80]	; (80016e8 <HAL_GPIO_Init+0x2b8>)
 8001696:	2284      	movs	r2, #132	; 0x84
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800169c:	4a12      	ldr	r2, [pc, #72]	; (80016e8 <HAL_GPIO_Init+0x2b8>)
 800169e:	2380      	movs	r3, #128	; 0x80
 80016a0:	58d3      	ldr	r3, [r2, r3]
 80016a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	43da      	mvns	r2, r3
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	4013      	ands	r3, r2
 80016ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685a      	ldr	r2, [r3, #4]
 80016b2:	2380      	movs	r3, #128	; 0x80
 80016b4:	025b      	lsls	r3, r3, #9
 80016b6:	4013      	ands	r3, r2
 80016b8:	d003      	beq.n	80016c2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	4313      	orrs	r3, r2
 80016c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80016c2:	4909      	ldr	r1, [pc, #36]	; (80016e8 <HAL_GPIO_Init+0x2b8>)
 80016c4:	2280      	movs	r2, #128	; 0x80
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	3301      	adds	r3, #1
 80016ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	40da      	lsrs	r2, r3
 80016d8:	1e13      	subs	r3, r2, #0
 80016da:	d000      	beq.n	80016de <HAL_GPIO_Init+0x2ae>
 80016dc:	e6b0      	b.n	8001440 <HAL_GPIO_Init+0x10>
  }
}
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	46c0      	nop			; (mov r8, r8)
 80016e2:	46bd      	mov	sp, r7
 80016e4:	b006      	add	sp, #24
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40021800 	.word	0x40021800
 80016ec:	50000400 	.word	0x50000400
 80016f0:	50000800 	.word	0x50000800
 80016f4:	50000c00 	.word	0x50000c00

080016f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	0008      	movs	r0, r1
 8001702:	0011      	movs	r1, r2
 8001704:	1cbb      	adds	r3, r7, #2
 8001706:	1c02      	adds	r2, r0, #0
 8001708:	801a      	strh	r2, [r3, #0]
 800170a:	1c7b      	adds	r3, r7, #1
 800170c:	1c0a      	adds	r2, r1, #0
 800170e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001710:	1c7b      	adds	r3, r7, #1
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d004      	beq.n	8001722 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001718:	1cbb      	adds	r3, r7, #2
 800171a:	881a      	ldrh	r2, [r3, #0]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001720:	e003      	b.n	800172a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001722:	1cbb      	adds	r3, r7, #2
 8001724:	881a      	ldrh	r2, [r3, #0]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	629a      	str	r2, [r3, #40]	; 0x28
}
 800172a:	46c0      	nop			; (mov r8, r8)
 800172c:	46bd      	mov	sp, r7
 800172e:	b002      	add	sp, #8
 8001730:	bd80      	pop	{r7, pc}
	...

08001734 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800173c:	4b19      	ldr	r3, [pc, #100]	; (80017a4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a19      	ldr	r2, [pc, #100]	; (80017a8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001742:	4013      	ands	r3, r2
 8001744:	0019      	movs	r1, r3
 8001746:	4b17      	ldr	r3, [pc, #92]	; (80017a4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	430a      	orrs	r2, r1
 800174c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	2380      	movs	r3, #128	; 0x80
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	429a      	cmp	r2, r3
 8001756:	d11f      	bne.n	8001798 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001758:	4b14      	ldr	r3, [pc, #80]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0x78>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	0013      	movs	r3, r2
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	189b      	adds	r3, r3, r2
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	4912      	ldr	r1, [pc, #72]	; (80017b0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001766:	0018      	movs	r0, r3
 8001768:	f7fe fccc 	bl	8000104 <__udivsi3>
 800176c:	0003      	movs	r3, r0
 800176e:	3301      	adds	r3, #1
 8001770:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001772:	e008      	b.n	8001786 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d003      	beq.n	8001782 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	3b01      	subs	r3, #1
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	e001      	b.n	8001786 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e009      	b.n	800179a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001786:	4b07      	ldr	r3, [pc, #28]	; (80017a4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001788:	695a      	ldr	r2, [r3, #20]
 800178a:	2380      	movs	r3, #128	; 0x80
 800178c:	00db      	lsls	r3, r3, #3
 800178e:	401a      	ands	r2, r3
 8001790:	2380      	movs	r3, #128	; 0x80
 8001792:	00db      	lsls	r3, r3, #3
 8001794:	429a      	cmp	r2, r3
 8001796:	d0ed      	beq.n	8001774 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001798:	2300      	movs	r3, #0
}
 800179a:	0018      	movs	r0, r3
 800179c:	46bd      	mov	sp, r7
 800179e:	b004      	add	sp, #16
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	46c0      	nop			; (mov r8, r8)
 80017a4:	40007000 	.word	0x40007000
 80017a8:	fffff9ff 	.word	0xfffff9ff
 80017ac:	20000000 	.word	0x20000000
 80017b0:	000f4240 	.word	0x000f4240

080017b4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80017b8:	4b03      	ldr	r3, [pc, #12]	; (80017c8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80017ba:	689a      	ldr	r2, [r3, #8]
 80017bc:	23e0      	movs	r3, #224	; 0xe0
 80017be:	01db      	lsls	r3, r3, #7
 80017c0:	4013      	ands	r3, r2
}
 80017c2:	0018      	movs	r0, r3
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40021000 	.word	0x40021000

080017cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b088      	sub	sp, #32
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e2fe      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	2201      	movs	r2, #1
 80017e4:	4013      	ands	r3, r2
 80017e6:	d100      	bne.n	80017ea <HAL_RCC_OscConfig+0x1e>
 80017e8:	e07c      	b.n	80018e4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017ea:	4bc3      	ldr	r3, [pc, #780]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	2238      	movs	r2, #56	; 0x38
 80017f0:	4013      	ands	r3, r2
 80017f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017f4:	4bc0      	ldr	r3, [pc, #768]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	2203      	movs	r2, #3
 80017fa:	4013      	ands	r3, r2
 80017fc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	2b10      	cmp	r3, #16
 8001802:	d102      	bne.n	800180a <HAL_RCC_OscConfig+0x3e>
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	2b03      	cmp	r3, #3
 8001808:	d002      	beq.n	8001810 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800180a:	69bb      	ldr	r3, [r7, #24]
 800180c:	2b08      	cmp	r3, #8
 800180e:	d10b      	bne.n	8001828 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001810:	4bb9      	ldr	r3, [pc, #740]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	2380      	movs	r3, #128	; 0x80
 8001816:	029b      	lsls	r3, r3, #10
 8001818:	4013      	ands	r3, r2
 800181a:	d062      	beq.n	80018e2 <HAL_RCC_OscConfig+0x116>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d15e      	bne.n	80018e2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001824:	2301      	movs	r3, #1
 8001826:	e2d9      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685a      	ldr	r2, [r3, #4]
 800182c:	2380      	movs	r3, #128	; 0x80
 800182e:	025b      	lsls	r3, r3, #9
 8001830:	429a      	cmp	r2, r3
 8001832:	d107      	bne.n	8001844 <HAL_RCC_OscConfig+0x78>
 8001834:	4bb0      	ldr	r3, [pc, #704]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	4baf      	ldr	r3, [pc, #700]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 800183a:	2180      	movs	r1, #128	; 0x80
 800183c:	0249      	lsls	r1, r1, #9
 800183e:	430a      	orrs	r2, r1
 8001840:	601a      	str	r2, [r3, #0]
 8001842:	e020      	b.n	8001886 <HAL_RCC_OscConfig+0xba>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685a      	ldr	r2, [r3, #4]
 8001848:	23a0      	movs	r3, #160	; 0xa0
 800184a:	02db      	lsls	r3, r3, #11
 800184c:	429a      	cmp	r2, r3
 800184e:	d10e      	bne.n	800186e <HAL_RCC_OscConfig+0xa2>
 8001850:	4ba9      	ldr	r3, [pc, #676]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	4ba8      	ldr	r3, [pc, #672]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001856:	2180      	movs	r1, #128	; 0x80
 8001858:	02c9      	lsls	r1, r1, #11
 800185a:	430a      	orrs	r2, r1
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	4ba6      	ldr	r3, [pc, #664]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	4ba5      	ldr	r3, [pc, #660]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001864:	2180      	movs	r1, #128	; 0x80
 8001866:	0249      	lsls	r1, r1, #9
 8001868:	430a      	orrs	r2, r1
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	e00b      	b.n	8001886 <HAL_RCC_OscConfig+0xba>
 800186e:	4ba2      	ldr	r3, [pc, #648]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	4ba1      	ldr	r3, [pc, #644]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001874:	49a1      	ldr	r1, [pc, #644]	; (8001afc <HAL_RCC_OscConfig+0x330>)
 8001876:	400a      	ands	r2, r1
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	4b9f      	ldr	r3, [pc, #636]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	4b9e      	ldr	r3, [pc, #632]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001880:	499f      	ldr	r1, [pc, #636]	; (8001b00 <HAL_RCC_OscConfig+0x334>)
 8001882:	400a      	ands	r2, r1
 8001884:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d014      	beq.n	80018b8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800188e:	f7ff fc05 	bl	800109c <HAL_GetTick>
 8001892:	0003      	movs	r3, r0
 8001894:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001896:	e008      	b.n	80018aa <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001898:	f7ff fc00 	bl	800109c <HAL_GetTick>
 800189c:	0002      	movs	r2, r0
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	2b64      	cmp	r3, #100	; 0x64
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e298      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018aa:	4b93      	ldr	r3, [pc, #588]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	2380      	movs	r3, #128	; 0x80
 80018b0:	029b      	lsls	r3, r3, #10
 80018b2:	4013      	ands	r3, r2
 80018b4:	d0f0      	beq.n	8001898 <HAL_RCC_OscConfig+0xcc>
 80018b6:	e015      	b.n	80018e4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018b8:	f7ff fbf0 	bl	800109c <HAL_GetTick>
 80018bc:	0003      	movs	r3, r0
 80018be:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018c0:	e008      	b.n	80018d4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018c2:	f7ff fbeb 	bl	800109c <HAL_GetTick>
 80018c6:	0002      	movs	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b64      	cmp	r3, #100	; 0x64
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e283      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018d4:	4b88      	ldr	r3, [pc, #544]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	2380      	movs	r3, #128	; 0x80
 80018da:	029b      	lsls	r3, r3, #10
 80018dc:	4013      	ands	r3, r2
 80018de:	d1f0      	bne.n	80018c2 <HAL_RCC_OscConfig+0xf6>
 80018e0:	e000      	b.n	80018e4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018e2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2202      	movs	r2, #2
 80018ea:	4013      	ands	r3, r2
 80018ec:	d100      	bne.n	80018f0 <HAL_RCC_OscConfig+0x124>
 80018ee:	e099      	b.n	8001a24 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018f0:	4b81      	ldr	r3, [pc, #516]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	2238      	movs	r2, #56	; 0x38
 80018f6:	4013      	ands	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018fa:	4b7f      	ldr	r3, [pc, #508]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	2203      	movs	r2, #3
 8001900:	4013      	ands	r3, r2
 8001902:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	2b10      	cmp	r3, #16
 8001908:	d102      	bne.n	8001910 <HAL_RCC_OscConfig+0x144>
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	2b02      	cmp	r3, #2
 800190e:	d002      	beq.n	8001916 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d135      	bne.n	8001982 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001916:	4b78      	ldr	r3, [pc, #480]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	2380      	movs	r3, #128	; 0x80
 800191c:	00db      	lsls	r3, r3, #3
 800191e:	4013      	ands	r3, r2
 8001920:	d005      	beq.n	800192e <HAL_RCC_OscConfig+0x162>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	68db      	ldr	r3, [r3, #12]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e256      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800192e:	4b72      	ldr	r3, [pc, #456]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	4a74      	ldr	r2, [pc, #464]	; (8001b04 <HAL_RCC_OscConfig+0x338>)
 8001934:	4013      	ands	r3, r2
 8001936:	0019      	movs	r1, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	695b      	ldr	r3, [r3, #20]
 800193c:	021a      	lsls	r2, r3, #8
 800193e:	4b6e      	ldr	r3, [pc, #440]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001940:	430a      	orrs	r2, r1
 8001942:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d112      	bne.n	8001970 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800194a:	4b6b      	ldr	r3, [pc, #428]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a6e      	ldr	r2, [pc, #440]	; (8001b08 <HAL_RCC_OscConfig+0x33c>)
 8001950:	4013      	ands	r3, r2
 8001952:	0019      	movs	r1, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	691a      	ldr	r2, [r3, #16]
 8001958:	4b67      	ldr	r3, [pc, #412]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 800195a:	430a      	orrs	r2, r1
 800195c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800195e:	4b66      	ldr	r3, [pc, #408]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	0adb      	lsrs	r3, r3, #11
 8001964:	2207      	movs	r2, #7
 8001966:	4013      	ands	r3, r2
 8001968:	4a68      	ldr	r2, [pc, #416]	; (8001b0c <HAL_RCC_OscConfig+0x340>)
 800196a:	40da      	lsrs	r2, r3
 800196c:	4b68      	ldr	r3, [pc, #416]	; (8001b10 <HAL_RCC_OscConfig+0x344>)
 800196e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001970:	4b68      	ldr	r3, [pc, #416]	; (8001b14 <HAL_RCC_OscConfig+0x348>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	0018      	movs	r0, r3
 8001976:	f7ff fb35 	bl	8000fe4 <HAL_InitTick>
 800197a:	1e03      	subs	r3, r0, #0
 800197c:	d051      	beq.n	8001a22 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e22c      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	68db      	ldr	r3, [r3, #12]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d030      	beq.n	80019ec <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800198a:	4b5b      	ldr	r3, [pc, #364]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a5e      	ldr	r2, [pc, #376]	; (8001b08 <HAL_RCC_OscConfig+0x33c>)
 8001990:	4013      	ands	r3, r2
 8001992:	0019      	movs	r1, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	691a      	ldr	r2, [r3, #16]
 8001998:	4b57      	ldr	r3, [pc, #348]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 800199a:	430a      	orrs	r2, r1
 800199c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800199e:	4b56      	ldr	r3, [pc, #344]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	4b55      	ldr	r3, [pc, #340]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 80019a4:	2180      	movs	r1, #128	; 0x80
 80019a6:	0049      	lsls	r1, r1, #1
 80019a8:	430a      	orrs	r2, r1
 80019aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ac:	f7ff fb76 	bl	800109c <HAL_GetTick>
 80019b0:	0003      	movs	r3, r0
 80019b2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019b4:	e008      	b.n	80019c8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019b6:	f7ff fb71 	bl	800109c <HAL_GetTick>
 80019ba:	0002      	movs	r2, r0
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d901      	bls.n	80019c8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80019c4:	2303      	movs	r3, #3
 80019c6:	e209      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019c8:	4b4b      	ldr	r3, [pc, #300]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	2380      	movs	r3, #128	; 0x80
 80019ce:	00db      	lsls	r3, r3, #3
 80019d0:	4013      	ands	r3, r2
 80019d2:	d0f0      	beq.n	80019b6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019d4:	4b48      	ldr	r3, [pc, #288]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	4a4a      	ldr	r2, [pc, #296]	; (8001b04 <HAL_RCC_OscConfig+0x338>)
 80019da:	4013      	ands	r3, r2
 80019dc:	0019      	movs	r1, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	695b      	ldr	r3, [r3, #20]
 80019e2:	021a      	lsls	r2, r3, #8
 80019e4:	4b44      	ldr	r3, [pc, #272]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 80019e6:	430a      	orrs	r2, r1
 80019e8:	605a      	str	r2, [r3, #4]
 80019ea:	e01b      	b.n	8001a24 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80019ec:	4b42      	ldr	r3, [pc, #264]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	4b41      	ldr	r3, [pc, #260]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 80019f2:	4949      	ldr	r1, [pc, #292]	; (8001b18 <HAL_RCC_OscConfig+0x34c>)
 80019f4:	400a      	ands	r2, r1
 80019f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f8:	f7ff fb50 	bl	800109c <HAL_GetTick>
 80019fc:	0003      	movs	r3, r0
 80019fe:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a00:	e008      	b.n	8001a14 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a02:	f7ff fb4b 	bl	800109c <HAL_GetTick>
 8001a06:	0002      	movs	r2, r0
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d901      	bls.n	8001a14 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e1e3      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a14:	4b38      	ldr	r3, [pc, #224]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	2380      	movs	r3, #128	; 0x80
 8001a1a:	00db      	lsls	r3, r3, #3
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	d1f0      	bne.n	8001a02 <HAL_RCC_OscConfig+0x236>
 8001a20:	e000      	b.n	8001a24 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a22:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2208      	movs	r2, #8
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	d047      	beq.n	8001abe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001a2e:	4b32      	ldr	r3, [pc, #200]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	2238      	movs	r2, #56	; 0x38
 8001a34:	4013      	ands	r3, r2
 8001a36:	2b18      	cmp	r3, #24
 8001a38:	d10a      	bne.n	8001a50 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001a3a:	4b2f      	ldr	r3, [pc, #188]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001a3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a3e:	2202      	movs	r2, #2
 8001a40:	4013      	ands	r3, r2
 8001a42:	d03c      	beq.n	8001abe <HAL_RCC_OscConfig+0x2f2>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d138      	bne.n	8001abe <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e1c5      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d019      	beq.n	8001a8c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001a58:	4b27      	ldr	r3, [pc, #156]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001a5a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a5c:	4b26      	ldr	r3, [pc, #152]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001a5e:	2101      	movs	r1, #1
 8001a60:	430a      	orrs	r2, r1
 8001a62:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a64:	f7ff fb1a 	bl	800109c <HAL_GetTick>
 8001a68:	0003      	movs	r3, r0
 8001a6a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a6c:	e008      	b.n	8001a80 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a6e:	f7ff fb15 	bl	800109c <HAL_GetTick>
 8001a72:	0002      	movs	r2, r0
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d901      	bls.n	8001a80 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e1ad      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a80:	4b1d      	ldr	r3, [pc, #116]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001a82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a84:	2202      	movs	r2, #2
 8001a86:	4013      	ands	r3, r2
 8001a88:	d0f1      	beq.n	8001a6e <HAL_RCC_OscConfig+0x2a2>
 8001a8a:	e018      	b.n	8001abe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001a8c:	4b1a      	ldr	r3, [pc, #104]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001a8e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a90:	4b19      	ldr	r3, [pc, #100]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001a92:	2101      	movs	r1, #1
 8001a94:	438a      	bics	r2, r1
 8001a96:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a98:	f7ff fb00 	bl	800109c <HAL_GetTick>
 8001a9c:	0003      	movs	r3, r0
 8001a9e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aa2:	f7ff fafb 	bl	800109c <HAL_GetTick>
 8001aa6:	0002      	movs	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e193      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ab4:	4b10      	ldr	r3, [pc, #64]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001ab6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ab8:	2202      	movs	r2, #2
 8001aba:	4013      	ands	r3, r2
 8001abc:	d1f1      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2204      	movs	r2, #4
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	d100      	bne.n	8001aca <HAL_RCC_OscConfig+0x2fe>
 8001ac8:	e0c6      	b.n	8001c58 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001aca:	231f      	movs	r3, #31
 8001acc:	18fb      	adds	r3, r7, r3
 8001ace:	2200      	movs	r2, #0
 8001ad0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001ad2:	4b09      	ldr	r3, [pc, #36]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	2238      	movs	r2, #56	; 0x38
 8001ad8:	4013      	ands	r3, r2
 8001ada:	2b20      	cmp	r3, #32
 8001adc:	d11e      	bne.n	8001b1c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001ade:	4b06      	ldr	r3, [pc, #24]	; (8001af8 <HAL_RCC_OscConfig+0x32c>)
 8001ae0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ae2:	2202      	movs	r2, #2
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	d100      	bne.n	8001aea <HAL_RCC_OscConfig+0x31e>
 8001ae8:	e0b6      	b.n	8001c58 <HAL_RCC_OscConfig+0x48c>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d000      	beq.n	8001af4 <HAL_RCC_OscConfig+0x328>
 8001af2:	e0b1      	b.n	8001c58 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e171      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
 8001af8:	40021000 	.word	0x40021000
 8001afc:	fffeffff 	.word	0xfffeffff
 8001b00:	fffbffff 	.word	0xfffbffff
 8001b04:	ffff80ff 	.word	0xffff80ff
 8001b08:	ffffc7ff 	.word	0xffffc7ff
 8001b0c:	00f42400 	.word	0x00f42400
 8001b10:	20000000 	.word	0x20000000
 8001b14:	20000008 	.word	0x20000008
 8001b18:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001b1c:	4bb1      	ldr	r3, [pc, #708]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001b1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b20:	2380      	movs	r3, #128	; 0x80
 8001b22:	055b      	lsls	r3, r3, #21
 8001b24:	4013      	ands	r3, r2
 8001b26:	d101      	bne.n	8001b2c <HAL_RCC_OscConfig+0x360>
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e000      	b.n	8001b2e <HAL_RCC_OscConfig+0x362>
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d011      	beq.n	8001b56 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001b32:	4bac      	ldr	r3, [pc, #688]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001b34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b36:	4bab      	ldr	r3, [pc, #684]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001b38:	2180      	movs	r1, #128	; 0x80
 8001b3a:	0549      	lsls	r1, r1, #21
 8001b3c:	430a      	orrs	r2, r1
 8001b3e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001b40:	4ba8      	ldr	r3, [pc, #672]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001b42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b44:	2380      	movs	r3, #128	; 0x80
 8001b46:	055b      	lsls	r3, r3, #21
 8001b48:	4013      	ands	r3, r2
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001b4e:	231f      	movs	r3, #31
 8001b50:	18fb      	adds	r3, r7, r3
 8001b52:	2201      	movs	r2, #1
 8001b54:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b56:	4ba4      	ldr	r3, [pc, #656]	; (8001de8 <HAL_RCC_OscConfig+0x61c>)
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	2380      	movs	r3, #128	; 0x80
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	4013      	ands	r3, r2
 8001b60:	d11a      	bne.n	8001b98 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b62:	4ba1      	ldr	r3, [pc, #644]	; (8001de8 <HAL_RCC_OscConfig+0x61c>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	4ba0      	ldr	r3, [pc, #640]	; (8001de8 <HAL_RCC_OscConfig+0x61c>)
 8001b68:	2180      	movs	r1, #128	; 0x80
 8001b6a:	0049      	lsls	r1, r1, #1
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001b70:	f7ff fa94 	bl	800109c <HAL_GetTick>
 8001b74:	0003      	movs	r3, r0
 8001b76:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b78:	e008      	b.n	8001b8c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b7a:	f7ff fa8f 	bl	800109c <HAL_GetTick>
 8001b7e:	0002      	movs	r2, r0
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d901      	bls.n	8001b8c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e127      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b8c:	4b96      	ldr	r3, [pc, #600]	; (8001de8 <HAL_RCC_OscConfig+0x61c>)
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	2380      	movs	r3, #128	; 0x80
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	4013      	ands	r3, r2
 8001b96:	d0f0      	beq.n	8001b7a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d106      	bne.n	8001bae <HAL_RCC_OscConfig+0x3e2>
 8001ba0:	4b90      	ldr	r3, [pc, #576]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001ba2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ba4:	4b8f      	ldr	r3, [pc, #572]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bac:	e01c      	b.n	8001be8 <HAL_RCC_OscConfig+0x41c>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	2b05      	cmp	r3, #5
 8001bb4:	d10c      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x404>
 8001bb6:	4b8b      	ldr	r3, [pc, #556]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001bb8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bba:	4b8a      	ldr	r3, [pc, #552]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001bbc:	2104      	movs	r1, #4
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bc2:	4b88      	ldr	r3, [pc, #544]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001bc4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bc6:	4b87      	ldr	r3, [pc, #540]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001bc8:	2101      	movs	r1, #1
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bce:	e00b      	b.n	8001be8 <HAL_RCC_OscConfig+0x41c>
 8001bd0:	4b84      	ldr	r3, [pc, #528]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001bd2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bd4:	4b83      	ldr	r3, [pc, #524]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001bd6:	2101      	movs	r1, #1
 8001bd8:	438a      	bics	r2, r1
 8001bda:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bdc:	4b81      	ldr	r3, [pc, #516]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001bde:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001be0:	4b80      	ldr	r3, [pc, #512]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001be2:	2104      	movs	r1, #4
 8001be4:	438a      	bics	r2, r1
 8001be6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d014      	beq.n	8001c1a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf0:	f7ff fa54 	bl	800109c <HAL_GetTick>
 8001bf4:	0003      	movs	r3, r0
 8001bf6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bf8:	e009      	b.n	8001c0e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bfa:	f7ff fa4f 	bl	800109c <HAL_GetTick>
 8001bfe:	0002      	movs	r2, r0
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	4a79      	ldr	r2, [pc, #484]	; (8001dec <HAL_RCC_OscConfig+0x620>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d901      	bls.n	8001c0e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e0e6      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c0e:	4b75      	ldr	r3, [pc, #468]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001c10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c12:	2202      	movs	r2, #2
 8001c14:	4013      	ands	r3, r2
 8001c16:	d0f0      	beq.n	8001bfa <HAL_RCC_OscConfig+0x42e>
 8001c18:	e013      	b.n	8001c42 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1a:	f7ff fa3f 	bl	800109c <HAL_GetTick>
 8001c1e:	0003      	movs	r3, r0
 8001c20:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c22:	e009      	b.n	8001c38 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c24:	f7ff fa3a 	bl	800109c <HAL_GetTick>
 8001c28:	0002      	movs	r2, r0
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	4a6f      	ldr	r2, [pc, #444]	; (8001dec <HAL_RCC_OscConfig+0x620>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e0d1      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c38:	4b6a      	ldr	r3, [pc, #424]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001c3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c3c:	2202      	movs	r2, #2
 8001c3e:	4013      	ands	r3, r2
 8001c40:	d1f0      	bne.n	8001c24 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001c42:	231f      	movs	r3, #31
 8001c44:	18fb      	adds	r3, r7, r3
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d105      	bne.n	8001c58 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001c4c:	4b65      	ldr	r3, [pc, #404]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001c4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c50:	4b64      	ldr	r3, [pc, #400]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001c52:	4967      	ldr	r1, [pc, #412]	; (8001df0 <HAL_RCC_OscConfig+0x624>)
 8001c54:	400a      	ands	r2, r1
 8001c56:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	69db      	ldr	r3, [r3, #28]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d100      	bne.n	8001c62 <HAL_RCC_OscConfig+0x496>
 8001c60:	e0bb      	b.n	8001dda <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c62:	4b60      	ldr	r3, [pc, #384]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	2238      	movs	r2, #56	; 0x38
 8001c68:	4013      	ands	r3, r2
 8001c6a:	2b10      	cmp	r3, #16
 8001c6c:	d100      	bne.n	8001c70 <HAL_RCC_OscConfig+0x4a4>
 8001c6e:	e07b      	b.n	8001d68 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	69db      	ldr	r3, [r3, #28]
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d156      	bne.n	8001d26 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c78:	4b5a      	ldr	r3, [pc, #360]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	4b59      	ldr	r3, [pc, #356]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001c7e:	495d      	ldr	r1, [pc, #372]	; (8001df4 <HAL_RCC_OscConfig+0x628>)
 8001c80:	400a      	ands	r2, r1
 8001c82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c84:	f7ff fa0a 	bl	800109c <HAL_GetTick>
 8001c88:	0003      	movs	r3, r0
 8001c8a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c8c:	e008      	b.n	8001ca0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c8e:	f7ff fa05 	bl	800109c <HAL_GetTick>
 8001c92:	0002      	movs	r2, r0
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d901      	bls.n	8001ca0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e09d      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ca0:	4b50      	ldr	r3, [pc, #320]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	2380      	movs	r3, #128	; 0x80
 8001ca6:	049b      	lsls	r3, r3, #18
 8001ca8:	4013      	ands	r3, r2
 8001caa:	d1f0      	bne.n	8001c8e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cac:	4b4d      	ldr	r3, [pc, #308]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	4a51      	ldr	r2, [pc, #324]	; (8001df8 <HAL_RCC_OscConfig+0x62c>)
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	0019      	movs	r1, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6a1a      	ldr	r2, [r3, #32]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc4:	021b      	lsls	r3, r3, #8
 8001cc6:	431a      	orrs	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ccc:	431a      	orrs	r2, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	431a      	orrs	r2, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cd8:	431a      	orrs	r2, r3
 8001cda:	4b42      	ldr	r3, [pc, #264]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001cdc:	430a      	orrs	r2, r1
 8001cde:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ce0:	4b40      	ldr	r3, [pc, #256]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	4b3f      	ldr	r3, [pc, #252]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001ce6:	2180      	movs	r1, #128	; 0x80
 8001ce8:	0449      	lsls	r1, r1, #17
 8001cea:	430a      	orrs	r2, r1
 8001cec:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001cee:	4b3d      	ldr	r3, [pc, #244]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001cf0:	68da      	ldr	r2, [r3, #12]
 8001cf2:	4b3c      	ldr	r3, [pc, #240]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001cf4:	2180      	movs	r1, #128	; 0x80
 8001cf6:	0549      	lsls	r1, r1, #21
 8001cf8:	430a      	orrs	r2, r1
 8001cfa:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cfc:	f7ff f9ce 	bl	800109c <HAL_GetTick>
 8001d00:	0003      	movs	r3, r0
 8001d02:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d04:	e008      	b.n	8001d18 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d06:	f7ff f9c9 	bl	800109c <HAL_GetTick>
 8001d0a:	0002      	movs	r2, r0
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	2b02      	cmp	r3, #2
 8001d12:	d901      	bls.n	8001d18 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001d14:	2303      	movs	r3, #3
 8001d16:	e061      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d18:	4b32      	ldr	r3, [pc, #200]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	2380      	movs	r3, #128	; 0x80
 8001d1e:	049b      	lsls	r3, r3, #18
 8001d20:	4013      	ands	r3, r2
 8001d22:	d0f0      	beq.n	8001d06 <HAL_RCC_OscConfig+0x53a>
 8001d24:	e059      	b.n	8001dda <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d26:	4b2f      	ldr	r3, [pc, #188]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	4b2e      	ldr	r3, [pc, #184]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001d2c:	4931      	ldr	r1, [pc, #196]	; (8001df4 <HAL_RCC_OscConfig+0x628>)
 8001d2e:	400a      	ands	r2, r1
 8001d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d32:	f7ff f9b3 	bl	800109c <HAL_GetTick>
 8001d36:	0003      	movs	r3, r0
 8001d38:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d3a:	e008      	b.n	8001d4e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d3c:	f7ff f9ae 	bl	800109c <HAL_GetTick>
 8001d40:	0002      	movs	r2, r0
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e046      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d4e:	4b25      	ldr	r3, [pc, #148]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	2380      	movs	r3, #128	; 0x80
 8001d54:	049b      	lsls	r3, r3, #18
 8001d56:	4013      	ands	r3, r2
 8001d58:	d1f0      	bne.n	8001d3c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001d5a:	4b22      	ldr	r3, [pc, #136]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001d5c:	68da      	ldr	r2, [r3, #12]
 8001d5e:	4b21      	ldr	r3, [pc, #132]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001d60:	4926      	ldr	r1, [pc, #152]	; (8001dfc <HAL_RCC_OscConfig+0x630>)
 8001d62:	400a      	ands	r2, r1
 8001d64:	60da      	str	r2, [r3, #12]
 8001d66:	e038      	b.n	8001dda <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	69db      	ldr	r3, [r3, #28]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d101      	bne.n	8001d74 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e033      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001d74:	4b1b      	ldr	r3, [pc, #108]	; (8001de4 <HAL_RCC_OscConfig+0x618>)
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	2203      	movs	r2, #3
 8001d7e:	401a      	ands	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a1b      	ldr	r3, [r3, #32]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d126      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	2270      	movs	r2, #112	; 0x70
 8001d8c:	401a      	ands	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d11f      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d96:	697a      	ldr	r2, [r7, #20]
 8001d98:	23fe      	movs	r3, #254	; 0xfe
 8001d9a:	01db      	lsls	r3, r3, #7
 8001d9c:	401a      	ands	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d116      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001da8:	697a      	ldr	r2, [r7, #20]
 8001daa:	23f8      	movs	r3, #248	; 0xf8
 8001dac:	039b      	lsls	r3, r3, #14
 8001dae:	401a      	ands	r2, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d10e      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001db8:	697a      	ldr	r2, [r7, #20]
 8001dba:	23e0      	movs	r3, #224	; 0xe0
 8001dbc:	051b      	lsls	r3, r3, #20
 8001dbe:	401a      	ands	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d106      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	0f5b      	lsrs	r3, r3, #29
 8001dcc:	075a      	lsls	r2, r3, #29
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d001      	beq.n	8001dda <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e000      	b.n	8001ddc <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	0018      	movs	r0, r3
 8001dde:	46bd      	mov	sp, r7
 8001de0:	b008      	add	sp, #32
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40021000 	.word	0x40021000
 8001de8:	40007000 	.word	0x40007000
 8001dec:	00001388 	.word	0x00001388
 8001df0:	efffffff 	.word	0xefffffff
 8001df4:	feffffff 	.word	0xfeffffff
 8001df8:	11c1808c 	.word	0x11c1808c
 8001dfc:	eefefffc 	.word	0xeefefffc

08001e00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d101      	bne.n	8001e14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e0e9      	b.n	8001fe8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e14:	4b76      	ldr	r3, [pc, #472]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2207      	movs	r2, #7
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	683a      	ldr	r2, [r7, #0]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d91e      	bls.n	8001e60 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e22:	4b73      	ldr	r3, [pc, #460]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2207      	movs	r2, #7
 8001e28:	4393      	bics	r3, r2
 8001e2a:	0019      	movs	r1, r3
 8001e2c:	4b70      	ldr	r3, [pc, #448]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8001e2e:	683a      	ldr	r2, [r7, #0]
 8001e30:	430a      	orrs	r2, r1
 8001e32:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e34:	f7ff f932 	bl	800109c <HAL_GetTick>
 8001e38:	0003      	movs	r3, r0
 8001e3a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e3c:	e009      	b.n	8001e52 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e3e:	f7ff f92d 	bl	800109c <HAL_GetTick>
 8001e42:	0002      	movs	r2, r0
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	4a6a      	ldr	r2, [pc, #424]	; (8001ff4 <HAL_RCC_ClockConfig+0x1f4>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d901      	bls.n	8001e52 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e0ca      	b.n	8001fe8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e52:	4b67      	ldr	r3, [pc, #412]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2207      	movs	r2, #7
 8001e58:	4013      	ands	r3, r2
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d1ee      	bne.n	8001e3e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2202      	movs	r2, #2
 8001e66:	4013      	ands	r3, r2
 8001e68:	d015      	beq.n	8001e96 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2204      	movs	r2, #4
 8001e70:	4013      	ands	r3, r2
 8001e72:	d006      	beq.n	8001e82 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001e74:	4b60      	ldr	r3, [pc, #384]	; (8001ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8001e76:	689a      	ldr	r2, [r3, #8]
 8001e78:	4b5f      	ldr	r3, [pc, #380]	; (8001ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8001e7a:	21e0      	movs	r1, #224	; 0xe0
 8001e7c:	01c9      	lsls	r1, r1, #7
 8001e7e:	430a      	orrs	r2, r1
 8001e80:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e82:	4b5d      	ldr	r3, [pc, #372]	; (8001ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	4a5d      	ldr	r2, [pc, #372]	; (8001ffc <HAL_RCC_ClockConfig+0x1fc>)
 8001e88:	4013      	ands	r3, r2
 8001e8a:	0019      	movs	r1, r3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689a      	ldr	r2, [r3, #8]
 8001e90:	4b59      	ldr	r3, [pc, #356]	; (8001ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8001e92:	430a      	orrs	r2, r1
 8001e94:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	d057      	beq.n	8001f50 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d107      	bne.n	8001eb8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ea8:	4b53      	ldr	r3, [pc, #332]	; (8001ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	2380      	movs	r3, #128	; 0x80
 8001eae:	029b      	lsls	r3, r3, #10
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	d12b      	bne.n	8001f0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e097      	b.n	8001fe8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d107      	bne.n	8001ed0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ec0:	4b4d      	ldr	r3, [pc, #308]	; (8001ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	2380      	movs	r3, #128	; 0x80
 8001ec6:	049b      	lsls	r3, r3, #18
 8001ec8:	4013      	ands	r3, r2
 8001eca:	d11f      	bne.n	8001f0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e08b      	b.n	8001fe8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d107      	bne.n	8001ee8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ed8:	4b47      	ldr	r3, [pc, #284]	; (8001ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	2380      	movs	r3, #128	; 0x80
 8001ede:	00db      	lsls	r3, r3, #3
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	d113      	bne.n	8001f0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e07f      	b.n	8001fe8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	2b03      	cmp	r3, #3
 8001eee:	d106      	bne.n	8001efe <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ef0:	4b41      	ldr	r3, [pc, #260]	; (8001ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8001ef2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ef4:	2202      	movs	r2, #2
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	d108      	bne.n	8001f0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e074      	b.n	8001fe8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001efe:	4b3e      	ldr	r3, [pc, #248]	; (8001ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8001f00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f02:	2202      	movs	r2, #2
 8001f04:	4013      	ands	r3, r2
 8001f06:	d101      	bne.n	8001f0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e06d      	b.n	8001fe8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f0c:	4b3a      	ldr	r3, [pc, #232]	; (8001ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	2207      	movs	r2, #7
 8001f12:	4393      	bics	r3, r2
 8001f14:	0019      	movs	r1, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685a      	ldr	r2, [r3, #4]
 8001f1a:	4b37      	ldr	r3, [pc, #220]	; (8001ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8001f1c:	430a      	orrs	r2, r1
 8001f1e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f20:	f7ff f8bc 	bl	800109c <HAL_GetTick>
 8001f24:	0003      	movs	r3, r0
 8001f26:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f28:	e009      	b.n	8001f3e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f2a:	f7ff f8b7 	bl	800109c <HAL_GetTick>
 8001f2e:	0002      	movs	r2, r0
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	4a2f      	ldr	r2, [pc, #188]	; (8001ff4 <HAL_RCC_ClockConfig+0x1f4>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e054      	b.n	8001fe8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f3e:	4b2e      	ldr	r3, [pc, #184]	; (8001ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	2238      	movs	r2, #56	; 0x38
 8001f44:	401a      	ands	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d1ec      	bne.n	8001f2a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f50:	4b27      	ldr	r3, [pc, #156]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2207      	movs	r2, #7
 8001f56:	4013      	ands	r3, r2
 8001f58:	683a      	ldr	r2, [r7, #0]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d21e      	bcs.n	8001f9c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f5e:	4b24      	ldr	r3, [pc, #144]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2207      	movs	r2, #7
 8001f64:	4393      	bics	r3, r2
 8001f66:	0019      	movs	r1, r3
 8001f68:	4b21      	ldr	r3, [pc, #132]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8001f6a:	683a      	ldr	r2, [r7, #0]
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f70:	f7ff f894 	bl	800109c <HAL_GetTick>
 8001f74:	0003      	movs	r3, r0
 8001f76:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f78:	e009      	b.n	8001f8e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f7a:	f7ff f88f 	bl	800109c <HAL_GetTick>
 8001f7e:	0002      	movs	r2, r0
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	4a1b      	ldr	r2, [pc, #108]	; (8001ff4 <HAL_RCC_ClockConfig+0x1f4>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e02c      	b.n	8001fe8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f8e:	4b18      	ldr	r3, [pc, #96]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2207      	movs	r2, #7
 8001f94:	4013      	ands	r3, r2
 8001f96:	683a      	ldr	r2, [r7, #0]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d1ee      	bne.n	8001f7a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2204      	movs	r2, #4
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	d009      	beq.n	8001fba <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001fa6:	4b14      	ldr	r3, [pc, #80]	; (8001ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	4a15      	ldr	r2, [pc, #84]	; (8002000 <HAL_RCC_ClockConfig+0x200>)
 8001fac:	4013      	ands	r3, r2
 8001fae:	0019      	movs	r1, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68da      	ldr	r2, [r3, #12]
 8001fb4:	4b10      	ldr	r3, [pc, #64]	; (8001ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001fba:	f000 f829 	bl	8002010 <HAL_RCC_GetSysClockFreq>
 8001fbe:	0001      	movs	r1, r0
 8001fc0:	4b0d      	ldr	r3, [pc, #52]	; (8001ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	0a1b      	lsrs	r3, r3, #8
 8001fc6:	220f      	movs	r2, #15
 8001fc8:	401a      	ands	r2, r3
 8001fca:	4b0e      	ldr	r3, [pc, #56]	; (8002004 <HAL_RCC_ClockConfig+0x204>)
 8001fcc:	0092      	lsls	r2, r2, #2
 8001fce:	58d3      	ldr	r3, [r2, r3]
 8001fd0:	221f      	movs	r2, #31
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	000a      	movs	r2, r1
 8001fd6:	40da      	lsrs	r2, r3
 8001fd8:	4b0b      	ldr	r3, [pc, #44]	; (8002008 <HAL_RCC_ClockConfig+0x208>)
 8001fda:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001fdc:	4b0b      	ldr	r3, [pc, #44]	; (800200c <HAL_RCC_ClockConfig+0x20c>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	0018      	movs	r0, r3
 8001fe2:	f7fe ffff 	bl	8000fe4 <HAL_InitTick>
 8001fe6:	0003      	movs	r3, r0
}
 8001fe8:	0018      	movs	r0, r3
 8001fea:	46bd      	mov	sp, r7
 8001fec:	b004      	add	sp, #16
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40022000 	.word	0x40022000
 8001ff4:	00001388 	.word	0x00001388
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	fffff0ff 	.word	0xfffff0ff
 8002000:	ffff8fff 	.word	0xffff8fff
 8002004:	0800529c 	.word	0x0800529c
 8002008:	20000000 	.word	0x20000000
 800200c:	20000008 	.word	0x20000008

08002010 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002016:	4b3c      	ldr	r3, [pc, #240]	; (8002108 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	2238      	movs	r2, #56	; 0x38
 800201c:	4013      	ands	r3, r2
 800201e:	d10f      	bne.n	8002040 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002020:	4b39      	ldr	r3, [pc, #228]	; (8002108 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	0adb      	lsrs	r3, r3, #11
 8002026:	2207      	movs	r2, #7
 8002028:	4013      	ands	r3, r2
 800202a:	2201      	movs	r2, #1
 800202c:	409a      	lsls	r2, r3
 800202e:	0013      	movs	r3, r2
 8002030:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002032:	6839      	ldr	r1, [r7, #0]
 8002034:	4835      	ldr	r0, [pc, #212]	; (800210c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002036:	f7fe f865 	bl	8000104 <__udivsi3>
 800203a:	0003      	movs	r3, r0
 800203c:	613b      	str	r3, [r7, #16]
 800203e:	e05d      	b.n	80020fc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002040:	4b31      	ldr	r3, [pc, #196]	; (8002108 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	2238      	movs	r2, #56	; 0x38
 8002046:	4013      	ands	r3, r2
 8002048:	2b08      	cmp	r3, #8
 800204a:	d102      	bne.n	8002052 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800204c:	4b30      	ldr	r3, [pc, #192]	; (8002110 <HAL_RCC_GetSysClockFreq+0x100>)
 800204e:	613b      	str	r3, [r7, #16]
 8002050:	e054      	b.n	80020fc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002052:	4b2d      	ldr	r3, [pc, #180]	; (8002108 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	2238      	movs	r2, #56	; 0x38
 8002058:	4013      	ands	r3, r2
 800205a:	2b10      	cmp	r3, #16
 800205c:	d138      	bne.n	80020d0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800205e:	4b2a      	ldr	r3, [pc, #168]	; (8002108 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002060:	68db      	ldr	r3, [r3, #12]
 8002062:	2203      	movs	r2, #3
 8002064:	4013      	ands	r3, r2
 8002066:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002068:	4b27      	ldr	r3, [pc, #156]	; (8002108 <HAL_RCC_GetSysClockFreq+0xf8>)
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	091b      	lsrs	r3, r3, #4
 800206e:	2207      	movs	r2, #7
 8002070:	4013      	ands	r3, r2
 8002072:	3301      	adds	r3, #1
 8002074:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2b03      	cmp	r3, #3
 800207a:	d10d      	bne.n	8002098 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800207c:	68b9      	ldr	r1, [r7, #8]
 800207e:	4824      	ldr	r0, [pc, #144]	; (8002110 <HAL_RCC_GetSysClockFreq+0x100>)
 8002080:	f7fe f840 	bl	8000104 <__udivsi3>
 8002084:	0003      	movs	r3, r0
 8002086:	0019      	movs	r1, r3
 8002088:	4b1f      	ldr	r3, [pc, #124]	; (8002108 <HAL_RCC_GetSysClockFreq+0xf8>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	0a1b      	lsrs	r3, r3, #8
 800208e:	227f      	movs	r2, #127	; 0x7f
 8002090:	4013      	ands	r3, r2
 8002092:	434b      	muls	r3, r1
 8002094:	617b      	str	r3, [r7, #20]
        break;
 8002096:	e00d      	b.n	80020b4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002098:	68b9      	ldr	r1, [r7, #8]
 800209a:	481c      	ldr	r0, [pc, #112]	; (800210c <HAL_RCC_GetSysClockFreq+0xfc>)
 800209c:	f7fe f832 	bl	8000104 <__udivsi3>
 80020a0:	0003      	movs	r3, r0
 80020a2:	0019      	movs	r1, r3
 80020a4:	4b18      	ldr	r3, [pc, #96]	; (8002108 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	0a1b      	lsrs	r3, r3, #8
 80020aa:	227f      	movs	r2, #127	; 0x7f
 80020ac:	4013      	ands	r3, r2
 80020ae:	434b      	muls	r3, r1
 80020b0:	617b      	str	r3, [r7, #20]
        break;
 80020b2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80020b4:	4b14      	ldr	r3, [pc, #80]	; (8002108 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	0f5b      	lsrs	r3, r3, #29
 80020ba:	2207      	movs	r2, #7
 80020bc:	4013      	ands	r3, r2
 80020be:	3301      	adds	r3, #1
 80020c0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80020c2:	6879      	ldr	r1, [r7, #4]
 80020c4:	6978      	ldr	r0, [r7, #20]
 80020c6:	f7fe f81d 	bl	8000104 <__udivsi3>
 80020ca:	0003      	movs	r3, r0
 80020cc:	613b      	str	r3, [r7, #16]
 80020ce:	e015      	b.n	80020fc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80020d0:	4b0d      	ldr	r3, [pc, #52]	; (8002108 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	2238      	movs	r2, #56	; 0x38
 80020d6:	4013      	ands	r3, r2
 80020d8:	2b20      	cmp	r3, #32
 80020da:	d103      	bne.n	80020e4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80020dc:	2380      	movs	r3, #128	; 0x80
 80020de:	021b      	lsls	r3, r3, #8
 80020e0:	613b      	str	r3, [r7, #16]
 80020e2:	e00b      	b.n	80020fc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80020e4:	4b08      	ldr	r3, [pc, #32]	; (8002108 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	2238      	movs	r2, #56	; 0x38
 80020ea:	4013      	ands	r3, r2
 80020ec:	2b18      	cmp	r3, #24
 80020ee:	d103      	bne.n	80020f8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80020f0:	23fa      	movs	r3, #250	; 0xfa
 80020f2:	01db      	lsls	r3, r3, #7
 80020f4:	613b      	str	r3, [r7, #16]
 80020f6:	e001      	b.n	80020fc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80020f8:	2300      	movs	r3, #0
 80020fa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80020fc:	693b      	ldr	r3, [r7, #16]
}
 80020fe:	0018      	movs	r0, r3
 8002100:	46bd      	mov	sp, r7
 8002102:	b006      	add	sp, #24
 8002104:	bd80      	pop	{r7, pc}
 8002106:	46c0      	nop			; (mov r8, r8)
 8002108:	40021000 	.word	0x40021000
 800210c:	00f42400 	.word	0x00f42400
 8002110:	007a1200 	.word	0x007a1200

08002114 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002118:	4b02      	ldr	r3, [pc, #8]	; (8002124 <HAL_RCC_GetHCLKFreq+0x10>)
 800211a:	681b      	ldr	r3, [r3, #0]
}
 800211c:	0018      	movs	r0, r3
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	46c0      	nop			; (mov r8, r8)
 8002124:	20000000 	.word	0x20000000

08002128 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002128:	b5b0      	push	{r4, r5, r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800212c:	f7ff fff2 	bl	8002114 <HAL_RCC_GetHCLKFreq>
 8002130:	0004      	movs	r4, r0
 8002132:	f7ff fb3f 	bl	80017b4 <LL_RCC_GetAPB1Prescaler>
 8002136:	0003      	movs	r3, r0
 8002138:	0b1a      	lsrs	r2, r3, #12
 800213a:	4b05      	ldr	r3, [pc, #20]	; (8002150 <HAL_RCC_GetPCLK1Freq+0x28>)
 800213c:	0092      	lsls	r2, r2, #2
 800213e:	58d3      	ldr	r3, [r2, r3]
 8002140:	221f      	movs	r2, #31
 8002142:	4013      	ands	r3, r2
 8002144:	40dc      	lsrs	r4, r3
 8002146:	0023      	movs	r3, r4
}
 8002148:	0018      	movs	r0, r3
 800214a:	46bd      	mov	sp, r7
 800214c:	bdb0      	pop	{r4, r5, r7, pc}
 800214e:	46c0      	nop			; (mov r8, r8)
 8002150:	080052dc 	.word	0x080052dc

08002154 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800215c:	2313      	movs	r3, #19
 800215e:	18fb      	adds	r3, r7, r3
 8002160:	2200      	movs	r2, #0
 8002162:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002164:	2312      	movs	r3, #18
 8002166:	18fb      	adds	r3, r7, r3
 8002168:	2200      	movs	r2, #0
 800216a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	2380      	movs	r3, #128	; 0x80
 8002172:	029b      	lsls	r3, r3, #10
 8002174:	4013      	ands	r3, r2
 8002176:	d100      	bne.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002178:	e0a3      	b.n	80022c2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800217a:	2011      	movs	r0, #17
 800217c:	183b      	adds	r3, r7, r0
 800217e:	2200      	movs	r2, #0
 8002180:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002182:	4bc3      	ldr	r3, [pc, #780]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002184:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002186:	2380      	movs	r3, #128	; 0x80
 8002188:	055b      	lsls	r3, r3, #21
 800218a:	4013      	ands	r3, r2
 800218c:	d110      	bne.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800218e:	4bc0      	ldr	r3, [pc, #768]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002190:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002192:	4bbf      	ldr	r3, [pc, #764]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002194:	2180      	movs	r1, #128	; 0x80
 8002196:	0549      	lsls	r1, r1, #21
 8002198:	430a      	orrs	r2, r1
 800219a:	63da      	str	r2, [r3, #60]	; 0x3c
 800219c:	4bbc      	ldr	r3, [pc, #752]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800219e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021a0:	2380      	movs	r3, #128	; 0x80
 80021a2:	055b      	lsls	r3, r3, #21
 80021a4:	4013      	ands	r3, r2
 80021a6:	60bb      	str	r3, [r7, #8]
 80021a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021aa:	183b      	adds	r3, r7, r0
 80021ac:	2201      	movs	r2, #1
 80021ae:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021b0:	4bb8      	ldr	r3, [pc, #736]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	4bb7      	ldr	r3, [pc, #732]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80021b6:	2180      	movs	r1, #128	; 0x80
 80021b8:	0049      	lsls	r1, r1, #1
 80021ba:	430a      	orrs	r2, r1
 80021bc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80021be:	f7fe ff6d 	bl	800109c <HAL_GetTick>
 80021c2:	0003      	movs	r3, r0
 80021c4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80021c6:	e00b      	b.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021c8:	f7fe ff68 	bl	800109c <HAL_GetTick>
 80021cc:	0002      	movs	r2, r0
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d904      	bls.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80021d6:	2313      	movs	r3, #19
 80021d8:	18fb      	adds	r3, r7, r3
 80021da:	2203      	movs	r2, #3
 80021dc:	701a      	strb	r2, [r3, #0]
        break;
 80021de:	e005      	b.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80021e0:	4bac      	ldr	r3, [pc, #688]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	2380      	movs	r3, #128	; 0x80
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	4013      	ands	r3, r2
 80021ea:	d0ed      	beq.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80021ec:	2313      	movs	r3, #19
 80021ee:	18fb      	adds	r3, r7, r3
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d154      	bne.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80021f6:	4ba6      	ldr	r3, [pc, #664]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021f8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80021fa:	23c0      	movs	r3, #192	; 0xc0
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	4013      	ands	r3, r2
 8002200:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d019      	beq.n	800223c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220c:	697a      	ldr	r2, [r7, #20]
 800220e:	429a      	cmp	r2, r3
 8002210:	d014      	beq.n	800223c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002212:	4b9f      	ldr	r3, [pc, #636]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002216:	4aa0      	ldr	r2, [pc, #640]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002218:	4013      	ands	r3, r2
 800221a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800221c:	4b9c      	ldr	r3, [pc, #624]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800221e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002220:	4b9b      	ldr	r3, [pc, #620]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002222:	2180      	movs	r1, #128	; 0x80
 8002224:	0249      	lsls	r1, r1, #9
 8002226:	430a      	orrs	r2, r1
 8002228:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800222a:	4b99      	ldr	r3, [pc, #612]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800222c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800222e:	4b98      	ldr	r3, [pc, #608]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002230:	499a      	ldr	r1, [pc, #616]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8002232:	400a      	ands	r2, r1
 8002234:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002236:	4b96      	ldr	r3, [pc, #600]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002238:	697a      	ldr	r2, [r7, #20]
 800223a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	2201      	movs	r2, #1
 8002240:	4013      	ands	r3, r2
 8002242:	d016      	beq.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002244:	f7fe ff2a 	bl	800109c <HAL_GetTick>
 8002248:	0003      	movs	r3, r0
 800224a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800224c:	e00c      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800224e:	f7fe ff25 	bl	800109c <HAL_GetTick>
 8002252:	0002      	movs	r2, r0
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	4a91      	ldr	r2, [pc, #580]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d904      	bls.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800225e:	2313      	movs	r3, #19
 8002260:	18fb      	adds	r3, r7, r3
 8002262:	2203      	movs	r2, #3
 8002264:	701a      	strb	r2, [r3, #0]
            break;
 8002266:	e004      	b.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002268:	4b89      	ldr	r3, [pc, #548]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800226a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800226c:	2202      	movs	r2, #2
 800226e:	4013      	ands	r3, r2
 8002270:	d0ed      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002272:	2313      	movs	r3, #19
 8002274:	18fb      	adds	r3, r7, r3
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d10a      	bne.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800227c:	4b84      	ldr	r3, [pc, #528]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800227e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002280:	4a85      	ldr	r2, [pc, #532]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002282:	4013      	ands	r3, r2
 8002284:	0019      	movs	r1, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800228a:	4b81      	ldr	r3, [pc, #516]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800228c:	430a      	orrs	r2, r1
 800228e:	65da      	str	r2, [r3, #92]	; 0x5c
 8002290:	e00c      	b.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002292:	2312      	movs	r3, #18
 8002294:	18fb      	adds	r3, r7, r3
 8002296:	2213      	movs	r2, #19
 8002298:	18ba      	adds	r2, r7, r2
 800229a:	7812      	ldrb	r2, [r2, #0]
 800229c:	701a      	strb	r2, [r3, #0]
 800229e:	e005      	b.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022a0:	2312      	movs	r3, #18
 80022a2:	18fb      	adds	r3, r7, r3
 80022a4:	2213      	movs	r2, #19
 80022a6:	18ba      	adds	r2, r7, r2
 80022a8:	7812      	ldrb	r2, [r2, #0]
 80022aa:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80022ac:	2311      	movs	r3, #17
 80022ae:	18fb      	adds	r3, r7, r3
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d105      	bne.n	80022c2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022b6:	4b76      	ldr	r3, [pc, #472]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80022ba:	4b75      	ldr	r3, [pc, #468]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022bc:	4979      	ldr	r1, [pc, #484]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80022be:	400a      	ands	r2, r1
 80022c0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2201      	movs	r2, #1
 80022c8:	4013      	ands	r3, r2
 80022ca:	d009      	beq.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80022cc:	4b70      	ldr	r3, [pc, #448]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022d0:	2203      	movs	r2, #3
 80022d2:	4393      	bics	r3, r2
 80022d4:	0019      	movs	r1, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685a      	ldr	r2, [r3, #4]
 80022da:	4b6d      	ldr	r3, [pc, #436]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022dc:	430a      	orrs	r2, r1
 80022de:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2202      	movs	r2, #2
 80022e6:	4013      	ands	r3, r2
 80022e8:	d009      	beq.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80022ea:	4b69      	ldr	r3, [pc, #420]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ee:	220c      	movs	r2, #12
 80022f0:	4393      	bics	r3, r2
 80022f2:	0019      	movs	r1, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689a      	ldr	r2, [r3, #8]
 80022f8:	4b65      	ldr	r3, [pc, #404]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022fa:	430a      	orrs	r2, r1
 80022fc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2210      	movs	r2, #16
 8002304:	4013      	ands	r3, r2
 8002306:	d009      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002308:	4b61      	ldr	r3, [pc, #388]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800230a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800230c:	4a66      	ldr	r2, [pc, #408]	; (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 800230e:	4013      	ands	r3, r2
 8002310:	0019      	movs	r1, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	68da      	ldr	r2, [r3, #12]
 8002316:	4b5e      	ldr	r3, [pc, #376]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002318:	430a      	orrs	r2, r1
 800231a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	2380      	movs	r3, #128	; 0x80
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	4013      	ands	r3, r2
 8002326:	d009      	beq.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002328:	4b59      	ldr	r3, [pc, #356]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800232a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800232c:	4a5f      	ldr	r2, [pc, #380]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800232e:	4013      	ands	r3, r2
 8002330:	0019      	movs	r1, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	699a      	ldr	r2, [r3, #24]
 8002336:	4b56      	ldr	r3, [pc, #344]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002338:	430a      	orrs	r2, r1
 800233a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	2380      	movs	r3, #128	; 0x80
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	4013      	ands	r3, r2
 8002346:	d009      	beq.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002348:	4b51      	ldr	r3, [pc, #324]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800234a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800234c:	4a58      	ldr	r2, [pc, #352]	; (80024b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800234e:	4013      	ands	r3, r2
 8002350:	0019      	movs	r1, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	69da      	ldr	r2, [r3, #28]
 8002356:	4b4e      	ldr	r3, [pc, #312]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002358:	430a      	orrs	r2, r1
 800235a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2220      	movs	r2, #32
 8002362:	4013      	ands	r3, r2
 8002364:	d009      	beq.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002366:	4b4a      	ldr	r3, [pc, #296]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800236a:	4a52      	ldr	r2, [pc, #328]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 800236c:	4013      	ands	r3, r2
 800236e:	0019      	movs	r1, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	691a      	ldr	r2, [r3, #16]
 8002374:	4b46      	ldr	r3, [pc, #280]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002376:	430a      	orrs	r2, r1
 8002378:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	2380      	movs	r3, #128	; 0x80
 8002380:	01db      	lsls	r3, r3, #7
 8002382:	4013      	ands	r3, r2
 8002384:	d015      	beq.n	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002386:	4b42      	ldr	r3, [pc, #264]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	0899      	lsrs	r1, r3, #2
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6a1a      	ldr	r2, [r3, #32]
 8002392:	4b3f      	ldr	r3, [pc, #252]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002394:	430a      	orrs	r2, r1
 8002396:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6a1a      	ldr	r2, [r3, #32]
 800239c:	2380      	movs	r3, #128	; 0x80
 800239e:	05db      	lsls	r3, r3, #23
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d106      	bne.n	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80023a4:	4b3a      	ldr	r3, [pc, #232]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023a6:	68da      	ldr	r2, [r3, #12]
 80023a8:	4b39      	ldr	r3, [pc, #228]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023aa:	2180      	movs	r1, #128	; 0x80
 80023ac:	0249      	lsls	r1, r1, #9
 80023ae:	430a      	orrs	r2, r1
 80023b0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	2380      	movs	r3, #128	; 0x80
 80023b8:	031b      	lsls	r3, r3, #12
 80023ba:	4013      	ands	r3, r2
 80023bc:	d009      	beq.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80023be:	4b34      	ldr	r3, [pc, #208]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023c2:	2240      	movs	r2, #64	; 0x40
 80023c4:	4393      	bics	r3, r2
 80023c6:	0019      	movs	r1, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023cc:	4b30      	ldr	r3, [pc, #192]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023ce:	430a      	orrs	r2, r1
 80023d0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	2380      	movs	r3, #128	; 0x80
 80023d8:	039b      	lsls	r3, r3, #14
 80023da:	4013      	ands	r3, r2
 80023dc:	d016      	beq.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80023de:	4b2c      	ldr	r3, [pc, #176]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023e2:	4a35      	ldr	r2, [pc, #212]	; (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80023e4:	4013      	ands	r3, r2
 80023e6:	0019      	movs	r1, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023ec:	4b28      	ldr	r3, [pc, #160]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023ee:	430a      	orrs	r2, r1
 80023f0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023f6:	2380      	movs	r3, #128	; 0x80
 80023f8:	03db      	lsls	r3, r3, #15
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d106      	bne.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80023fe:	4b24      	ldr	r3, [pc, #144]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002400:	68da      	ldr	r2, [r3, #12]
 8002402:	4b23      	ldr	r3, [pc, #140]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002404:	2180      	movs	r1, #128	; 0x80
 8002406:	0449      	lsls	r1, r1, #17
 8002408:	430a      	orrs	r2, r1
 800240a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	2380      	movs	r3, #128	; 0x80
 8002412:	03db      	lsls	r3, r3, #15
 8002414:	4013      	ands	r3, r2
 8002416:	d016      	beq.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002418:	4b1d      	ldr	r3, [pc, #116]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800241a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800241c:	4a27      	ldr	r2, [pc, #156]	; (80024bc <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800241e:	4013      	ands	r3, r2
 8002420:	0019      	movs	r1, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002426:	4b1a      	ldr	r3, [pc, #104]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002428:	430a      	orrs	r2, r1
 800242a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002430:	2380      	movs	r3, #128	; 0x80
 8002432:	045b      	lsls	r3, r3, #17
 8002434:	429a      	cmp	r2, r3
 8002436:	d106      	bne.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002438:	4b15      	ldr	r3, [pc, #84]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800243a:	68da      	ldr	r2, [r3, #12]
 800243c:	4b14      	ldr	r3, [pc, #80]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800243e:	2180      	movs	r1, #128	; 0x80
 8002440:	0449      	lsls	r1, r1, #17
 8002442:	430a      	orrs	r2, r1
 8002444:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	2380      	movs	r3, #128	; 0x80
 800244c:	011b      	lsls	r3, r3, #4
 800244e:	4013      	ands	r3, r2
 8002450:	d016      	beq.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002452:	4b0f      	ldr	r3, [pc, #60]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002456:	4a1a      	ldr	r2, [pc, #104]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002458:	4013      	ands	r3, r2
 800245a:	0019      	movs	r1, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	695a      	ldr	r2, [r3, #20]
 8002460:	4b0b      	ldr	r3, [pc, #44]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002462:	430a      	orrs	r2, r1
 8002464:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	695a      	ldr	r2, [r3, #20]
 800246a:	2380      	movs	r3, #128	; 0x80
 800246c:	01db      	lsls	r3, r3, #7
 800246e:	429a      	cmp	r2, r3
 8002470:	d106      	bne.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002472:	4b07      	ldr	r3, [pc, #28]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002474:	68da      	ldr	r2, [r3, #12]
 8002476:	4b06      	ldr	r3, [pc, #24]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002478:	2180      	movs	r1, #128	; 0x80
 800247a:	0249      	lsls	r1, r1, #9
 800247c:	430a      	orrs	r2, r1
 800247e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002480:	2312      	movs	r3, #18
 8002482:	18fb      	adds	r3, r7, r3
 8002484:	781b      	ldrb	r3, [r3, #0]
}
 8002486:	0018      	movs	r0, r3
 8002488:	46bd      	mov	sp, r7
 800248a:	b006      	add	sp, #24
 800248c:	bd80      	pop	{r7, pc}
 800248e:	46c0      	nop			; (mov r8, r8)
 8002490:	40021000 	.word	0x40021000
 8002494:	40007000 	.word	0x40007000
 8002498:	fffffcff 	.word	0xfffffcff
 800249c:	fffeffff 	.word	0xfffeffff
 80024a0:	00001388 	.word	0x00001388
 80024a4:	efffffff 	.word	0xefffffff
 80024a8:	fffff3ff 	.word	0xfffff3ff
 80024ac:	fff3ffff 	.word	0xfff3ffff
 80024b0:	ffcfffff 	.word	0xffcfffff
 80024b4:	ffffcfff 	.word	0xffffcfff
 80024b8:	ffbfffff 	.word	0xffbfffff
 80024bc:	feffffff 	.word	0xfeffffff
 80024c0:	ffff3fff 	.word	0xffff3fff

080024c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e04a      	b.n	800256c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	223d      	movs	r2, #61	; 0x3d
 80024da:	5c9b      	ldrb	r3, [r3, r2]
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d107      	bne.n	80024f2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	223c      	movs	r2, #60	; 0x3c
 80024e6:	2100      	movs	r1, #0
 80024e8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	0018      	movs	r0, r3
 80024ee:	f7fe fa79 	bl	80009e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	223d      	movs	r2, #61	; 0x3d
 80024f6:	2102      	movs	r1, #2
 80024f8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	3304      	adds	r3, #4
 8002502:	0019      	movs	r1, r3
 8002504:	0010      	movs	r0, r2
 8002506:	f000 fab9 	bl	8002a7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2248      	movs	r2, #72	; 0x48
 800250e:	2101      	movs	r1, #1
 8002510:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	223e      	movs	r2, #62	; 0x3e
 8002516:	2101      	movs	r1, #1
 8002518:	5499      	strb	r1, [r3, r2]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	223f      	movs	r2, #63	; 0x3f
 800251e:	2101      	movs	r1, #1
 8002520:	5499      	strb	r1, [r3, r2]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2240      	movs	r2, #64	; 0x40
 8002526:	2101      	movs	r1, #1
 8002528:	5499      	strb	r1, [r3, r2]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2241      	movs	r2, #65	; 0x41
 800252e:	2101      	movs	r1, #1
 8002530:	5499      	strb	r1, [r3, r2]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2242      	movs	r2, #66	; 0x42
 8002536:	2101      	movs	r1, #1
 8002538:	5499      	strb	r1, [r3, r2]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2243      	movs	r2, #67	; 0x43
 800253e:	2101      	movs	r1, #1
 8002540:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2244      	movs	r2, #68	; 0x44
 8002546:	2101      	movs	r1, #1
 8002548:	5499      	strb	r1, [r3, r2]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2245      	movs	r2, #69	; 0x45
 800254e:	2101      	movs	r1, #1
 8002550:	5499      	strb	r1, [r3, r2]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2246      	movs	r2, #70	; 0x46
 8002556:	2101      	movs	r1, #1
 8002558:	5499      	strb	r1, [r3, r2]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2247      	movs	r2, #71	; 0x47
 800255e:	2101      	movs	r1, #1
 8002560:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	223d      	movs	r2, #61	; 0x3d
 8002566:	2101      	movs	r1, #1
 8002568:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800256a:	2300      	movs	r3, #0
}
 800256c:	0018      	movs	r0, r3
 800256e:	46bd      	mov	sp, r7
 8002570:	b002      	add	sp, #8
 8002572:	bd80      	pop	{r7, pc}

08002574 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	223d      	movs	r2, #61	; 0x3d
 8002580:	5c9b      	ldrb	r3, [r3, r2]
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b01      	cmp	r3, #1
 8002586:	d001      	beq.n	800258c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e042      	b.n	8002612 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	223d      	movs	r2, #61	; 0x3d
 8002590:	2102      	movs	r1, #2
 8002592:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68da      	ldr	r2, [r3, #12]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2101      	movs	r1, #1
 80025a0:	430a      	orrs	r2, r1
 80025a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a1c      	ldr	r2, [pc, #112]	; (800261c <HAL_TIM_Base_Start_IT+0xa8>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d00f      	beq.n	80025ce <HAL_TIM_Base_Start_IT+0x5a>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	2380      	movs	r3, #128	; 0x80
 80025b4:	05db      	lsls	r3, r3, #23
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d009      	beq.n	80025ce <HAL_TIM_Base_Start_IT+0x5a>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a18      	ldr	r2, [pc, #96]	; (8002620 <HAL_TIM_Base_Start_IT+0xac>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d004      	beq.n	80025ce <HAL_TIM_Base_Start_IT+0x5a>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a16      	ldr	r2, [pc, #88]	; (8002624 <HAL_TIM_Base_Start_IT+0xb0>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d116      	bne.n	80025fc <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	4a14      	ldr	r2, [pc, #80]	; (8002628 <HAL_TIM_Base_Start_IT+0xb4>)
 80025d6:	4013      	ands	r3, r2
 80025d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2b06      	cmp	r3, #6
 80025de:	d016      	beq.n	800260e <HAL_TIM_Base_Start_IT+0x9a>
 80025e0:	68fa      	ldr	r2, [r7, #12]
 80025e2:	2380      	movs	r3, #128	; 0x80
 80025e4:	025b      	lsls	r3, r3, #9
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d011      	beq.n	800260e <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2101      	movs	r1, #1
 80025f6:	430a      	orrs	r2, r1
 80025f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025fa:	e008      	b.n	800260e <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2101      	movs	r1, #1
 8002608:	430a      	orrs	r2, r1
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	e000      	b.n	8002610 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800260e:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002610:	2300      	movs	r3, #0
}
 8002612:	0018      	movs	r0, r3
 8002614:	46bd      	mov	sp, r7
 8002616:	b004      	add	sp, #16
 8002618:	bd80      	pop	{r7, pc}
 800261a:	46c0      	nop			; (mov r8, r8)
 800261c:	40012c00 	.word	0x40012c00
 8002620:	40000400 	.word	0x40000400
 8002624:	40014000 	.word	0x40014000
 8002628:	00010007 	.word	0x00010007

0800262c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	2202      	movs	r2, #2
 800263c:	4013      	ands	r3, r2
 800263e:	2b02      	cmp	r3, #2
 8002640:	d124      	bne.n	800268c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	2202      	movs	r2, #2
 800264a:	4013      	ands	r3, r2
 800264c:	2b02      	cmp	r3, #2
 800264e:	d11d      	bne.n	800268c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2203      	movs	r2, #3
 8002656:	4252      	negs	r2, r2
 8002658:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2201      	movs	r2, #1
 800265e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	2203      	movs	r2, #3
 8002668:	4013      	ands	r3, r2
 800266a:	d004      	beq.n	8002676 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	0018      	movs	r0, r3
 8002670:	f000 f9ec 	bl	8002a4c <HAL_TIM_IC_CaptureCallback>
 8002674:	e007      	b.n	8002686 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	0018      	movs	r0, r3
 800267a:	f000 f9df 	bl	8002a3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	0018      	movs	r0, r3
 8002682:	f000 f9eb 	bl	8002a5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2200      	movs	r2, #0
 800268a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	2204      	movs	r2, #4
 8002694:	4013      	ands	r3, r2
 8002696:	2b04      	cmp	r3, #4
 8002698:	d125      	bne.n	80026e6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	2204      	movs	r2, #4
 80026a2:	4013      	ands	r3, r2
 80026a4:	2b04      	cmp	r3, #4
 80026a6:	d11e      	bne.n	80026e6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2205      	movs	r2, #5
 80026ae:	4252      	negs	r2, r2
 80026b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2202      	movs	r2, #2
 80026b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	699a      	ldr	r2, [r3, #24]
 80026be:	23c0      	movs	r3, #192	; 0xc0
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	4013      	ands	r3, r2
 80026c4:	d004      	beq.n	80026d0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	0018      	movs	r0, r3
 80026ca:	f000 f9bf 	bl	8002a4c <HAL_TIM_IC_CaptureCallback>
 80026ce:	e007      	b.n	80026e0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	0018      	movs	r0, r3
 80026d4:	f000 f9b2 	bl	8002a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	0018      	movs	r0, r3
 80026dc:	f000 f9be 	bl	8002a5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	691b      	ldr	r3, [r3, #16]
 80026ec:	2208      	movs	r2, #8
 80026ee:	4013      	ands	r3, r2
 80026f0:	2b08      	cmp	r3, #8
 80026f2:	d124      	bne.n	800273e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	2208      	movs	r2, #8
 80026fc:	4013      	ands	r3, r2
 80026fe:	2b08      	cmp	r3, #8
 8002700:	d11d      	bne.n	800273e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2209      	movs	r2, #9
 8002708:	4252      	negs	r2, r2
 800270a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2204      	movs	r2, #4
 8002710:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	69db      	ldr	r3, [r3, #28]
 8002718:	2203      	movs	r2, #3
 800271a:	4013      	ands	r3, r2
 800271c:	d004      	beq.n	8002728 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	0018      	movs	r0, r3
 8002722:	f000 f993 	bl	8002a4c <HAL_TIM_IC_CaptureCallback>
 8002726:	e007      	b.n	8002738 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	0018      	movs	r0, r3
 800272c:	f000 f986 	bl	8002a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	0018      	movs	r0, r3
 8002734:	f000 f992 	bl	8002a5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	691b      	ldr	r3, [r3, #16]
 8002744:	2210      	movs	r2, #16
 8002746:	4013      	ands	r3, r2
 8002748:	2b10      	cmp	r3, #16
 800274a:	d125      	bne.n	8002798 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	2210      	movs	r2, #16
 8002754:	4013      	ands	r3, r2
 8002756:	2b10      	cmp	r3, #16
 8002758:	d11e      	bne.n	8002798 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2211      	movs	r2, #17
 8002760:	4252      	negs	r2, r2
 8002762:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2208      	movs	r2, #8
 8002768:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	69da      	ldr	r2, [r3, #28]
 8002770:	23c0      	movs	r3, #192	; 0xc0
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	4013      	ands	r3, r2
 8002776:	d004      	beq.n	8002782 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	0018      	movs	r0, r3
 800277c:	f000 f966 	bl	8002a4c <HAL_TIM_IC_CaptureCallback>
 8002780:	e007      	b.n	8002792 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	0018      	movs	r0, r3
 8002786:	f000 f959 	bl	8002a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	0018      	movs	r0, r3
 800278e:	f000 f965 	bl	8002a5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2200      	movs	r2, #0
 8002796:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	2201      	movs	r2, #1
 80027a0:	4013      	ands	r3, r2
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d10f      	bne.n	80027c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	2201      	movs	r2, #1
 80027ae:	4013      	ands	r3, r2
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d108      	bne.n	80027c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2202      	movs	r2, #2
 80027ba:	4252      	negs	r2, r2
 80027bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	0018      	movs	r0, r3
 80027c2:	f7fd ff53 	bl	800066c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	691b      	ldr	r3, [r3, #16]
 80027cc:	2280      	movs	r2, #128	; 0x80
 80027ce:	4013      	ands	r3, r2
 80027d0:	2b80      	cmp	r3, #128	; 0x80
 80027d2:	d10f      	bne.n	80027f4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	2280      	movs	r2, #128	; 0x80
 80027dc:	4013      	ands	r3, r2
 80027de:	2b80      	cmp	r3, #128	; 0x80
 80027e0:	d108      	bne.n	80027f4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2281      	movs	r2, #129	; 0x81
 80027e8:	4252      	negs	r2, r2
 80027ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	0018      	movs	r0, r3
 80027f0:	f000 fad6 	bl	8002da0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	691a      	ldr	r2, [r3, #16]
 80027fa:	2380      	movs	r3, #128	; 0x80
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	401a      	ands	r2, r3
 8002800:	2380      	movs	r3, #128	; 0x80
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	429a      	cmp	r2, r3
 8002806:	d10e      	bne.n	8002826 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	2280      	movs	r2, #128	; 0x80
 8002810:	4013      	ands	r3, r2
 8002812:	2b80      	cmp	r3, #128	; 0x80
 8002814:	d107      	bne.n	8002826 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a1c      	ldr	r2, [pc, #112]	; (800288c <HAL_TIM_IRQHandler+0x260>)
 800281c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	0018      	movs	r0, r3
 8002822:	f000 fac5 	bl	8002db0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	691b      	ldr	r3, [r3, #16]
 800282c:	2240      	movs	r2, #64	; 0x40
 800282e:	4013      	ands	r3, r2
 8002830:	2b40      	cmp	r3, #64	; 0x40
 8002832:	d10f      	bne.n	8002854 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	2240      	movs	r2, #64	; 0x40
 800283c:	4013      	ands	r3, r2
 800283e:	2b40      	cmp	r3, #64	; 0x40
 8002840:	d108      	bne.n	8002854 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2241      	movs	r2, #65	; 0x41
 8002848:	4252      	negs	r2, r2
 800284a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	0018      	movs	r0, r3
 8002850:	f000 f90c 	bl	8002a6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	2220      	movs	r2, #32
 800285c:	4013      	ands	r3, r2
 800285e:	2b20      	cmp	r3, #32
 8002860:	d10f      	bne.n	8002882 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	2220      	movs	r2, #32
 800286a:	4013      	ands	r3, r2
 800286c:	2b20      	cmp	r3, #32
 800286e:	d108      	bne.n	8002882 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2221      	movs	r2, #33	; 0x21
 8002876:	4252      	negs	r2, r2
 8002878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	0018      	movs	r0, r3
 800287e:	f000 fa87 	bl	8002d90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002882:	46c0      	nop			; (mov r8, r8)
 8002884:	46bd      	mov	sp, r7
 8002886:	b002      	add	sp, #8
 8002888:	bd80      	pop	{r7, pc}
 800288a:	46c0      	nop			; (mov r8, r8)
 800288c:	fffffeff 	.word	0xfffffeff

08002890 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800289a:	230f      	movs	r3, #15
 800289c:	18fb      	adds	r3, r7, r3
 800289e:	2200      	movs	r2, #0
 80028a0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	223c      	movs	r2, #60	; 0x3c
 80028a6:	5c9b      	ldrb	r3, [r3, r2]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d101      	bne.n	80028b0 <HAL_TIM_ConfigClockSource+0x20>
 80028ac:	2302      	movs	r3, #2
 80028ae:	e0bc      	b.n	8002a2a <HAL_TIM_ConfigClockSource+0x19a>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	223c      	movs	r2, #60	; 0x3c
 80028b4:	2101      	movs	r1, #1
 80028b6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	223d      	movs	r2, #61	; 0x3d
 80028bc:	2102      	movs	r1, #2
 80028be:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	4a5a      	ldr	r2, [pc, #360]	; (8002a34 <HAL_TIM_ConfigClockSource+0x1a4>)
 80028cc:	4013      	ands	r3, r2
 80028ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	4a59      	ldr	r2, [pc, #356]	; (8002a38 <HAL_TIM_ConfigClockSource+0x1a8>)
 80028d4:	4013      	ands	r3, r2
 80028d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	68ba      	ldr	r2, [r7, #8]
 80028de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2280      	movs	r2, #128	; 0x80
 80028e6:	0192      	lsls	r2, r2, #6
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d040      	beq.n	800296e <HAL_TIM_ConfigClockSource+0xde>
 80028ec:	2280      	movs	r2, #128	; 0x80
 80028ee:	0192      	lsls	r2, r2, #6
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d900      	bls.n	80028f6 <HAL_TIM_ConfigClockSource+0x66>
 80028f4:	e088      	b.n	8002a08 <HAL_TIM_ConfigClockSource+0x178>
 80028f6:	2280      	movs	r2, #128	; 0x80
 80028f8:	0152      	lsls	r2, r2, #5
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d100      	bne.n	8002900 <HAL_TIM_ConfigClockSource+0x70>
 80028fe:	e088      	b.n	8002a12 <HAL_TIM_ConfigClockSource+0x182>
 8002900:	2280      	movs	r2, #128	; 0x80
 8002902:	0152      	lsls	r2, r2, #5
 8002904:	4293      	cmp	r3, r2
 8002906:	d900      	bls.n	800290a <HAL_TIM_ConfigClockSource+0x7a>
 8002908:	e07e      	b.n	8002a08 <HAL_TIM_ConfigClockSource+0x178>
 800290a:	2b70      	cmp	r3, #112	; 0x70
 800290c:	d018      	beq.n	8002940 <HAL_TIM_ConfigClockSource+0xb0>
 800290e:	d900      	bls.n	8002912 <HAL_TIM_ConfigClockSource+0x82>
 8002910:	e07a      	b.n	8002a08 <HAL_TIM_ConfigClockSource+0x178>
 8002912:	2b60      	cmp	r3, #96	; 0x60
 8002914:	d04f      	beq.n	80029b6 <HAL_TIM_ConfigClockSource+0x126>
 8002916:	d900      	bls.n	800291a <HAL_TIM_ConfigClockSource+0x8a>
 8002918:	e076      	b.n	8002a08 <HAL_TIM_ConfigClockSource+0x178>
 800291a:	2b50      	cmp	r3, #80	; 0x50
 800291c:	d03b      	beq.n	8002996 <HAL_TIM_ConfigClockSource+0x106>
 800291e:	d900      	bls.n	8002922 <HAL_TIM_ConfigClockSource+0x92>
 8002920:	e072      	b.n	8002a08 <HAL_TIM_ConfigClockSource+0x178>
 8002922:	2b40      	cmp	r3, #64	; 0x40
 8002924:	d057      	beq.n	80029d6 <HAL_TIM_ConfigClockSource+0x146>
 8002926:	d900      	bls.n	800292a <HAL_TIM_ConfigClockSource+0x9a>
 8002928:	e06e      	b.n	8002a08 <HAL_TIM_ConfigClockSource+0x178>
 800292a:	2b30      	cmp	r3, #48	; 0x30
 800292c:	d063      	beq.n	80029f6 <HAL_TIM_ConfigClockSource+0x166>
 800292e:	d86b      	bhi.n	8002a08 <HAL_TIM_ConfigClockSource+0x178>
 8002930:	2b20      	cmp	r3, #32
 8002932:	d060      	beq.n	80029f6 <HAL_TIM_ConfigClockSource+0x166>
 8002934:	d868      	bhi.n	8002a08 <HAL_TIM_ConfigClockSource+0x178>
 8002936:	2b00      	cmp	r3, #0
 8002938:	d05d      	beq.n	80029f6 <HAL_TIM_ConfigClockSource+0x166>
 800293a:	2b10      	cmp	r3, #16
 800293c:	d05b      	beq.n	80029f6 <HAL_TIM_ConfigClockSource+0x166>
 800293e:	e063      	b.n	8002a08 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6818      	ldr	r0, [r3, #0]
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	6899      	ldr	r1, [r3, #8]
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	685a      	ldr	r2, [r3, #4]
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	f000 f990 	bl	8002c74 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	2277      	movs	r2, #119	; 0x77
 8002960:	4313      	orrs	r3, r2
 8002962:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	68ba      	ldr	r2, [r7, #8]
 800296a:	609a      	str	r2, [r3, #8]
      break;
 800296c:	e052      	b.n	8002a14 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6818      	ldr	r0, [r3, #0]
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	6899      	ldr	r1, [r3, #8]
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685a      	ldr	r2, [r3, #4]
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	68db      	ldr	r3, [r3, #12]
 800297e:	f000 f979 	bl	8002c74 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2180      	movs	r1, #128	; 0x80
 800298e:	01c9      	lsls	r1, r1, #7
 8002990:	430a      	orrs	r2, r1
 8002992:	609a      	str	r2, [r3, #8]
      break;
 8002994:	e03e      	b.n	8002a14 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6818      	ldr	r0, [r3, #0]
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	6859      	ldr	r1, [r3, #4]
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	001a      	movs	r2, r3
 80029a4:	f000 f8ea 	bl	8002b7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2150      	movs	r1, #80	; 0x50
 80029ae:	0018      	movs	r0, r3
 80029b0:	f000 f944 	bl	8002c3c <TIM_ITRx_SetConfig>
      break;
 80029b4:	e02e      	b.n	8002a14 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6818      	ldr	r0, [r3, #0]
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	6859      	ldr	r1, [r3, #4]
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	001a      	movs	r2, r3
 80029c4:	f000 f908 	bl	8002bd8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2160      	movs	r1, #96	; 0x60
 80029ce:	0018      	movs	r0, r3
 80029d0:	f000 f934 	bl	8002c3c <TIM_ITRx_SetConfig>
      break;
 80029d4:	e01e      	b.n	8002a14 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6818      	ldr	r0, [r3, #0]
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	6859      	ldr	r1, [r3, #4]
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	001a      	movs	r2, r3
 80029e4:	f000 f8ca 	bl	8002b7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2140      	movs	r1, #64	; 0x40
 80029ee:	0018      	movs	r0, r3
 80029f0:	f000 f924 	bl	8002c3c <TIM_ITRx_SetConfig>
      break;
 80029f4:	e00e      	b.n	8002a14 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	0019      	movs	r1, r3
 8002a00:	0010      	movs	r0, r2
 8002a02:	f000 f91b 	bl	8002c3c <TIM_ITRx_SetConfig>
      break;
 8002a06:	e005      	b.n	8002a14 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002a08:	230f      	movs	r3, #15
 8002a0a:	18fb      	adds	r3, r7, r3
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	701a      	strb	r2, [r3, #0]
      break;
 8002a10:	e000      	b.n	8002a14 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002a12:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	223d      	movs	r2, #61	; 0x3d
 8002a18:	2101      	movs	r1, #1
 8002a1a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	223c      	movs	r2, #60	; 0x3c
 8002a20:	2100      	movs	r1, #0
 8002a22:	5499      	strb	r1, [r3, r2]

  return status;
 8002a24:	230f      	movs	r3, #15
 8002a26:	18fb      	adds	r3, r7, r3
 8002a28:	781b      	ldrb	r3, [r3, #0]
}
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	b004      	add	sp, #16
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	46c0      	nop			; (mov r8, r8)
 8002a34:	ffceff88 	.word	0xffceff88
 8002a38:	ffff00ff 	.word	0xffff00ff

08002a3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a44:	46c0      	nop			; (mov r8, r8)
 8002a46:	46bd      	mov	sp, r7
 8002a48:	b002      	add	sp, #8
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a54:	46c0      	nop			; (mov r8, r8)
 8002a56:	46bd      	mov	sp, r7
 8002a58:	b002      	add	sp, #8
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a64:	46c0      	nop			; (mov r8, r8)
 8002a66:	46bd      	mov	sp, r7
 8002a68:	b002      	add	sp, #8
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a74:	46c0      	nop			; (mov r8, r8)
 8002a76:	46bd      	mov	sp, r7
 8002a78:	b002      	add	sp, #8
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	4a34      	ldr	r2, [pc, #208]	; (8002b60 <TIM_Base_SetConfig+0xe4>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d008      	beq.n	8002aa6 <TIM_Base_SetConfig+0x2a>
 8002a94:	687a      	ldr	r2, [r7, #4]
 8002a96:	2380      	movs	r3, #128	; 0x80
 8002a98:	05db      	lsls	r3, r3, #23
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d003      	beq.n	8002aa6 <TIM_Base_SetConfig+0x2a>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a30      	ldr	r2, [pc, #192]	; (8002b64 <TIM_Base_SetConfig+0xe8>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d108      	bne.n	8002ab8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2270      	movs	r2, #112	; 0x70
 8002aaa:	4393      	bics	r3, r2
 8002aac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	68fa      	ldr	r2, [r7, #12]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4a29      	ldr	r2, [pc, #164]	; (8002b60 <TIM_Base_SetConfig+0xe4>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d018      	beq.n	8002af2 <TIM_Base_SetConfig+0x76>
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	2380      	movs	r3, #128	; 0x80
 8002ac4:	05db      	lsls	r3, r3, #23
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d013      	beq.n	8002af2 <TIM_Base_SetConfig+0x76>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a25      	ldr	r2, [pc, #148]	; (8002b64 <TIM_Base_SetConfig+0xe8>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d00f      	beq.n	8002af2 <TIM_Base_SetConfig+0x76>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a24      	ldr	r2, [pc, #144]	; (8002b68 <TIM_Base_SetConfig+0xec>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d00b      	beq.n	8002af2 <TIM_Base_SetConfig+0x76>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a23      	ldr	r2, [pc, #140]	; (8002b6c <TIM_Base_SetConfig+0xf0>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d007      	beq.n	8002af2 <TIM_Base_SetConfig+0x76>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a22      	ldr	r2, [pc, #136]	; (8002b70 <TIM_Base_SetConfig+0xf4>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d003      	beq.n	8002af2 <TIM_Base_SetConfig+0x76>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a21      	ldr	r2, [pc, #132]	; (8002b74 <TIM_Base_SetConfig+0xf8>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d108      	bne.n	8002b04 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	4a20      	ldr	r2, [pc, #128]	; (8002b78 <TIM_Base_SetConfig+0xfc>)
 8002af6:	4013      	ands	r3, r2
 8002af8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	68fa      	ldr	r2, [r7, #12]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2280      	movs	r2, #128	; 0x80
 8002b08:	4393      	bics	r3, r2
 8002b0a:	001a      	movs	r2, r3
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	695b      	ldr	r3, [r3, #20]
 8002b10:	4313      	orrs	r3, r2
 8002b12:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	68fa      	ldr	r2, [r7, #12]
 8002b18:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	689a      	ldr	r2, [r3, #8]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a0c      	ldr	r2, [pc, #48]	; (8002b60 <TIM_Base_SetConfig+0xe4>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d00b      	beq.n	8002b4a <TIM_Base_SetConfig+0xce>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4a0d      	ldr	r2, [pc, #52]	; (8002b6c <TIM_Base_SetConfig+0xf0>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d007      	beq.n	8002b4a <TIM_Base_SetConfig+0xce>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a0c      	ldr	r2, [pc, #48]	; (8002b70 <TIM_Base_SetConfig+0xf4>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d003      	beq.n	8002b4a <TIM_Base_SetConfig+0xce>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a0b      	ldr	r2, [pc, #44]	; (8002b74 <TIM_Base_SetConfig+0xf8>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d103      	bne.n	8002b52 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	691a      	ldr	r2, [r3, #16]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2201      	movs	r2, #1
 8002b56:	615a      	str	r2, [r3, #20]
}
 8002b58:	46c0      	nop			; (mov r8, r8)
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	b004      	add	sp, #16
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40012c00 	.word	0x40012c00
 8002b64:	40000400 	.word	0x40000400
 8002b68:	40002000 	.word	0x40002000
 8002b6c:	40014000 	.word	0x40014000
 8002b70:	40014400 	.word	0x40014400
 8002b74:	40014800 	.word	0x40014800
 8002b78:	fffffcff 	.word	0xfffffcff

08002b7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6a1b      	ldr	r3, [r3, #32]
 8002b8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6a1b      	ldr	r3, [r3, #32]
 8002b92:	2201      	movs	r2, #1
 8002b94:	4393      	bics	r3, r2
 8002b96:	001a      	movs	r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	22f0      	movs	r2, #240	; 0xf0
 8002ba6:	4393      	bics	r3, r2
 8002ba8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	011b      	lsls	r3, r3, #4
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	220a      	movs	r2, #10
 8002bb8:	4393      	bics	r3, r2
 8002bba:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	697a      	ldr	r2, [r7, #20]
 8002bce:	621a      	str	r2, [r3, #32]
}
 8002bd0:	46c0      	nop			; (mov r8, r8)
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	b006      	add	sp, #24
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b086      	sub	sp, #24
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	2210      	movs	r2, #16
 8002bea:	4393      	bics	r3, r2
 8002bec:	001a      	movs	r2, r3
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6a1b      	ldr	r3, [r3, #32]
 8002bfc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	4a0d      	ldr	r2, [pc, #52]	; (8002c38 <TIM_TI2_ConfigInputStage+0x60>)
 8002c02:	4013      	ands	r3, r2
 8002c04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	031b      	lsls	r3, r3, #12
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	22a0      	movs	r2, #160	; 0xa0
 8002c14:	4393      	bics	r3, r2
 8002c16:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	011b      	lsls	r3, r3, #4
 8002c1c:	693a      	ldr	r2, [r7, #16]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	697a      	ldr	r2, [r7, #20]
 8002c26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	693a      	ldr	r2, [r7, #16]
 8002c2c:	621a      	str	r2, [r3, #32]
}
 8002c2e:	46c0      	nop			; (mov r8, r8)
 8002c30:	46bd      	mov	sp, r7
 8002c32:	b006      	add	sp, #24
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	46c0      	nop			; (mov r8, r8)
 8002c38:	ffff0fff 	.word	0xffff0fff

08002c3c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	4a08      	ldr	r2, [pc, #32]	; (8002c70 <TIM_ITRx_SetConfig+0x34>)
 8002c50:	4013      	ands	r3, r2
 8002c52:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c54:	683a      	ldr	r2, [r7, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	2207      	movs	r2, #7
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	68fa      	ldr	r2, [r7, #12]
 8002c64:	609a      	str	r2, [r3, #8]
}
 8002c66:	46c0      	nop			; (mov r8, r8)
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	b004      	add	sp, #16
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	46c0      	nop			; (mov r8, r8)
 8002c70:	ffcfff8f 	.word	0xffcfff8f

08002c74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b086      	sub	sp, #24
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	607a      	str	r2, [r7, #4]
 8002c80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	4a09      	ldr	r2, [pc, #36]	; (8002cb0 <TIM_ETR_SetConfig+0x3c>)
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	021a      	lsls	r2, r3, #8
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	431a      	orrs	r2, r3
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	697a      	ldr	r2, [r7, #20]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	697a      	ldr	r2, [r7, #20]
 8002ca6:	609a      	str	r2, [r3, #8]
}
 8002ca8:	46c0      	nop			; (mov r8, r8)
 8002caa:	46bd      	mov	sp, r7
 8002cac:	b006      	add	sp, #24
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	ffff00ff 	.word	0xffff00ff

08002cb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	223c      	movs	r2, #60	; 0x3c
 8002cc2:	5c9b      	ldrb	r3, [r3, r2]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d101      	bne.n	8002ccc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002cc8:	2302      	movs	r3, #2
 8002cca:	e055      	b.n	8002d78 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	223c      	movs	r2, #60	; 0x3c
 8002cd0:	2101      	movs	r1, #1
 8002cd2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	223d      	movs	r2, #61	; 0x3d
 8002cd8:	2102      	movs	r1, #2
 8002cda:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a23      	ldr	r2, [pc, #140]	; (8002d80 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d108      	bne.n	8002d08 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	4a22      	ldr	r2, [pc, #136]	; (8002d84 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2270      	movs	r2, #112	; 0x70
 8002d0c:	4393      	bics	r3, r2
 8002d0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68fa      	ldr	r2, [r7, #12]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	68fa      	ldr	r2, [r7, #12]
 8002d20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a16      	ldr	r2, [pc, #88]	; (8002d80 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d00f      	beq.n	8002d4c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	2380      	movs	r3, #128	; 0x80
 8002d32:	05db      	lsls	r3, r3, #23
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d009      	beq.n	8002d4c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a12      	ldr	r2, [pc, #72]	; (8002d88 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d004      	beq.n	8002d4c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a11      	ldr	r2, [pc, #68]	; (8002d8c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d10c      	bne.n	8002d66 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	2280      	movs	r2, #128	; 0x80
 8002d50:	4393      	bics	r3, r2
 8002d52:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	68ba      	ldr	r2, [r7, #8]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	68ba      	ldr	r2, [r7, #8]
 8002d64:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	223d      	movs	r2, #61	; 0x3d
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	223c      	movs	r2, #60	; 0x3c
 8002d72:	2100      	movs	r1, #0
 8002d74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d76:	2300      	movs	r3, #0
}
 8002d78:	0018      	movs	r0, r3
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	b004      	add	sp, #16
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	40012c00 	.word	0x40012c00
 8002d84:	ff0fffff 	.word	0xff0fffff
 8002d88:	40000400 	.word	0x40000400
 8002d8c:	40014000 	.word	0x40014000

08002d90 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d98:	46c0      	nop			; (mov r8, r8)
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	b002      	add	sp, #8
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002da8:	46c0      	nop			; (mov r8, r8)
 8002daa:	46bd      	mov	sp, r7
 8002dac:	b002      	add	sp, #8
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002db8:	46c0      	nop			; (mov r8, r8)
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	b002      	add	sp, #8
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e046      	b.n	8002e60 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2284      	movs	r2, #132	; 0x84
 8002dd6:	589b      	ldr	r3, [r3, r2]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d107      	bne.n	8002dec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2280      	movs	r2, #128	; 0x80
 8002de0:	2100      	movs	r1, #0
 8002de2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	0018      	movs	r0, r3
 8002de8:	f7fd fe20 	bl	8000a2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2284      	movs	r2, #132	; 0x84
 8002df0:	2124      	movs	r1, #36	; 0x24
 8002df2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2101      	movs	r1, #1
 8002e00:	438a      	bics	r2, r1
 8002e02:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	0018      	movs	r0, r3
 8002e08:	f000 fc8c 	bl	8003724 <UART_SetConfig>
 8002e0c:	0003      	movs	r3, r0
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d101      	bne.n	8002e16 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e024      	b.n	8002e60 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d003      	beq.n	8002e26 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	0018      	movs	r0, r3
 8002e22:	f000 ff3d 	bl	8003ca0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	685a      	ldr	r2, [r3, #4]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	490d      	ldr	r1, [pc, #52]	; (8002e68 <HAL_UART_Init+0xa8>)
 8002e32:	400a      	ands	r2, r1
 8002e34:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	689a      	ldr	r2, [r3, #8]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	212a      	movs	r1, #42	; 0x2a
 8002e42:	438a      	bics	r2, r1
 8002e44:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2101      	movs	r1, #1
 8002e52:	430a      	orrs	r2, r1
 8002e54:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	0018      	movs	r0, r3
 8002e5a:	f000 ffd5 	bl	8003e08 <UART_CheckIdleState>
 8002e5e:	0003      	movs	r3, r0
}
 8002e60:	0018      	movs	r0, r3
 8002e62:	46bd      	mov	sp, r7
 8002e64:	b002      	add	sp, #8
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	ffffb7ff 	.word	0xffffb7ff

08002e6c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b08c      	sub	sp, #48	; 0x30
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	60b9      	str	r1, [r7, #8]
 8002e76:	1dbb      	adds	r3, r7, #6
 8002e78:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2284      	movs	r2, #132	; 0x84
 8002e7e:	589b      	ldr	r3, [r3, r2]
 8002e80:	2b20      	cmp	r3, #32
 8002e82:	d000      	beq.n	8002e86 <HAL_UART_Transmit_IT+0x1a>
 8002e84:	e0a0      	b.n	8002fc8 <HAL_UART_Transmit_IT+0x15c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d003      	beq.n	8002e94 <HAL_UART_Transmit_IT+0x28>
 8002e8c:	1dbb      	adds	r3, r7, #6
 8002e8e:	881b      	ldrh	r3, [r3, #0]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d101      	bne.n	8002e98 <HAL_UART_Transmit_IT+0x2c>
    {
      return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e098      	b.n	8002fca <HAL_UART_Transmit_IT+0x15e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	689a      	ldr	r2, [r3, #8]
 8002e9c:	2380      	movs	r3, #128	; 0x80
 8002e9e:	015b      	lsls	r3, r3, #5
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d109      	bne.n	8002eb8 <HAL_UART_Transmit_IT+0x4c>
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	691b      	ldr	r3, [r3, #16]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d105      	bne.n	8002eb8 <HAL_UART_Transmit_IT+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	d001      	beq.n	8002eb8 <HAL_UART_Transmit_IT+0x4c>
      {
        return  HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e088      	b.n	8002fca <HAL_UART_Transmit_IT+0x15e>
      }
    }

    __HAL_LOCK(huart);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2280      	movs	r2, #128	; 0x80
 8002ebc:	5c9b      	ldrb	r3, [r3, r2]
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d101      	bne.n	8002ec6 <HAL_UART_Transmit_IT+0x5a>
 8002ec2:	2302      	movs	r3, #2
 8002ec4:	e081      	b.n	8002fca <HAL_UART_Transmit_IT+0x15e>
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2280      	movs	r2, #128	; 0x80
 8002eca:	2101      	movs	r1, #1
 8002ecc:	5499      	strb	r1, [r3, r2]

    huart->pTxBuffPtr  = pData;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	68ba      	ldr	r2, [r7, #8]
 8002ed2:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	1dba      	adds	r2, r7, #6
 8002ed8:	2154      	movs	r1, #84	; 0x54
 8002eda:	8812      	ldrh	r2, [r2, #0]
 8002edc:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	1dba      	adds	r2, r7, #6
 8002ee2:	2156      	movs	r1, #86	; 0x56
 8002ee4:	8812      	ldrh	r2, [r2, #0]
 8002ee6:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2200      	movs	r2, #0
 8002eec:	675a      	str	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	228c      	movs	r2, #140	; 0x8c
 8002ef2:	2100      	movs	r1, #0
 8002ef4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2284      	movs	r2, #132	; 0x84
 8002efa:	2121      	movs	r1, #33	; 0x21
 8002efc:	5099      	str	r1, [r3, r2]

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002f02:	2380      	movs	r3, #128	; 0x80
 8002f04:	059b      	lsls	r3, r3, #22
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d12e      	bne.n	8002f68 <HAL_UART_Transmit_IT+0xfc>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	689a      	ldr	r2, [r3, #8]
 8002f0e:	2380      	movs	r3, #128	; 0x80
 8002f10:	015b      	lsls	r3, r3, #5
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d107      	bne.n	8002f26 <HAL_UART_Transmit_IT+0xba>
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	691b      	ldr	r3, [r3, #16]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d103      	bne.n	8002f26 <HAL_UART_Transmit_IT+0xba>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	4a2c      	ldr	r2, [pc, #176]	; (8002fd4 <HAL_UART_Transmit_IT+0x168>)
 8002f22:	675a      	str	r2, [r3, #116]	; 0x74
 8002f24:	e002      	b.n	8002f2c <HAL_UART_Transmit_IT+0xc0>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	4a2b      	ldr	r2, [pc, #172]	; (8002fd8 <HAL_UART_Transmit_IT+0x16c>)
 8002f2a:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2280      	movs	r2, #128	; 0x80
 8002f30:	2100      	movs	r1, #0
 8002f32:	5499      	strb	r1, [r3, r2]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f34:	f3ef 8310 	mrs	r3, PRIMASK
 8002f38:	61fb      	str	r3, [r7, #28]
  return(result);
 8002f3a:	69fb      	ldr	r3, [r7, #28]

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8002f3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f3e:	2301      	movs	r3, #1
 8002f40:	623b      	str	r3, [r7, #32]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f42:	6a3b      	ldr	r3, [r7, #32]
 8002f44:	f383 8810 	msr	PRIMASK, r3
}
 8002f48:	46c0      	nop			; (mov r8, r8)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2180      	movs	r1, #128	; 0x80
 8002f56:	0409      	lsls	r1, r1, #16
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	609a      	str	r2, [r3, #8]
 8002f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f5e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f62:	f383 8810 	msr	PRIMASK, r3
}
 8002f66:	e02d      	b.n	8002fc4 <HAL_UART_Transmit_IT+0x158>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	689a      	ldr	r2, [r3, #8]
 8002f6c:	2380      	movs	r3, #128	; 0x80
 8002f6e:	015b      	lsls	r3, r3, #5
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d107      	bne.n	8002f84 <HAL_UART_Transmit_IT+0x118>
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d103      	bne.n	8002f84 <HAL_UART_Transmit_IT+0x118>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	4a17      	ldr	r2, [pc, #92]	; (8002fdc <HAL_UART_Transmit_IT+0x170>)
 8002f80:	675a      	str	r2, [r3, #116]	; 0x74
 8002f82:	e002      	b.n	8002f8a <HAL_UART_Transmit_IT+0x11e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	4a16      	ldr	r2, [pc, #88]	; (8002fe0 <HAL_UART_Transmit_IT+0x174>)
 8002f88:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2280      	movs	r2, #128	; 0x80
 8002f8e:	2100      	movs	r1, #0
 8002f90:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f92:	f3ef 8310 	mrs	r3, PRIMASK
 8002f96:	613b      	str	r3, [r7, #16]
  return(result);
 8002f98:	693b      	ldr	r3, [r7, #16]

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8002f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	f383 8810 	msr	PRIMASK, r3
}
 8002fa6:	46c0      	nop			; (mov r8, r8)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2180      	movs	r1, #128	; 0x80
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	601a      	str	r2, [r3, #0]
 8002fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fba:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	f383 8810 	msr	PRIMASK, r3
}
 8002fc2:	46c0      	nop			; (mov r8, r8)
    }

    return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	e000      	b.n	8002fca <HAL_UART_Transmit_IT+0x15e>
  }
  else
  {
    return HAL_BUSY;
 8002fc8:	2302      	movs	r3, #2
  }
}
 8002fca:	0018      	movs	r0, r3
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	b00c      	add	sp, #48	; 0x30
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	46c0      	nop			; (mov r8, r8)
 8002fd4:	080045dd 	.word	0x080045dd
 8002fd8:	080044f1 	.word	0x080044f1
 8002fdc:	08004433 	.word	0x08004433
 8002fe0:	0800437f 	.word	0x0800437f

08002fe4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b088      	sub	sp, #32
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	1dbb      	adds	r3, r7, #6
 8002ff0:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2288      	movs	r2, #136	; 0x88
 8002ff6:	589b      	ldr	r3, [r3, r2]
 8002ff8:	2b20      	cmp	r3, #32
 8002ffa:	d155      	bne.n	80030a8 <HAL_UART_Receive_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d003      	beq.n	800300a <HAL_UART_Receive_IT+0x26>
 8003002:	1dbb      	adds	r3, r7, #6
 8003004:	881b      	ldrh	r3, [r3, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e04d      	b.n	80030aa <HAL_UART_Receive_IT+0xc6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	689a      	ldr	r2, [r3, #8]
 8003012:	2380      	movs	r3, #128	; 0x80
 8003014:	015b      	lsls	r3, r3, #5
 8003016:	429a      	cmp	r2, r3
 8003018:	d109      	bne.n	800302e <HAL_UART_Receive_IT+0x4a>
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d105      	bne.n	800302e <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	2201      	movs	r2, #1
 8003026:	4013      	ands	r3, r2
 8003028:	d001      	beq.n	800302e <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e03d      	b.n	80030aa <HAL_UART_Receive_IT+0xc6>
      }
    }

    __HAL_LOCK(huart);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2280      	movs	r2, #128	; 0x80
 8003032:	5c9b      	ldrb	r3, [r3, r2]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d101      	bne.n	800303c <HAL_UART_Receive_IT+0x58>
 8003038:	2302      	movs	r3, #2
 800303a:	e036      	b.n	80030aa <HAL_UART_Receive_IT+0xc6>
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2280      	movs	r2, #128	; 0x80
 8003040:	2101      	movs	r1, #1
 8003042:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2200      	movs	r2, #0
 8003048:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a19      	ldr	r2, [pc, #100]	; (80030b4 <HAL_UART_Receive_IT+0xd0>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d020      	beq.n	8003096 <HAL_UART_Receive_IT+0xb2>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685a      	ldr	r2, [r3, #4]
 800305a:	2380      	movs	r3, #128	; 0x80
 800305c:	041b      	lsls	r3, r3, #16
 800305e:	4013      	ands	r3, r2
 8003060:	d019      	beq.n	8003096 <HAL_UART_Receive_IT+0xb2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003062:	f3ef 8310 	mrs	r3, PRIMASK
 8003066:	613b      	str	r3, [r7, #16]
  return(result);
 8003068:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800306a:	61fb      	str	r3, [r7, #28]
 800306c:	2301      	movs	r3, #1
 800306e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	f383 8810 	msr	PRIMASK, r3
}
 8003076:	46c0      	nop			; (mov r8, r8)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2180      	movs	r1, #128	; 0x80
 8003084:	04c9      	lsls	r1, r1, #19
 8003086:	430a      	orrs	r2, r1
 8003088:	601a      	str	r2, [r3, #0]
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	f383 8810 	msr	PRIMASK, r3
}
 8003094:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003096:	1dbb      	adds	r3, r7, #6
 8003098:	881a      	ldrh	r2, [r3, #0]
 800309a:	68b9      	ldr	r1, [r7, #8]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	0018      	movs	r0, r3
 80030a0:	f000 ffc4 	bl	800402c <UART_Start_Receive_IT>
 80030a4:	0003      	movs	r3, r0
 80030a6:	e000      	b.n	80030aa <HAL_UART_Receive_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 80030a8:	2302      	movs	r3, #2
  }
}
 80030aa:	0018      	movs	r0, r3
 80030ac:	46bd      	mov	sp, r7
 80030ae:	b008      	add	sp, #32
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	46c0      	nop			; (mov r8, r8)
 80030b4:	40008000 	.word	0x40008000

080030b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80030b8:	b5b0      	push	{r4, r5, r7, lr}
 80030ba:	b0aa      	sub	sp, #168	; 0xa8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	22a4      	movs	r2, #164	; 0xa4
 80030c8:	18b9      	adds	r1, r7, r2
 80030ca:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	20a0      	movs	r0, #160	; 0xa0
 80030d4:	1839      	adds	r1, r7, r0
 80030d6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	249c      	movs	r4, #156	; 0x9c
 80030e0:	1939      	adds	r1, r7, r4
 80030e2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80030e4:	0011      	movs	r1, r2
 80030e6:	18bb      	adds	r3, r7, r2
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4aa0      	ldr	r2, [pc, #640]	; (800336c <HAL_UART_IRQHandler+0x2b4>)
 80030ec:	4013      	ands	r3, r2
 80030ee:	2298      	movs	r2, #152	; 0x98
 80030f0:	18bd      	adds	r5, r7, r2
 80030f2:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80030f4:	18bb      	adds	r3, r7, r2
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d11a      	bne.n	8003132 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80030fc:	187b      	adds	r3, r7, r1
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2220      	movs	r2, #32
 8003102:	4013      	ands	r3, r2
 8003104:	d015      	beq.n	8003132 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003106:	183b      	adds	r3, r7, r0
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2220      	movs	r2, #32
 800310c:	4013      	ands	r3, r2
 800310e:	d105      	bne.n	800311c <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003110:	193b      	adds	r3, r7, r4
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	2380      	movs	r3, #128	; 0x80
 8003116:	055b      	lsls	r3, r3, #21
 8003118:	4013      	ands	r3, r2
 800311a:	d00a      	beq.n	8003132 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003120:	2b00      	cmp	r3, #0
 8003122:	d100      	bne.n	8003126 <HAL_UART_IRQHandler+0x6e>
 8003124:	e2cf      	b.n	80036c6 <HAL_UART_IRQHandler+0x60e>
      {
        huart->RxISR(huart);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	0010      	movs	r0, r2
 800312e:	4798      	blx	r3
      }
      return;
 8003130:	e2c9      	b.n	80036c6 <HAL_UART_IRQHandler+0x60e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003132:	2398      	movs	r3, #152	; 0x98
 8003134:	18fb      	adds	r3, r7, r3
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d100      	bne.n	800313e <HAL_UART_IRQHandler+0x86>
 800313c:	e11e      	b.n	800337c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800313e:	239c      	movs	r3, #156	; 0x9c
 8003140:	18fb      	adds	r3, r7, r3
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a8a      	ldr	r2, [pc, #552]	; (8003370 <HAL_UART_IRQHandler+0x2b8>)
 8003146:	4013      	ands	r3, r2
 8003148:	d106      	bne.n	8003158 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800314a:	23a0      	movs	r3, #160	; 0xa0
 800314c:	18fb      	adds	r3, r7, r3
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a88      	ldr	r2, [pc, #544]	; (8003374 <HAL_UART_IRQHandler+0x2bc>)
 8003152:	4013      	ands	r3, r2
 8003154:	d100      	bne.n	8003158 <HAL_UART_IRQHandler+0xa0>
 8003156:	e111      	b.n	800337c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003158:	23a4      	movs	r3, #164	; 0xa4
 800315a:	18fb      	adds	r3, r7, r3
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2201      	movs	r2, #1
 8003160:	4013      	ands	r3, r2
 8003162:	d012      	beq.n	800318a <HAL_UART_IRQHandler+0xd2>
 8003164:	23a0      	movs	r3, #160	; 0xa0
 8003166:	18fb      	adds	r3, r7, r3
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	2380      	movs	r3, #128	; 0x80
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	4013      	ands	r3, r2
 8003170:	d00b      	beq.n	800318a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2201      	movs	r2, #1
 8003178:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	228c      	movs	r2, #140	; 0x8c
 800317e:	589b      	ldr	r3, [r3, r2]
 8003180:	2201      	movs	r2, #1
 8003182:	431a      	orrs	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	218c      	movs	r1, #140	; 0x8c
 8003188:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800318a:	23a4      	movs	r3, #164	; 0xa4
 800318c:	18fb      	adds	r3, r7, r3
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2202      	movs	r2, #2
 8003192:	4013      	ands	r3, r2
 8003194:	d011      	beq.n	80031ba <HAL_UART_IRQHandler+0x102>
 8003196:	239c      	movs	r3, #156	; 0x9c
 8003198:	18fb      	adds	r3, r7, r3
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2201      	movs	r2, #1
 800319e:	4013      	ands	r3, r2
 80031a0:	d00b      	beq.n	80031ba <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2202      	movs	r2, #2
 80031a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	228c      	movs	r2, #140	; 0x8c
 80031ae:	589b      	ldr	r3, [r3, r2]
 80031b0:	2204      	movs	r2, #4
 80031b2:	431a      	orrs	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	218c      	movs	r1, #140	; 0x8c
 80031b8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80031ba:	23a4      	movs	r3, #164	; 0xa4
 80031bc:	18fb      	adds	r3, r7, r3
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2204      	movs	r2, #4
 80031c2:	4013      	ands	r3, r2
 80031c4:	d011      	beq.n	80031ea <HAL_UART_IRQHandler+0x132>
 80031c6:	239c      	movs	r3, #156	; 0x9c
 80031c8:	18fb      	adds	r3, r7, r3
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2201      	movs	r2, #1
 80031ce:	4013      	ands	r3, r2
 80031d0:	d00b      	beq.n	80031ea <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2204      	movs	r2, #4
 80031d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	228c      	movs	r2, #140	; 0x8c
 80031de:	589b      	ldr	r3, [r3, r2]
 80031e0:	2202      	movs	r2, #2
 80031e2:	431a      	orrs	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	218c      	movs	r1, #140	; 0x8c
 80031e8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80031ea:	23a4      	movs	r3, #164	; 0xa4
 80031ec:	18fb      	adds	r3, r7, r3
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2208      	movs	r2, #8
 80031f2:	4013      	ands	r3, r2
 80031f4:	d017      	beq.n	8003226 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80031f6:	23a0      	movs	r3, #160	; 0xa0
 80031f8:	18fb      	adds	r3, r7, r3
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2220      	movs	r2, #32
 80031fe:	4013      	ands	r3, r2
 8003200:	d105      	bne.n	800320e <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003202:	239c      	movs	r3, #156	; 0x9c
 8003204:	18fb      	adds	r3, r7, r3
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a59      	ldr	r2, [pc, #356]	; (8003370 <HAL_UART_IRQHandler+0x2b8>)
 800320a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800320c:	d00b      	beq.n	8003226 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2208      	movs	r2, #8
 8003214:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	228c      	movs	r2, #140	; 0x8c
 800321a:	589b      	ldr	r3, [r3, r2]
 800321c:	2208      	movs	r2, #8
 800321e:	431a      	orrs	r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	218c      	movs	r1, #140	; 0x8c
 8003224:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003226:	23a4      	movs	r3, #164	; 0xa4
 8003228:	18fb      	adds	r3, r7, r3
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	2380      	movs	r3, #128	; 0x80
 800322e:	011b      	lsls	r3, r3, #4
 8003230:	4013      	ands	r3, r2
 8003232:	d013      	beq.n	800325c <HAL_UART_IRQHandler+0x1a4>
 8003234:	23a0      	movs	r3, #160	; 0xa0
 8003236:	18fb      	adds	r3, r7, r3
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	2380      	movs	r3, #128	; 0x80
 800323c:	04db      	lsls	r3, r3, #19
 800323e:	4013      	ands	r3, r2
 8003240:	d00c      	beq.n	800325c <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2280      	movs	r2, #128	; 0x80
 8003248:	0112      	lsls	r2, r2, #4
 800324a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	228c      	movs	r2, #140	; 0x8c
 8003250:	589b      	ldr	r3, [r3, r2]
 8003252:	2220      	movs	r2, #32
 8003254:	431a      	orrs	r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	218c      	movs	r1, #140	; 0x8c
 800325a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	228c      	movs	r2, #140	; 0x8c
 8003260:	589b      	ldr	r3, [r3, r2]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d100      	bne.n	8003268 <HAL_UART_IRQHandler+0x1b0>
 8003266:	e230      	b.n	80036ca <HAL_UART_IRQHandler+0x612>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003268:	23a4      	movs	r3, #164	; 0xa4
 800326a:	18fb      	adds	r3, r7, r3
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2220      	movs	r2, #32
 8003270:	4013      	ands	r3, r2
 8003272:	d015      	beq.n	80032a0 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003274:	23a0      	movs	r3, #160	; 0xa0
 8003276:	18fb      	adds	r3, r7, r3
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2220      	movs	r2, #32
 800327c:	4013      	ands	r3, r2
 800327e:	d106      	bne.n	800328e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003280:	239c      	movs	r3, #156	; 0x9c
 8003282:	18fb      	adds	r3, r7, r3
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	2380      	movs	r3, #128	; 0x80
 8003288:	055b      	lsls	r3, r3, #21
 800328a:	4013      	ands	r3, r2
 800328c:	d008      	beq.n	80032a0 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003292:	2b00      	cmp	r3, #0
 8003294:	d004      	beq.n	80032a0 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	0010      	movs	r0, r2
 800329e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	228c      	movs	r2, #140	; 0x8c
 80032a4:	589b      	ldr	r3, [r3, r2]
 80032a6:	2194      	movs	r1, #148	; 0x94
 80032a8:	187a      	adds	r2, r7, r1
 80032aa:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	2240      	movs	r2, #64	; 0x40
 80032b4:	4013      	ands	r3, r2
 80032b6:	2b40      	cmp	r3, #64	; 0x40
 80032b8:	d004      	beq.n	80032c4 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80032ba:	187b      	adds	r3, r7, r1
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2228      	movs	r2, #40	; 0x28
 80032c0:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80032c2:	d047      	beq.n	8003354 <HAL_UART_IRQHandler+0x29c>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	0018      	movs	r0, r3
 80032c8:	f000 ffdc 	bl	8004284 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	2240      	movs	r2, #64	; 0x40
 80032d4:	4013      	ands	r3, r2
 80032d6:	2b40      	cmp	r3, #64	; 0x40
 80032d8:	d137      	bne.n	800334a <HAL_UART_IRQHandler+0x292>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032da:	f3ef 8310 	mrs	r3, PRIMASK
 80032de:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80032e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032e2:	2090      	movs	r0, #144	; 0x90
 80032e4:	183a      	adds	r2, r7, r0
 80032e6:	6013      	str	r3, [r2, #0]
 80032e8:	2301      	movs	r3, #1
 80032ea:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80032ee:	f383 8810 	msr	PRIMASK, r3
}
 80032f2:	46c0      	nop			; (mov r8, r8)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689a      	ldr	r2, [r3, #8]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2140      	movs	r1, #64	; 0x40
 8003300:	438a      	bics	r2, r1
 8003302:	609a      	str	r2, [r3, #8]
 8003304:	183b      	adds	r3, r7, r0
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800330a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800330c:	f383 8810 	msr	PRIMASK, r3
}
 8003310:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003316:	2b00      	cmp	r3, #0
 8003318:	d012      	beq.n	8003340 <HAL_UART_IRQHandler+0x288>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800331e:	4a16      	ldr	r2, [pc, #88]	; (8003378 <HAL_UART_IRQHandler+0x2c0>)
 8003320:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003326:	0018      	movs	r0, r3
 8003328:	f7fe f818 	bl	800135c <HAL_DMA_Abort_IT>
 800332c:	1e03      	subs	r3, r0, #0
 800332e:	d01a      	beq.n	8003366 <HAL_UART_IRQHandler+0x2ae>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003334:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800333a:	0018      	movs	r0, r3
 800333c:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800333e:	e012      	b.n	8003366 <HAL_UART_IRQHandler+0x2ae>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	0018      	movs	r0, r3
 8003344:	f000 f9da 	bl	80036fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003348:	e00d      	b.n	8003366 <HAL_UART_IRQHandler+0x2ae>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	0018      	movs	r0, r3
 800334e:	f000 f9d5 	bl	80036fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003352:	e008      	b.n	8003366 <HAL_UART_IRQHandler+0x2ae>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	0018      	movs	r0, r3
 8003358:	f000 f9d0 	bl	80036fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	228c      	movs	r2, #140	; 0x8c
 8003360:	2100      	movs	r1, #0
 8003362:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003364:	e1b1      	b.n	80036ca <HAL_UART_IRQHandler+0x612>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003366:	46c0      	nop			; (mov r8, r8)
    return;
 8003368:	e1af      	b.n	80036ca <HAL_UART_IRQHandler+0x612>
 800336a:	46c0      	nop			; (mov r8, r8)
 800336c:	0000080f 	.word	0x0000080f
 8003370:	10000001 	.word	0x10000001
 8003374:	04000120 	.word	0x04000120
 8003378:	08004351 	.word	0x08004351

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003380:	2b01      	cmp	r3, #1
 8003382:	d000      	beq.n	8003386 <HAL_UART_IRQHandler+0x2ce>
 8003384:	e135      	b.n	80035f2 <HAL_UART_IRQHandler+0x53a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003386:	23a4      	movs	r3, #164	; 0xa4
 8003388:	18fb      	adds	r3, r7, r3
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2210      	movs	r2, #16
 800338e:	4013      	ands	r3, r2
 8003390:	d100      	bne.n	8003394 <HAL_UART_IRQHandler+0x2dc>
 8003392:	e12e      	b.n	80035f2 <HAL_UART_IRQHandler+0x53a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003394:	23a0      	movs	r3, #160	; 0xa0
 8003396:	18fb      	adds	r3, r7, r3
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	2210      	movs	r2, #16
 800339c:	4013      	ands	r3, r2
 800339e:	d100      	bne.n	80033a2 <HAL_UART_IRQHandler+0x2ea>
 80033a0:	e127      	b.n	80035f2 <HAL_UART_IRQHandler+0x53a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	2210      	movs	r2, #16
 80033a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	2240      	movs	r2, #64	; 0x40
 80033b2:	4013      	ands	r3, r2
 80033b4:	2b40      	cmp	r3, #64	; 0x40
 80033b6:	d000      	beq.n	80033ba <HAL_UART_IRQHandler+0x302>
 80033b8:	e09e      	b.n	80034f8 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	685a      	ldr	r2, [r3, #4]
 80033c2:	217e      	movs	r1, #126	; 0x7e
 80033c4:	187b      	adds	r3, r7, r1
 80033c6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80033c8:	187b      	adds	r3, r7, r1
 80033ca:	881b      	ldrh	r3, [r3, #0]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d100      	bne.n	80033d2 <HAL_UART_IRQHandler+0x31a>
 80033d0:	e17d      	b.n	80036ce <HAL_UART_IRQHandler+0x616>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	225c      	movs	r2, #92	; 0x5c
 80033d6:	5a9b      	ldrh	r3, [r3, r2]
 80033d8:	187a      	adds	r2, r7, r1
 80033da:	8812      	ldrh	r2, [r2, #0]
 80033dc:	429a      	cmp	r2, r3
 80033de:	d300      	bcc.n	80033e2 <HAL_UART_IRQHandler+0x32a>
 80033e0:	e175      	b.n	80036ce <HAL_UART_IRQHandler+0x616>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	187a      	adds	r2, r7, r1
 80033e6:	215e      	movs	r1, #94	; 0x5e
 80033e8:	8812      	ldrh	r2, [r2, #0]
 80033ea:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2220      	movs	r2, #32
 80033f6:	4013      	ands	r3, r2
 80033f8:	d16f      	bne.n	80034da <HAL_UART_IRQHandler+0x422>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033fa:	f3ef 8310 	mrs	r3, PRIMASK
 80033fe:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003402:	67bb      	str	r3, [r7, #120]	; 0x78
 8003404:	2301      	movs	r3, #1
 8003406:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003408:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800340a:	f383 8810 	msr	PRIMASK, r3
}
 800340e:	46c0      	nop			; (mov r8, r8)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	49b1      	ldr	r1, [pc, #708]	; (80036e0 <HAL_UART_IRQHandler+0x628>)
 800341c:	400a      	ands	r2, r1
 800341e:	601a      	str	r2, [r3, #0]
 8003420:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003422:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003426:	f383 8810 	msr	PRIMASK, r3
}
 800342a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800342c:	f3ef 8310 	mrs	r3, PRIMASK
 8003430:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003432:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003434:	677b      	str	r3, [r7, #116]	; 0x74
 8003436:	2301      	movs	r3, #1
 8003438:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800343a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800343c:	f383 8810 	msr	PRIMASK, r3
}
 8003440:	46c0      	nop			; (mov r8, r8)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	689a      	ldr	r2, [r3, #8]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2101      	movs	r1, #1
 800344e:	438a      	bics	r2, r1
 8003450:	609a      	str	r2, [r3, #8]
 8003452:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003454:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003456:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003458:	f383 8810 	msr	PRIMASK, r3
}
 800345c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800345e:	f3ef 8310 	mrs	r3, PRIMASK
 8003462:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003464:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003466:	673b      	str	r3, [r7, #112]	; 0x70
 8003468:	2301      	movs	r3, #1
 800346a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800346c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800346e:	f383 8810 	msr	PRIMASK, r3
}
 8003472:	46c0      	nop			; (mov r8, r8)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	689a      	ldr	r2, [r3, #8]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2140      	movs	r1, #64	; 0x40
 8003480:	438a      	bics	r2, r1
 8003482:	609a      	str	r2, [r3, #8]
 8003484:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003486:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003488:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800348a:	f383 8810 	msr	PRIMASK, r3
}
 800348e:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2288      	movs	r2, #136	; 0x88
 8003494:	2120      	movs	r1, #32
 8003496:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800349e:	f3ef 8310 	mrs	r3, PRIMASK
 80034a2:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80034a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034a6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80034a8:	2301      	movs	r3, #1
 80034aa:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034ae:	f383 8810 	msr	PRIMASK, r3
}
 80034b2:	46c0      	nop			; (mov r8, r8)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2110      	movs	r1, #16
 80034c0:	438a      	bics	r2, r1
 80034c2:	601a      	str	r2, [r3, #0]
 80034c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034c6:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034ca:	f383 8810 	msr	PRIMASK, r3
}
 80034ce:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80034d4:	0018      	movs	r0, r3
 80034d6:	f7fd fedf 	bl	8001298 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	225c      	movs	r2, #92	; 0x5c
 80034de:	5a9a      	ldrh	r2, [r3, r2]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	215e      	movs	r1, #94	; 0x5e
 80034e4:	5a5b      	ldrh	r3, [r3, r1]
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	0011      	movs	r1, r2
 80034f0:	0018      	movs	r0, r3
 80034f2:	f000 f90b 	bl	800370c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80034f6:	e0ea      	b.n	80036ce <HAL_UART_IRQHandler+0x616>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	225c      	movs	r2, #92	; 0x5c
 80034fc:	5a99      	ldrh	r1, [r3, r2]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	225e      	movs	r2, #94	; 0x5e
 8003502:	5a9b      	ldrh	r3, [r3, r2]
 8003504:	b29a      	uxth	r2, r3
 8003506:	208e      	movs	r0, #142	; 0x8e
 8003508:	183b      	adds	r3, r7, r0
 800350a:	1a8a      	subs	r2, r1, r2
 800350c:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	225e      	movs	r2, #94	; 0x5e
 8003512:	5a9b      	ldrh	r3, [r3, r2]
 8003514:	b29b      	uxth	r3, r3
 8003516:	2b00      	cmp	r3, #0
 8003518:	d100      	bne.n	800351c <HAL_UART_IRQHandler+0x464>
 800351a:	e0da      	b.n	80036d2 <HAL_UART_IRQHandler+0x61a>
          && (nb_rx_data > 0U))
 800351c:	183b      	adds	r3, r7, r0
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d100      	bne.n	8003526 <HAL_UART_IRQHandler+0x46e>
 8003524:	e0d5      	b.n	80036d2 <HAL_UART_IRQHandler+0x61a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003526:	f3ef 8310 	mrs	r3, PRIMASK
 800352a:	60fb      	str	r3, [r7, #12]
  return(result);
 800352c:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800352e:	2488      	movs	r4, #136	; 0x88
 8003530:	193a      	adds	r2, r7, r4
 8003532:	6013      	str	r3, [r2, #0]
 8003534:	2301      	movs	r3, #1
 8003536:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	f383 8810 	msr	PRIMASK, r3
}
 800353e:	46c0      	nop			; (mov r8, r8)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4966      	ldr	r1, [pc, #408]	; (80036e4 <HAL_UART_IRQHandler+0x62c>)
 800354c:	400a      	ands	r2, r1
 800354e:	601a      	str	r2, [r3, #0]
 8003550:	193b      	adds	r3, r7, r4
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	f383 8810 	msr	PRIMASK, r3
}
 800355c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800355e:	f3ef 8310 	mrs	r3, PRIMASK
 8003562:	61bb      	str	r3, [r7, #24]
  return(result);
 8003564:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003566:	2484      	movs	r4, #132	; 0x84
 8003568:	193a      	adds	r2, r7, r4
 800356a:	6013      	str	r3, [r2, #0]
 800356c:	2301      	movs	r3, #1
 800356e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	f383 8810 	msr	PRIMASK, r3
}
 8003576:	46c0      	nop			; (mov r8, r8)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	689a      	ldr	r2, [r3, #8]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4959      	ldr	r1, [pc, #356]	; (80036e8 <HAL_UART_IRQHandler+0x630>)
 8003584:	400a      	ands	r2, r1
 8003586:	609a      	str	r2, [r3, #8]
 8003588:	193b      	adds	r3, r7, r4
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800358e:	6a3b      	ldr	r3, [r7, #32]
 8003590:	f383 8810 	msr	PRIMASK, r3
}
 8003594:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2288      	movs	r2, #136	; 0x88
 800359a:	2120      	movs	r1, #32
 800359c:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	671a      	str	r2, [r3, #112]	; 0x70
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035aa:	f3ef 8310 	mrs	r3, PRIMASK
 80035ae:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80035b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035b2:	2480      	movs	r4, #128	; 0x80
 80035b4:	193a      	adds	r2, r7, r4
 80035b6:	6013      	str	r3, [r2, #0]
 80035b8:	2301      	movs	r3, #1
 80035ba:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035be:	f383 8810 	msr	PRIMASK, r3
}
 80035c2:	46c0      	nop			; (mov r8, r8)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2110      	movs	r1, #16
 80035d0:	438a      	bics	r2, r1
 80035d2:	601a      	str	r2, [r3, #0]
 80035d4:	193b      	adds	r3, r7, r4
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035dc:	f383 8810 	msr	PRIMASK, r3
}
 80035e0:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80035e2:	183b      	adds	r3, r7, r0
 80035e4:	881a      	ldrh	r2, [r3, #0]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	0011      	movs	r1, r2
 80035ea:	0018      	movs	r0, r3
 80035ec:	f000 f88e 	bl	800370c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80035f0:	e06f      	b.n	80036d2 <HAL_UART_IRQHandler+0x61a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80035f2:	23a4      	movs	r3, #164	; 0xa4
 80035f4:	18fb      	adds	r3, r7, r3
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	2380      	movs	r3, #128	; 0x80
 80035fa:	035b      	lsls	r3, r3, #13
 80035fc:	4013      	ands	r3, r2
 80035fe:	d010      	beq.n	8003622 <HAL_UART_IRQHandler+0x56a>
 8003600:	239c      	movs	r3, #156	; 0x9c
 8003602:	18fb      	adds	r3, r7, r3
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	2380      	movs	r3, #128	; 0x80
 8003608:	03db      	lsls	r3, r3, #15
 800360a:	4013      	ands	r3, r2
 800360c:	d009      	beq.n	8003622 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	2280      	movs	r2, #128	; 0x80
 8003614:	0352      	lsls	r2, r2, #13
 8003616:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	0018      	movs	r0, r3
 800361c:	f001 fcd4 	bl	8004fc8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003620:	e05a      	b.n	80036d8 <HAL_UART_IRQHandler+0x620>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003622:	23a4      	movs	r3, #164	; 0xa4
 8003624:	18fb      	adds	r3, r7, r3
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	2280      	movs	r2, #128	; 0x80
 800362a:	4013      	ands	r3, r2
 800362c:	d016      	beq.n	800365c <HAL_UART_IRQHandler+0x5a4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800362e:	23a0      	movs	r3, #160	; 0xa0
 8003630:	18fb      	adds	r3, r7, r3
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2280      	movs	r2, #128	; 0x80
 8003636:	4013      	ands	r3, r2
 8003638:	d106      	bne.n	8003648 <HAL_UART_IRQHandler+0x590>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800363a:	239c      	movs	r3, #156	; 0x9c
 800363c:	18fb      	adds	r3, r7, r3
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	2380      	movs	r3, #128	; 0x80
 8003642:	041b      	lsls	r3, r3, #16
 8003644:	4013      	ands	r3, r2
 8003646:	d009      	beq.n	800365c <HAL_UART_IRQHandler+0x5a4>
  {
    if (huart->TxISR != NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800364c:	2b00      	cmp	r3, #0
 800364e:	d042      	beq.n	80036d6 <HAL_UART_IRQHandler+0x61e>
    {
      huart->TxISR(huart);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	0010      	movs	r0, r2
 8003658:	4798      	blx	r3
    }
    return;
 800365a:	e03c      	b.n	80036d6 <HAL_UART_IRQHandler+0x61e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800365c:	23a4      	movs	r3, #164	; 0xa4
 800365e:	18fb      	adds	r3, r7, r3
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2240      	movs	r2, #64	; 0x40
 8003664:	4013      	ands	r3, r2
 8003666:	d00a      	beq.n	800367e <HAL_UART_IRQHandler+0x5c6>
 8003668:	23a0      	movs	r3, #160	; 0xa0
 800366a:	18fb      	adds	r3, r7, r3
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	2240      	movs	r2, #64	; 0x40
 8003670:	4013      	ands	r3, r2
 8003672:	d004      	beq.n	800367e <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	0018      	movs	r0, r3
 8003678:	f001 f82a 	bl	80046d0 <UART_EndTransmit_IT>
    return;
 800367c:	e02c      	b.n	80036d8 <HAL_UART_IRQHandler+0x620>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800367e:	23a4      	movs	r3, #164	; 0xa4
 8003680:	18fb      	adds	r3, r7, r3
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	2380      	movs	r3, #128	; 0x80
 8003686:	041b      	lsls	r3, r3, #16
 8003688:	4013      	ands	r3, r2
 800368a:	d00b      	beq.n	80036a4 <HAL_UART_IRQHandler+0x5ec>
 800368c:	23a0      	movs	r3, #160	; 0xa0
 800368e:	18fb      	adds	r3, r7, r3
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	2380      	movs	r3, #128	; 0x80
 8003694:	05db      	lsls	r3, r3, #23
 8003696:	4013      	ands	r3, r2
 8003698:	d004      	beq.n	80036a4 <HAL_UART_IRQHandler+0x5ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	0018      	movs	r0, r3
 800369e:	f001 fca3 	bl	8004fe8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80036a2:	e019      	b.n	80036d8 <HAL_UART_IRQHandler+0x620>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80036a4:	23a4      	movs	r3, #164	; 0xa4
 80036a6:	18fb      	adds	r3, r7, r3
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	2380      	movs	r3, #128	; 0x80
 80036ac:	045b      	lsls	r3, r3, #17
 80036ae:	4013      	ands	r3, r2
 80036b0:	d012      	beq.n	80036d8 <HAL_UART_IRQHandler+0x620>
 80036b2:	23a0      	movs	r3, #160	; 0xa0
 80036b4:	18fb      	adds	r3, r7, r3
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	da0d      	bge.n	80036d8 <HAL_UART_IRQHandler+0x620>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	0018      	movs	r0, r3
 80036c0:	f001 fc8a 	bl	8004fd8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80036c4:	e008      	b.n	80036d8 <HAL_UART_IRQHandler+0x620>
      return;
 80036c6:	46c0      	nop			; (mov r8, r8)
 80036c8:	e006      	b.n	80036d8 <HAL_UART_IRQHandler+0x620>
    return;
 80036ca:	46c0      	nop			; (mov r8, r8)
 80036cc:	e004      	b.n	80036d8 <HAL_UART_IRQHandler+0x620>
      return;
 80036ce:	46c0      	nop			; (mov r8, r8)
 80036d0:	e002      	b.n	80036d8 <HAL_UART_IRQHandler+0x620>
      return;
 80036d2:	46c0      	nop			; (mov r8, r8)
 80036d4:	e000      	b.n	80036d8 <HAL_UART_IRQHandler+0x620>
    return;
 80036d6:	46c0      	nop			; (mov r8, r8)
  }
}
 80036d8:	46bd      	mov	sp, r7
 80036da:	b02a      	add	sp, #168	; 0xa8
 80036dc:	bdb0      	pop	{r4, r5, r7, pc}
 80036de:	46c0      	nop			; (mov r8, r8)
 80036e0:	fffffeff 	.word	0xfffffeff
 80036e4:	fffffedf 	.word	0xfffffedf
 80036e8:	effffffe 	.word	0xeffffffe

080036ec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80036f4:	46c0      	nop			; (mov r8, r8)
 80036f6:	46bd      	mov	sp, r7
 80036f8:	b002      	add	sp, #8
 80036fa:	bd80      	pop	{r7, pc}

080036fc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003704:	46c0      	nop			; (mov r8, r8)
 8003706:	46bd      	mov	sp, r7
 8003708:	b002      	add	sp, #8
 800370a:	bd80      	pop	{r7, pc}

0800370c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	000a      	movs	r2, r1
 8003716:	1cbb      	adds	r3, r7, #2
 8003718:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800371a:	46c0      	nop			; (mov r8, r8)
 800371c:	46bd      	mov	sp, r7
 800371e:	b002      	add	sp, #8
 8003720:	bd80      	pop	{r7, pc}
	...

08003724 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003724:	b5b0      	push	{r4, r5, r7, lr}
 8003726:	b090      	sub	sp, #64	; 0x40
 8003728:	af00      	add	r7, sp, #0
 800372a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800372c:	231a      	movs	r3, #26
 800372e:	2220      	movs	r2, #32
 8003730:	189b      	adds	r3, r3, r2
 8003732:	19db      	adds	r3, r3, r7
 8003734:	2200      	movs	r2, #0
 8003736:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373a:	689a      	ldr	r2, [r3, #8]
 800373c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	431a      	orrs	r2, r3
 8003742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	431a      	orrs	r2, r3
 8003748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800374a:	69db      	ldr	r3, [r3, #28]
 800374c:	4313      	orrs	r3, r2
 800374e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4aaf      	ldr	r2, [pc, #700]	; (8003a14 <UART_SetConfig+0x2f0>)
 8003758:	4013      	ands	r3, r2
 800375a:	0019      	movs	r1, r3
 800375c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003762:	430b      	orrs	r3, r1
 8003764:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	4aaa      	ldr	r2, [pc, #680]	; (8003a18 <UART_SetConfig+0x2f4>)
 800376e:	4013      	ands	r3, r2
 8003770:	0018      	movs	r0, r3
 8003772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003774:	68d9      	ldr	r1, [r3, #12]
 8003776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	0003      	movs	r3, r0
 800377c:	430b      	orrs	r3, r1
 800377e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4aa4      	ldr	r2, [pc, #656]	; (8003a1c <UART_SetConfig+0x2f8>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d004      	beq.n	800379a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003792:	6a1b      	ldr	r3, [r3, #32]
 8003794:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003796:	4313      	orrs	r3, r2
 8003798:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800379a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	4a9f      	ldr	r2, [pc, #636]	; (8003a20 <UART_SetConfig+0x2fc>)
 80037a2:	4013      	ands	r3, r2
 80037a4:	0019      	movs	r1, r3
 80037a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037ac:	430b      	orrs	r3, r1
 80037ae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80037b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b6:	220f      	movs	r2, #15
 80037b8:	4393      	bics	r3, r2
 80037ba:	0018      	movs	r0, r3
 80037bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037be:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80037c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	0003      	movs	r3, r0
 80037c6:	430b      	orrs	r3, r1
 80037c8:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80037ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a95      	ldr	r2, [pc, #596]	; (8003a24 <UART_SetConfig+0x300>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d131      	bne.n	8003838 <UART_SetConfig+0x114>
 80037d4:	4b94      	ldr	r3, [pc, #592]	; (8003a28 <UART_SetConfig+0x304>)
 80037d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037d8:	2203      	movs	r2, #3
 80037da:	4013      	ands	r3, r2
 80037dc:	2b03      	cmp	r3, #3
 80037de:	d01d      	beq.n	800381c <UART_SetConfig+0xf8>
 80037e0:	d823      	bhi.n	800382a <UART_SetConfig+0x106>
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d00c      	beq.n	8003800 <UART_SetConfig+0xdc>
 80037e6:	d820      	bhi.n	800382a <UART_SetConfig+0x106>
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d002      	beq.n	80037f2 <UART_SetConfig+0xce>
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d00e      	beq.n	800380e <UART_SetConfig+0xea>
 80037f0:	e01b      	b.n	800382a <UART_SetConfig+0x106>
 80037f2:	231b      	movs	r3, #27
 80037f4:	2220      	movs	r2, #32
 80037f6:	189b      	adds	r3, r3, r2
 80037f8:	19db      	adds	r3, r3, r7
 80037fa:	2200      	movs	r2, #0
 80037fc:	701a      	strb	r2, [r3, #0]
 80037fe:	e0b4      	b.n	800396a <UART_SetConfig+0x246>
 8003800:	231b      	movs	r3, #27
 8003802:	2220      	movs	r2, #32
 8003804:	189b      	adds	r3, r3, r2
 8003806:	19db      	adds	r3, r3, r7
 8003808:	2202      	movs	r2, #2
 800380a:	701a      	strb	r2, [r3, #0]
 800380c:	e0ad      	b.n	800396a <UART_SetConfig+0x246>
 800380e:	231b      	movs	r3, #27
 8003810:	2220      	movs	r2, #32
 8003812:	189b      	adds	r3, r3, r2
 8003814:	19db      	adds	r3, r3, r7
 8003816:	2204      	movs	r2, #4
 8003818:	701a      	strb	r2, [r3, #0]
 800381a:	e0a6      	b.n	800396a <UART_SetConfig+0x246>
 800381c:	231b      	movs	r3, #27
 800381e:	2220      	movs	r2, #32
 8003820:	189b      	adds	r3, r3, r2
 8003822:	19db      	adds	r3, r3, r7
 8003824:	2208      	movs	r2, #8
 8003826:	701a      	strb	r2, [r3, #0]
 8003828:	e09f      	b.n	800396a <UART_SetConfig+0x246>
 800382a:	231b      	movs	r3, #27
 800382c:	2220      	movs	r2, #32
 800382e:	189b      	adds	r3, r3, r2
 8003830:	19db      	adds	r3, r3, r7
 8003832:	2210      	movs	r2, #16
 8003834:	701a      	strb	r2, [r3, #0]
 8003836:	e098      	b.n	800396a <UART_SetConfig+0x246>
 8003838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a7b      	ldr	r2, [pc, #492]	; (8003a2c <UART_SetConfig+0x308>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d131      	bne.n	80038a6 <UART_SetConfig+0x182>
 8003842:	4b79      	ldr	r3, [pc, #484]	; (8003a28 <UART_SetConfig+0x304>)
 8003844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003846:	220c      	movs	r2, #12
 8003848:	4013      	ands	r3, r2
 800384a:	2b0c      	cmp	r3, #12
 800384c:	d01d      	beq.n	800388a <UART_SetConfig+0x166>
 800384e:	d823      	bhi.n	8003898 <UART_SetConfig+0x174>
 8003850:	2b08      	cmp	r3, #8
 8003852:	d00c      	beq.n	800386e <UART_SetConfig+0x14a>
 8003854:	d820      	bhi.n	8003898 <UART_SetConfig+0x174>
 8003856:	2b00      	cmp	r3, #0
 8003858:	d002      	beq.n	8003860 <UART_SetConfig+0x13c>
 800385a:	2b04      	cmp	r3, #4
 800385c:	d00e      	beq.n	800387c <UART_SetConfig+0x158>
 800385e:	e01b      	b.n	8003898 <UART_SetConfig+0x174>
 8003860:	231b      	movs	r3, #27
 8003862:	2220      	movs	r2, #32
 8003864:	189b      	adds	r3, r3, r2
 8003866:	19db      	adds	r3, r3, r7
 8003868:	2200      	movs	r2, #0
 800386a:	701a      	strb	r2, [r3, #0]
 800386c:	e07d      	b.n	800396a <UART_SetConfig+0x246>
 800386e:	231b      	movs	r3, #27
 8003870:	2220      	movs	r2, #32
 8003872:	189b      	adds	r3, r3, r2
 8003874:	19db      	adds	r3, r3, r7
 8003876:	2202      	movs	r2, #2
 8003878:	701a      	strb	r2, [r3, #0]
 800387a:	e076      	b.n	800396a <UART_SetConfig+0x246>
 800387c:	231b      	movs	r3, #27
 800387e:	2220      	movs	r2, #32
 8003880:	189b      	adds	r3, r3, r2
 8003882:	19db      	adds	r3, r3, r7
 8003884:	2204      	movs	r2, #4
 8003886:	701a      	strb	r2, [r3, #0]
 8003888:	e06f      	b.n	800396a <UART_SetConfig+0x246>
 800388a:	231b      	movs	r3, #27
 800388c:	2220      	movs	r2, #32
 800388e:	189b      	adds	r3, r3, r2
 8003890:	19db      	adds	r3, r3, r7
 8003892:	2208      	movs	r2, #8
 8003894:	701a      	strb	r2, [r3, #0]
 8003896:	e068      	b.n	800396a <UART_SetConfig+0x246>
 8003898:	231b      	movs	r3, #27
 800389a:	2220      	movs	r2, #32
 800389c:	189b      	adds	r3, r3, r2
 800389e:	19db      	adds	r3, r3, r7
 80038a0:	2210      	movs	r2, #16
 80038a2:	701a      	strb	r2, [r3, #0]
 80038a4:	e061      	b.n	800396a <UART_SetConfig+0x246>
 80038a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a61      	ldr	r2, [pc, #388]	; (8003a30 <UART_SetConfig+0x30c>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d106      	bne.n	80038be <UART_SetConfig+0x19a>
 80038b0:	231b      	movs	r3, #27
 80038b2:	2220      	movs	r2, #32
 80038b4:	189b      	adds	r3, r3, r2
 80038b6:	19db      	adds	r3, r3, r7
 80038b8:	2200      	movs	r2, #0
 80038ba:	701a      	strb	r2, [r3, #0]
 80038bc:	e055      	b.n	800396a <UART_SetConfig+0x246>
 80038be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a5c      	ldr	r2, [pc, #368]	; (8003a34 <UART_SetConfig+0x310>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d106      	bne.n	80038d6 <UART_SetConfig+0x1b2>
 80038c8:	231b      	movs	r3, #27
 80038ca:	2220      	movs	r2, #32
 80038cc:	189b      	adds	r3, r3, r2
 80038ce:	19db      	adds	r3, r3, r7
 80038d0:	2200      	movs	r2, #0
 80038d2:	701a      	strb	r2, [r3, #0]
 80038d4:	e049      	b.n	800396a <UART_SetConfig+0x246>
 80038d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a50      	ldr	r2, [pc, #320]	; (8003a1c <UART_SetConfig+0x2f8>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d13e      	bne.n	800395e <UART_SetConfig+0x23a>
 80038e0:	4b51      	ldr	r3, [pc, #324]	; (8003a28 <UART_SetConfig+0x304>)
 80038e2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80038e4:	23c0      	movs	r3, #192	; 0xc0
 80038e6:	011b      	lsls	r3, r3, #4
 80038e8:	4013      	ands	r3, r2
 80038ea:	22c0      	movs	r2, #192	; 0xc0
 80038ec:	0112      	lsls	r2, r2, #4
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d027      	beq.n	8003942 <UART_SetConfig+0x21e>
 80038f2:	22c0      	movs	r2, #192	; 0xc0
 80038f4:	0112      	lsls	r2, r2, #4
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d82a      	bhi.n	8003950 <UART_SetConfig+0x22c>
 80038fa:	2280      	movs	r2, #128	; 0x80
 80038fc:	0112      	lsls	r2, r2, #4
 80038fe:	4293      	cmp	r3, r2
 8003900:	d011      	beq.n	8003926 <UART_SetConfig+0x202>
 8003902:	2280      	movs	r2, #128	; 0x80
 8003904:	0112      	lsls	r2, r2, #4
 8003906:	4293      	cmp	r3, r2
 8003908:	d822      	bhi.n	8003950 <UART_SetConfig+0x22c>
 800390a:	2b00      	cmp	r3, #0
 800390c:	d004      	beq.n	8003918 <UART_SetConfig+0x1f4>
 800390e:	2280      	movs	r2, #128	; 0x80
 8003910:	00d2      	lsls	r2, r2, #3
 8003912:	4293      	cmp	r3, r2
 8003914:	d00e      	beq.n	8003934 <UART_SetConfig+0x210>
 8003916:	e01b      	b.n	8003950 <UART_SetConfig+0x22c>
 8003918:	231b      	movs	r3, #27
 800391a:	2220      	movs	r2, #32
 800391c:	189b      	adds	r3, r3, r2
 800391e:	19db      	adds	r3, r3, r7
 8003920:	2200      	movs	r2, #0
 8003922:	701a      	strb	r2, [r3, #0]
 8003924:	e021      	b.n	800396a <UART_SetConfig+0x246>
 8003926:	231b      	movs	r3, #27
 8003928:	2220      	movs	r2, #32
 800392a:	189b      	adds	r3, r3, r2
 800392c:	19db      	adds	r3, r3, r7
 800392e:	2202      	movs	r2, #2
 8003930:	701a      	strb	r2, [r3, #0]
 8003932:	e01a      	b.n	800396a <UART_SetConfig+0x246>
 8003934:	231b      	movs	r3, #27
 8003936:	2220      	movs	r2, #32
 8003938:	189b      	adds	r3, r3, r2
 800393a:	19db      	adds	r3, r3, r7
 800393c:	2204      	movs	r2, #4
 800393e:	701a      	strb	r2, [r3, #0]
 8003940:	e013      	b.n	800396a <UART_SetConfig+0x246>
 8003942:	231b      	movs	r3, #27
 8003944:	2220      	movs	r2, #32
 8003946:	189b      	adds	r3, r3, r2
 8003948:	19db      	adds	r3, r3, r7
 800394a:	2208      	movs	r2, #8
 800394c:	701a      	strb	r2, [r3, #0]
 800394e:	e00c      	b.n	800396a <UART_SetConfig+0x246>
 8003950:	231b      	movs	r3, #27
 8003952:	2220      	movs	r2, #32
 8003954:	189b      	adds	r3, r3, r2
 8003956:	19db      	adds	r3, r3, r7
 8003958:	2210      	movs	r2, #16
 800395a:	701a      	strb	r2, [r3, #0]
 800395c:	e005      	b.n	800396a <UART_SetConfig+0x246>
 800395e:	231b      	movs	r3, #27
 8003960:	2220      	movs	r2, #32
 8003962:	189b      	adds	r3, r3, r2
 8003964:	19db      	adds	r3, r3, r7
 8003966:	2210      	movs	r2, #16
 8003968:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800396a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a2b      	ldr	r2, [pc, #172]	; (8003a1c <UART_SetConfig+0x2f8>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d000      	beq.n	8003976 <UART_SetConfig+0x252>
 8003974:	e0a9      	b.n	8003aca <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003976:	231b      	movs	r3, #27
 8003978:	2220      	movs	r2, #32
 800397a:	189b      	adds	r3, r3, r2
 800397c:	19db      	adds	r3, r3, r7
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	2b08      	cmp	r3, #8
 8003982:	d015      	beq.n	80039b0 <UART_SetConfig+0x28c>
 8003984:	dc18      	bgt.n	80039b8 <UART_SetConfig+0x294>
 8003986:	2b04      	cmp	r3, #4
 8003988:	d00d      	beq.n	80039a6 <UART_SetConfig+0x282>
 800398a:	dc15      	bgt.n	80039b8 <UART_SetConfig+0x294>
 800398c:	2b00      	cmp	r3, #0
 800398e:	d002      	beq.n	8003996 <UART_SetConfig+0x272>
 8003990:	2b02      	cmp	r3, #2
 8003992:	d005      	beq.n	80039a0 <UART_SetConfig+0x27c>
 8003994:	e010      	b.n	80039b8 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003996:	f7fe fbc7 	bl	8002128 <HAL_RCC_GetPCLK1Freq>
 800399a:	0003      	movs	r3, r0
 800399c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800399e:	e014      	b.n	80039ca <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039a0:	4b25      	ldr	r3, [pc, #148]	; (8003a38 <UART_SetConfig+0x314>)
 80039a2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80039a4:	e011      	b.n	80039ca <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039a6:	f7fe fb33 	bl	8002010 <HAL_RCC_GetSysClockFreq>
 80039aa:	0003      	movs	r3, r0
 80039ac:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80039ae:	e00c      	b.n	80039ca <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039b0:	2380      	movs	r3, #128	; 0x80
 80039b2:	021b      	lsls	r3, r3, #8
 80039b4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80039b6:	e008      	b.n	80039ca <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80039bc:	231a      	movs	r3, #26
 80039be:	2220      	movs	r2, #32
 80039c0:	189b      	adds	r3, r3, r2
 80039c2:	19db      	adds	r3, r3, r7
 80039c4:	2201      	movs	r2, #1
 80039c6:	701a      	strb	r2, [r3, #0]
        break;
 80039c8:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80039ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d100      	bne.n	80039d2 <UART_SetConfig+0x2ae>
 80039d0:	e14b      	b.n	8003c6a <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80039d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039d6:	4b19      	ldr	r3, [pc, #100]	; (8003a3c <UART_SetConfig+0x318>)
 80039d8:	0052      	lsls	r2, r2, #1
 80039da:	5ad3      	ldrh	r3, [r2, r3]
 80039dc:	0019      	movs	r1, r3
 80039de:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80039e0:	f7fc fb90 	bl	8000104 <__udivsi3>
 80039e4:	0003      	movs	r3, r0
 80039e6:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ea:	685a      	ldr	r2, [r3, #4]
 80039ec:	0013      	movs	r3, r2
 80039ee:	005b      	lsls	r3, r3, #1
 80039f0:	189b      	adds	r3, r3, r2
 80039f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d305      	bcc.n	8003a04 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80039f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d91d      	bls.n	8003a40 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003a04:	231a      	movs	r3, #26
 8003a06:	2220      	movs	r2, #32
 8003a08:	189b      	adds	r3, r3, r2
 8003a0a:	19db      	adds	r3, r3, r7
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	701a      	strb	r2, [r3, #0]
 8003a10:	e12b      	b.n	8003c6a <UART_SetConfig+0x546>
 8003a12:	46c0      	nop			; (mov r8, r8)
 8003a14:	cfff69f3 	.word	0xcfff69f3
 8003a18:	ffffcfff 	.word	0xffffcfff
 8003a1c:	40008000 	.word	0x40008000
 8003a20:	11fff4ff 	.word	0x11fff4ff
 8003a24:	40013800 	.word	0x40013800
 8003a28:	40021000 	.word	0x40021000
 8003a2c:	40004400 	.word	0x40004400
 8003a30:	40004800 	.word	0x40004800
 8003a34:	40004c00 	.word	0x40004c00
 8003a38:	00f42400 	.word	0x00f42400
 8003a3c:	08005320 	.word	0x08005320
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a42:	61bb      	str	r3, [r7, #24]
 8003a44:	2300      	movs	r3, #0
 8003a46:	61fb      	str	r3, [r7, #28]
 8003a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a4c:	4b92      	ldr	r3, [pc, #584]	; (8003c98 <UART_SetConfig+0x574>)
 8003a4e:	0052      	lsls	r2, r2, #1
 8003a50:	5ad3      	ldrh	r3, [r2, r3]
 8003a52:	613b      	str	r3, [r7, #16]
 8003a54:	2300      	movs	r3, #0
 8003a56:	617b      	str	r3, [r7, #20]
 8003a58:	693a      	ldr	r2, [r7, #16]
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	69b8      	ldr	r0, [r7, #24]
 8003a5e:	69f9      	ldr	r1, [r7, #28]
 8003a60:	f7fc fcc6 	bl	80003f0 <__aeabi_uldivmod>
 8003a64:	0002      	movs	r2, r0
 8003a66:	000b      	movs	r3, r1
 8003a68:	0e11      	lsrs	r1, r2, #24
 8003a6a:	021d      	lsls	r5, r3, #8
 8003a6c:	430d      	orrs	r5, r1
 8003a6e:	0214      	lsls	r4, r2, #8
 8003a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	085b      	lsrs	r3, r3, #1
 8003a76:	60bb      	str	r3, [r7, #8]
 8003a78:	2300      	movs	r3, #0
 8003a7a:	60fb      	str	r3, [r7, #12]
 8003a7c:	68b8      	ldr	r0, [r7, #8]
 8003a7e:	68f9      	ldr	r1, [r7, #12]
 8003a80:	1900      	adds	r0, r0, r4
 8003a82:	4169      	adcs	r1, r5
 8003a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	603b      	str	r3, [r7, #0]
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	607b      	str	r3, [r7, #4]
 8003a8e:	683a      	ldr	r2, [r7, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f7fc fcad 	bl	80003f0 <__aeabi_uldivmod>
 8003a96:	0002      	movs	r2, r0
 8003a98:	000b      	movs	r3, r1
 8003a9a:	0013      	movs	r3, r2
 8003a9c:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003a9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003aa0:	23c0      	movs	r3, #192	; 0xc0
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d309      	bcc.n	8003abc <UART_SetConfig+0x398>
 8003aa8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003aaa:	2380      	movs	r3, #128	; 0x80
 8003aac:	035b      	lsls	r3, r3, #13
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d204      	bcs.n	8003abc <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ab8:	60da      	str	r2, [r3, #12]
 8003aba:	e0d6      	b.n	8003c6a <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8003abc:	231a      	movs	r3, #26
 8003abe:	2220      	movs	r2, #32
 8003ac0:	189b      	adds	r3, r3, r2
 8003ac2:	19db      	adds	r3, r3, r7
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	701a      	strb	r2, [r3, #0]
 8003ac8:	e0cf      	b.n	8003c6a <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003acc:	69da      	ldr	r2, [r3, #28]
 8003ace:	2380      	movs	r3, #128	; 0x80
 8003ad0:	021b      	lsls	r3, r3, #8
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d000      	beq.n	8003ad8 <UART_SetConfig+0x3b4>
 8003ad6:	e070      	b.n	8003bba <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8003ad8:	231b      	movs	r3, #27
 8003ada:	2220      	movs	r2, #32
 8003adc:	189b      	adds	r3, r3, r2
 8003ade:	19db      	adds	r3, r3, r7
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	2b08      	cmp	r3, #8
 8003ae4:	d015      	beq.n	8003b12 <UART_SetConfig+0x3ee>
 8003ae6:	dc18      	bgt.n	8003b1a <UART_SetConfig+0x3f6>
 8003ae8:	2b04      	cmp	r3, #4
 8003aea:	d00d      	beq.n	8003b08 <UART_SetConfig+0x3e4>
 8003aec:	dc15      	bgt.n	8003b1a <UART_SetConfig+0x3f6>
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d002      	beq.n	8003af8 <UART_SetConfig+0x3d4>
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d005      	beq.n	8003b02 <UART_SetConfig+0x3de>
 8003af6:	e010      	b.n	8003b1a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003af8:	f7fe fb16 	bl	8002128 <HAL_RCC_GetPCLK1Freq>
 8003afc:	0003      	movs	r3, r0
 8003afe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003b00:	e014      	b.n	8003b2c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b02:	4b66      	ldr	r3, [pc, #408]	; (8003c9c <UART_SetConfig+0x578>)
 8003b04:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003b06:	e011      	b.n	8003b2c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b08:	f7fe fa82 	bl	8002010 <HAL_RCC_GetSysClockFreq>
 8003b0c:	0003      	movs	r3, r0
 8003b0e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003b10:	e00c      	b.n	8003b2c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b12:	2380      	movs	r3, #128	; 0x80
 8003b14:	021b      	lsls	r3, r3, #8
 8003b16:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003b18:	e008      	b.n	8003b2c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003b1e:	231a      	movs	r3, #26
 8003b20:	2220      	movs	r2, #32
 8003b22:	189b      	adds	r3, r3, r2
 8003b24:	19db      	adds	r3, r3, r7
 8003b26:	2201      	movs	r2, #1
 8003b28:	701a      	strb	r2, [r3, #0]
        break;
 8003b2a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003b2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d100      	bne.n	8003b34 <UART_SetConfig+0x410>
 8003b32:	e09a      	b.n	8003c6a <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b38:	4b57      	ldr	r3, [pc, #348]	; (8003c98 <UART_SetConfig+0x574>)
 8003b3a:	0052      	lsls	r2, r2, #1
 8003b3c:	5ad3      	ldrh	r3, [r2, r3]
 8003b3e:	0019      	movs	r1, r3
 8003b40:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003b42:	f7fc fadf 	bl	8000104 <__udivsi3>
 8003b46:	0003      	movs	r3, r0
 8003b48:	005a      	lsls	r2, r3, #1
 8003b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	085b      	lsrs	r3, r3, #1
 8003b50:	18d2      	adds	r2, r2, r3
 8003b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	0019      	movs	r1, r3
 8003b58:	0010      	movs	r0, r2
 8003b5a:	f7fc fad3 	bl	8000104 <__udivsi3>
 8003b5e:	0003      	movs	r3, r0
 8003b60:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b64:	2b0f      	cmp	r3, #15
 8003b66:	d921      	bls.n	8003bac <UART_SetConfig+0x488>
 8003b68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b6a:	2380      	movs	r3, #128	; 0x80
 8003b6c:	025b      	lsls	r3, r3, #9
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d21c      	bcs.n	8003bac <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	200e      	movs	r0, #14
 8003b78:	2420      	movs	r4, #32
 8003b7a:	1903      	adds	r3, r0, r4
 8003b7c:	19db      	adds	r3, r3, r7
 8003b7e:	210f      	movs	r1, #15
 8003b80:	438a      	bics	r2, r1
 8003b82:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b86:	085b      	lsrs	r3, r3, #1
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	2207      	movs	r2, #7
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	b299      	uxth	r1, r3
 8003b90:	1903      	adds	r3, r0, r4
 8003b92:	19db      	adds	r3, r3, r7
 8003b94:	1902      	adds	r2, r0, r4
 8003b96:	19d2      	adds	r2, r2, r7
 8003b98:	8812      	ldrh	r2, [r2, #0]
 8003b9a:	430a      	orrs	r2, r1
 8003b9c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	1902      	adds	r2, r0, r4
 8003ba4:	19d2      	adds	r2, r2, r7
 8003ba6:	8812      	ldrh	r2, [r2, #0]
 8003ba8:	60da      	str	r2, [r3, #12]
 8003baa:	e05e      	b.n	8003c6a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003bac:	231a      	movs	r3, #26
 8003bae:	2220      	movs	r2, #32
 8003bb0:	189b      	adds	r3, r3, r2
 8003bb2:	19db      	adds	r3, r3, r7
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	701a      	strb	r2, [r3, #0]
 8003bb8:	e057      	b.n	8003c6a <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003bba:	231b      	movs	r3, #27
 8003bbc:	2220      	movs	r2, #32
 8003bbe:	189b      	adds	r3, r3, r2
 8003bc0:	19db      	adds	r3, r3, r7
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	2b08      	cmp	r3, #8
 8003bc6:	d015      	beq.n	8003bf4 <UART_SetConfig+0x4d0>
 8003bc8:	dc18      	bgt.n	8003bfc <UART_SetConfig+0x4d8>
 8003bca:	2b04      	cmp	r3, #4
 8003bcc:	d00d      	beq.n	8003bea <UART_SetConfig+0x4c6>
 8003bce:	dc15      	bgt.n	8003bfc <UART_SetConfig+0x4d8>
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d002      	beq.n	8003bda <UART_SetConfig+0x4b6>
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d005      	beq.n	8003be4 <UART_SetConfig+0x4c0>
 8003bd8:	e010      	b.n	8003bfc <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bda:	f7fe faa5 	bl	8002128 <HAL_RCC_GetPCLK1Freq>
 8003bde:	0003      	movs	r3, r0
 8003be0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003be2:	e014      	b.n	8003c0e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003be4:	4b2d      	ldr	r3, [pc, #180]	; (8003c9c <UART_SetConfig+0x578>)
 8003be6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003be8:	e011      	b.n	8003c0e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bea:	f7fe fa11 	bl	8002010 <HAL_RCC_GetSysClockFreq>
 8003bee:	0003      	movs	r3, r0
 8003bf0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003bf2:	e00c      	b.n	8003c0e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bf4:	2380      	movs	r3, #128	; 0x80
 8003bf6:	021b      	lsls	r3, r3, #8
 8003bf8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003bfa:	e008      	b.n	8003c0e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003c00:	231a      	movs	r3, #26
 8003c02:	2220      	movs	r2, #32
 8003c04:	189b      	adds	r3, r3, r2
 8003c06:	19db      	adds	r3, r3, r7
 8003c08:	2201      	movs	r2, #1
 8003c0a:	701a      	strb	r2, [r3, #0]
        break;
 8003c0c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003c0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d02a      	beq.n	8003c6a <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c18:	4b1f      	ldr	r3, [pc, #124]	; (8003c98 <UART_SetConfig+0x574>)
 8003c1a:	0052      	lsls	r2, r2, #1
 8003c1c:	5ad3      	ldrh	r3, [r2, r3]
 8003c1e:	0019      	movs	r1, r3
 8003c20:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003c22:	f7fc fa6f 	bl	8000104 <__udivsi3>
 8003c26:	0003      	movs	r3, r0
 8003c28:	001a      	movs	r2, r3
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	085b      	lsrs	r3, r3, #1
 8003c30:	18d2      	adds	r2, r2, r3
 8003c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	0019      	movs	r1, r3
 8003c38:	0010      	movs	r0, r2
 8003c3a:	f7fc fa63 	bl	8000104 <__udivsi3>
 8003c3e:	0003      	movs	r3, r0
 8003c40:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c44:	2b0f      	cmp	r3, #15
 8003c46:	d90a      	bls.n	8003c5e <UART_SetConfig+0x53a>
 8003c48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c4a:	2380      	movs	r3, #128	; 0x80
 8003c4c:	025b      	lsls	r3, r3, #9
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d205      	bcs.n	8003c5e <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c54:	b29a      	uxth	r2, r3
 8003c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	60da      	str	r2, [r3, #12]
 8003c5c:	e005      	b.n	8003c6a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003c5e:	231a      	movs	r3, #26
 8003c60:	2220      	movs	r2, #32
 8003c62:	189b      	adds	r3, r3, r2
 8003c64:	19db      	adds	r3, r3, r7
 8003c66:	2201      	movs	r2, #1
 8003c68:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6c:	226a      	movs	r2, #106	; 0x6a
 8003c6e:	2101      	movs	r1, #1
 8003c70:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c74:	2268      	movs	r2, #104	; 0x68
 8003c76:	2101      	movs	r1, #1
 8003c78:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8003c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c82:	2200      	movs	r2, #0
 8003c84:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8003c86:	231a      	movs	r3, #26
 8003c88:	2220      	movs	r2, #32
 8003c8a:	189b      	adds	r3, r3, r2
 8003c8c:	19db      	adds	r3, r3, r7
 8003c8e:	781b      	ldrb	r3, [r3, #0]
}
 8003c90:	0018      	movs	r0, r3
 8003c92:	46bd      	mov	sp, r7
 8003c94:	b010      	add	sp, #64	; 0x40
 8003c96:	bdb0      	pop	{r4, r5, r7, pc}
 8003c98:	08005320 	.word	0x08005320
 8003c9c:	00f42400 	.word	0x00f42400

08003ca0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cac:	2201      	movs	r2, #1
 8003cae:	4013      	ands	r3, r2
 8003cb0:	d00b      	beq.n	8003cca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	4a4a      	ldr	r2, [pc, #296]	; (8003de4 <UART_AdvFeatureConfig+0x144>)
 8003cba:	4013      	ands	r3, r2
 8003cbc:	0019      	movs	r1, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cce:	2202      	movs	r2, #2
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	d00b      	beq.n	8003cec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	4a43      	ldr	r2, [pc, #268]	; (8003de8 <UART_AdvFeatureConfig+0x148>)
 8003cdc:	4013      	ands	r3, r2
 8003cde:	0019      	movs	r1, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf0:	2204      	movs	r2, #4
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	d00b      	beq.n	8003d0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	4a3b      	ldr	r2, [pc, #236]	; (8003dec <UART_AdvFeatureConfig+0x14c>)
 8003cfe:	4013      	ands	r3, r2
 8003d00:	0019      	movs	r1, r3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d12:	2208      	movs	r2, #8
 8003d14:	4013      	ands	r3, r2
 8003d16:	d00b      	beq.n	8003d30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	4a34      	ldr	r2, [pc, #208]	; (8003df0 <UART_AdvFeatureConfig+0x150>)
 8003d20:	4013      	ands	r3, r2
 8003d22:	0019      	movs	r1, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d34:	2210      	movs	r2, #16
 8003d36:	4013      	ands	r3, r2
 8003d38:	d00b      	beq.n	8003d52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	4a2c      	ldr	r2, [pc, #176]	; (8003df4 <UART_AdvFeatureConfig+0x154>)
 8003d42:	4013      	ands	r3, r2
 8003d44:	0019      	movs	r1, r3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	430a      	orrs	r2, r1
 8003d50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d56:	2220      	movs	r2, #32
 8003d58:	4013      	ands	r3, r2
 8003d5a:	d00b      	beq.n	8003d74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	4a25      	ldr	r2, [pc, #148]	; (8003df8 <UART_AdvFeatureConfig+0x158>)
 8003d64:	4013      	ands	r3, r2
 8003d66:	0019      	movs	r1, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	430a      	orrs	r2, r1
 8003d72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d78:	2240      	movs	r2, #64	; 0x40
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	d01d      	beq.n	8003dba <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	4a1d      	ldr	r2, [pc, #116]	; (8003dfc <UART_AdvFeatureConfig+0x15c>)
 8003d86:	4013      	ands	r3, r2
 8003d88:	0019      	movs	r1, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	430a      	orrs	r2, r1
 8003d94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d9a:	2380      	movs	r3, #128	; 0x80
 8003d9c:	035b      	lsls	r3, r3, #13
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d10b      	bne.n	8003dba <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	4a15      	ldr	r2, [pc, #84]	; (8003e00 <UART_AdvFeatureConfig+0x160>)
 8003daa:	4013      	ands	r3, r2
 8003dac:	0019      	movs	r1, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	430a      	orrs	r2, r1
 8003db8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dbe:	2280      	movs	r2, #128	; 0x80
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	d00b      	beq.n	8003ddc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	4a0e      	ldr	r2, [pc, #56]	; (8003e04 <UART_AdvFeatureConfig+0x164>)
 8003dcc:	4013      	ands	r3, r2
 8003dce:	0019      	movs	r1, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	605a      	str	r2, [r3, #4]
  }
}
 8003ddc:	46c0      	nop			; (mov r8, r8)
 8003dde:	46bd      	mov	sp, r7
 8003de0:	b002      	add	sp, #8
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	fffdffff 	.word	0xfffdffff
 8003de8:	fffeffff 	.word	0xfffeffff
 8003dec:	fffbffff 	.word	0xfffbffff
 8003df0:	ffff7fff 	.word	0xffff7fff
 8003df4:	ffffefff 	.word	0xffffefff
 8003df8:	ffffdfff 	.word	0xffffdfff
 8003dfc:	ffefffff 	.word	0xffefffff
 8003e00:	ff9fffff 	.word	0xff9fffff
 8003e04:	fff7ffff 	.word	0xfff7ffff

08003e08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b086      	sub	sp, #24
 8003e0c:	af02      	add	r7, sp, #8
 8003e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	228c      	movs	r2, #140	; 0x8c
 8003e14:	2100      	movs	r1, #0
 8003e16:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e18:	f7fd f940 	bl	800109c <HAL_GetTick>
 8003e1c:	0003      	movs	r3, r0
 8003e1e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2208      	movs	r2, #8
 8003e28:	4013      	ands	r3, r2
 8003e2a:	2b08      	cmp	r3, #8
 8003e2c:	d10c      	bne.n	8003e48 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2280      	movs	r2, #128	; 0x80
 8003e32:	0391      	lsls	r1, r2, #14
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	4a18      	ldr	r2, [pc, #96]	; (8003e98 <UART_CheckIdleState+0x90>)
 8003e38:	9200      	str	r2, [sp, #0]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f000 f82e 	bl	8003e9c <UART_WaitOnFlagUntilTimeout>
 8003e40:	1e03      	subs	r3, r0, #0
 8003e42:	d001      	beq.n	8003e48 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e023      	b.n	8003e90 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2204      	movs	r2, #4
 8003e50:	4013      	ands	r3, r2
 8003e52:	2b04      	cmp	r3, #4
 8003e54:	d10c      	bne.n	8003e70 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2280      	movs	r2, #128	; 0x80
 8003e5a:	03d1      	lsls	r1, r2, #15
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	4a0e      	ldr	r2, [pc, #56]	; (8003e98 <UART_CheckIdleState+0x90>)
 8003e60:	9200      	str	r2, [sp, #0]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f000 f81a 	bl	8003e9c <UART_WaitOnFlagUntilTimeout>
 8003e68:	1e03      	subs	r3, r0, #0
 8003e6a:	d001      	beq.n	8003e70 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e00f      	b.n	8003e90 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2284      	movs	r2, #132	; 0x84
 8003e74:	2120      	movs	r1, #32
 8003e76:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2288      	movs	r2, #136	; 0x88
 8003e7c:	2120      	movs	r1, #32
 8003e7e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2280      	movs	r2, #128	; 0x80
 8003e8a:	2100      	movs	r1, #0
 8003e8c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e8e:	2300      	movs	r3, #0
}
 8003e90:	0018      	movs	r0, r3
 8003e92:	46bd      	mov	sp, r7
 8003e94:	b004      	add	sp, #16
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	01ffffff 	.word	0x01ffffff

08003e9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b094      	sub	sp, #80	; 0x50
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	603b      	str	r3, [r7, #0]
 8003ea8:	1dfb      	adds	r3, r7, #7
 8003eaa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003eac:	e0a7      	b.n	8003ffe <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	d100      	bne.n	8003eb6 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003eb4:	e0a3      	b.n	8003ffe <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eb6:	f7fd f8f1 	bl	800109c <HAL_GetTick>
 8003eba:	0002      	movs	r2, r0
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d302      	bcc.n	8003ecc <UART_WaitOnFlagUntilTimeout+0x30>
 8003ec6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d13f      	bne.n	8003f4c <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ecc:	f3ef 8310 	mrs	r3, PRIMASK
 8003ed0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003ed4:	647b      	str	r3, [r7, #68]	; 0x44
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003edc:	f383 8810 	msr	PRIMASK, r3
}
 8003ee0:	46c0      	nop			; (mov r8, r8)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	494e      	ldr	r1, [pc, #312]	; (8004028 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003eee:	400a      	ands	r2, r1
 8003ef0:	601a      	str	r2, [r3, #0]
 8003ef2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ef4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ef8:	f383 8810 	msr	PRIMASK, r3
}
 8003efc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003efe:	f3ef 8310 	mrs	r3, PRIMASK
 8003f02:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003f04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f06:	643b      	str	r3, [r7, #64]	; 0x40
 8003f08:	2301      	movs	r3, #1
 8003f0a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f0e:	f383 8810 	msr	PRIMASK, r3
}
 8003f12:	46c0      	nop			; (mov r8, r8)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	689a      	ldr	r2, [r3, #8]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2101      	movs	r1, #1
 8003f20:	438a      	bics	r2, r1
 8003f22:	609a      	str	r2, [r3, #8]
 8003f24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f26:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f2a:	f383 8810 	msr	PRIMASK, r3
}
 8003f2e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2284      	movs	r2, #132	; 0x84
 8003f34:	2120      	movs	r1, #32
 8003f36:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2288      	movs	r2, #136	; 0x88
 8003f3c:	2120      	movs	r1, #32
 8003f3e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2280      	movs	r2, #128	; 0x80
 8003f44:	2100      	movs	r1, #0
 8003f46:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	e069      	b.n	8004020 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2204      	movs	r2, #4
 8003f54:	4013      	ands	r3, r2
 8003f56:	d052      	beq.n	8003ffe <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	69da      	ldr	r2, [r3, #28]
 8003f5e:	2380      	movs	r3, #128	; 0x80
 8003f60:	011b      	lsls	r3, r3, #4
 8003f62:	401a      	ands	r2, r3
 8003f64:	2380      	movs	r3, #128	; 0x80
 8003f66:	011b      	lsls	r3, r3, #4
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d148      	bne.n	8003ffe <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2280      	movs	r2, #128	; 0x80
 8003f72:	0112      	lsls	r2, r2, #4
 8003f74:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f76:	f3ef 8310 	mrs	r3, PRIMASK
 8003f7a:	613b      	str	r3, [r7, #16]
  return(result);
 8003f7c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003f7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f80:	2301      	movs	r3, #1
 8003f82:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	f383 8810 	msr	PRIMASK, r3
}
 8003f8a:	46c0      	nop			; (mov r8, r8)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4924      	ldr	r1, [pc, #144]	; (8004028 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003f98:	400a      	ands	r2, r1
 8003f9a:	601a      	str	r2, [r3, #0]
 8003f9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f9e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	f383 8810 	msr	PRIMASK, r3
}
 8003fa6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fa8:	f3ef 8310 	mrs	r3, PRIMASK
 8003fac:	61fb      	str	r3, [r7, #28]
  return(result);
 8003fae:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fb0:	64bb      	str	r3, [r7, #72]	; 0x48
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fb6:	6a3b      	ldr	r3, [r7, #32]
 8003fb8:	f383 8810 	msr	PRIMASK, r3
}
 8003fbc:	46c0      	nop			; (mov r8, r8)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	689a      	ldr	r2, [r3, #8]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2101      	movs	r1, #1
 8003fca:	438a      	bics	r2, r1
 8003fcc:	609a      	str	r2, [r3, #8]
 8003fce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fd0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd4:	f383 8810 	msr	PRIMASK, r3
}
 8003fd8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2284      	movs	r2, #132	; 0x84
 8003fde:	2120      	movs	r1, #32
 8003fe0:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2288      	movs	r2, #136	; 0x88
 8003fe6:	2120      	movs	r1, #32
 8003fe8:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	228c      	movs	r2, #140	; 0x8c
 8003fee:	2120      	movs	r1, #32
 8003ff0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2280      	movs	r2, #128	; 0x80
 8003ff6:	2100      	movs	r1, #0
 8003ff8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e010      	b.n	8004020 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	69db      	ldr	r3, [r3, #28]
 8004004:	68ba      	ldr	r2, [r7, #8]
 8004006:	4013      	ands	r3, r2
 8004008:	68ba      	ldr	r2, [r7, #8]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	425a      	negs	r2, r3
 800400e:	4153      	adcs	r3, r2
 8004010:	b2db      	uxtb	r3, r3
 8004012:	001a      	movs	r2, r3
 8004014:	1dfb      	adds	r3, r7, #7
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	429a      	cmp	r2, r3
 800401a:	d100      	bne.n	800401e <UART_WaitOnFlagUntilTimeout+0x182>
 800401c:	e747      	b.n	8003eae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	0018      	movs	r0, r3
 8004022:	46bd      	mov	sp, r7
 8004024:	b014      	add	sp, #80	; 0x50
 8004026:	bd80      	pop	{r7, pc}
 8004028:	fffffe5f 	.word	0xfffffe5f

0800402c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b098      	sub	sp, #96	; 0x60
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	1dbb      	adds	r3, r7, #6
 8004038:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	68ba      	ldr	r2, [r7, #8]
 800403e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	1dba      	adds	r2, r7, #6
 8004044:	215c      	movs	r1, #92	; 0x5c
 8004046:	8812      	ldrh	r2, [r2, #0]
 8004048:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	1dba      	adds	r2, r7, #6
 800404e:	215e      	movs	r1, #94	; 0x5e
 8004050:	8812      	ldrh	r2, [r2, #0]
 8004052:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2200      	movs	r2, #0
 8004058:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	689a      	ldr	r2, [r3, #8]
 800405e:	2380      	movs	r3, #128	; 0x80
 8004060:	015b      	lsls	r3, r3, #5
 8004062:	429a      	cmp	r2, r3
 8004064:	d10d      	bne.n	8004082 <UART_Start_Receive_IT+0x56>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d104      	bne.n	8004078 <UART_Start_Receive_IT+0x4c>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2260      	movs	r2, #96	; 0x60
 8004072:	497f      	ldr	r1, [pc, #508]	; (8004270 <UART_Start_Receive_IT+0x244>)
 8004074:	5299      	strh	r1, [r3, r2]
 8004076:	e02e      	b.n	80040d6 <UART_Start_Receive_IT+0xaa>
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2260      	movs	r2, #96	; 0x60
 800407c:	21ff      	movs	r1, #255	; 0xff
 800407e:	5299      	strh	r1, [r3, r2]
 8004080:	e029      	b.n	80040d6 <UART_Start_Receive_IT+0xaa>
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d10d      	bne.n	80040a6 <UART_Start_Receive_IT+0x7a>
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d104      	bne.n	800409c <UART_Start_Receive_IT+0x70>
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2260      	movs	r2, #96	; 0x60
 8004096:	21ff      	movs	r1, #255	; 0xff
 8004098:	5299      	strh	r1, [r3, r2]
 800409a:	e01c      	b.n	80040d6 <UART_Start_Receive_IT+0xaa>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2260      	movs	r2, #96	; 0x60
 80040a0:	217f      	movs	r1, #127	; 0x7f
 80040a2:	5299      	strh	r1, [r3, r2]
 80040a4:	e017      	b.n	80040d6 <UART_Start_Receive_IT+0xaa>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	689a      	ldr	r2, [r3, #8]
 80040aa:	2380      	movs	r3, #128	; 0x80
 80040ac:	055b      	lsls	r3, r3, #21
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d10d      	bne.n	80040ce <UART_Start_Receive_IT+0xa2>
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	691b      	ldr	r3, [r3, #16]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d104      	bne.n	80040c4 <UART_Start_Receive_IT+0x98>
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2260      	movs	r2, #96	; 0x60
 80040be:	217f      	movs	r1, #127	; 0x7f
 80040c0:	5299      	strh	r1, [r3, r2]
 80040c2:	e008      	b.n	80040d6 <UART_Start_Receive_IT+0xaa>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2260      	movs	r2, #96	; 0x60
 80040c8:	213f      	movs	r1, #63	; 0x3f
 80040ca:	5299      	strh	r1, [r3, r2]
 80040cc:	e003      	b.n	80040d6 <UART_Start_Receive_IT+0xaa>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2260      	movs	r2, #96	; 0x60
 80040d2:	2100      	movs	r1, #0
 80040d4:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	228c      	movs	r2, #140	; 0x8c
 80040da:	2100      	movs	r1, #0
 80040dc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2288      	movs	r2, #136	; 0x88
 80040e2:	2122      	movs	r1, #34	; 0x22
 80040e4:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040e6:	f3ef 8310 	mrs	r3, PRIMASK
 80040ea:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 80040ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80040f0:	2301      	movs	r3, #1
 80040f2:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040f6:	f383 8810 	msr	PRIMASK, r3
}
 80040fa:	46c0      	nop			; (mov r8, r8)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	689a      	ldr	r2, [r3, #8]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	2101      	movs	r1, #1
 8004108:	430a      	orrs	r2, r1
 800410a:	609a      	str	r2, [r3, #8]
 800410c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800410e:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004110:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004112:	f383 8810 	msr	PRIMASK, r3
}
 8004116:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800411c:	2380      	movs	r3, #128	; 0x80
 800411e:	059b      	lsls	r3, r3, #22
 8004120:	429a      	cmp	r2, r3
 8004122:	d154      	bne.n	80041ce <UART_Start_Receive_IT+0x1a2>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2268      	movs	r2, #104	; 0x68
 8004128:	5a9b      	ldrh	r3, [r3, r2]
 800412a:	1dba      	adds	r2, r7, #6
 800412c:	8812      	ldrh	r2, [r2, #0]
 800412e:	429a      	cmp	r2, r3
 8004130:	d34d      	bcc.n	80041ce <UART_Start_Receive_IT+0x1a2>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	689a      	ldr	r2, [r3, #8]
 8004136:	2380      	movs	r3, #128	; 0x80
 8004138:	015b      	lsls	r3, r3, #5
 800413a:	429a      	cmp	r2, r3
 800413c:	d107      	bne.n	800414e <UART_Start_Receive_IT+0x122>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d103      	bne.n	800414e <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	4a4a      	ldr	r2, [pc, #296]	; (8004274 <UART_Start_Receive_IT+0x248>)
 800414a:	671a      	str	r2, [r3, #112]	; 0x70
 800414c:	e002      	b.n	8004154 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	4a49      	ldr	r2, [pc, #292]	; (8004278 <UART_Start_Receive_IT+0x24c>)
 8004152:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2280      	movs	r2, #128	; 0x80
 8004158:	2100      	movs	r1, #0
 800415a:	5499      	strb	r1, [r3, r2]

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d019      	beq.n	8004198 <UART_Start_Receive_IT+0x16c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004164:	f3ef 8310 	mrs	r3, PRIMASK
 8004168:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800416a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800416c:	65bb      	str	r3, [r7, #88]	; 0x58
 800416e:	2301      	movs	r3, #1
 8004170:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004174:	f383 8810 	msr	PRIMASK, r3
}
 8004178:	46c0      	nop			; (mov r8, r8)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2180      	movs	r1, #128	; 0x80
 8004186:	0049      	lsls	r1, r1, #1
 8004188:	430a      	orrs	r2, r1
 800418a:	601a      	str	r2, [r3, #0]
 800418c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800418e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004190:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004192:	f383 8810 	msr	PRIMASK, r3
}
 8004196:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004198:	f3ef 8310 	mrs	r3, PRIMASK
 800419c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800419e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80041a0:	657b      	str	r3, [r7, #84]	; 0x54
 80041a2:	2301      	movs	r3, #1
 80041a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041a8:	f383 8810 	msr	PRIMASK, r3
}
 80041ac:	46c0      	nop			; (mov r8, r8)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	689a      	ldr	r2, [r3, #8]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2180      	movs	r1, #128	; 0x80
 80041ba:	0549      	lsls	r1, r1, #21
 80041bc:	430a      	orrs	r2, r1
 80041be:	609a      	str	r2, [r3, #8]
 80041c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041c2:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c6:	f383 8810 	msr	PRIMASK, r3
}
 80041ca:	46c0      	nop			; (mov r8, r8)
 80041cc:	e04b      	b.n	8004266 <UART_Start_Receive_IT+0x23a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	689a      	ldr	r2, [r3, #8]
 80041d2:	2380      	movs	r3, #128	; 0x80
 80041d4:	015b      	lsls	r3, r3, #5
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d107      	bne.n	80041ea <UART_Start_Receive_IT+0x1be>
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d103      	bne.n	80041ea <UART_Start_Receive_IT+0x1be>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	4a25      	ldr	r2, [pc, #148]	; (800427c <UART_Start_Receive_IT+0x250>)
 80041e6:	671a      	str	r2, [r3, #112]	; 0x70
 80041e8:	e002      	b.n	80041f0 <UART_Start_Receive_IT+0x1c4>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	4a24      	ldr	r2, [pc, #144]	; (8004280 <UART_Start_Receive_IT+0x254>)
 80041ee:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2280      	movs	r2, #128	; 0x80
 80041f4:	2100      	movs	r1, #0
 80041f6:	5499      	strb	r1, [r3, r2]

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d019      	beq.n	8004234 <UART_Start_Receive_IT+0x208>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004200:	f3ef 8310 	mrs	r3, PRIMASK
 8004204:	61fb      	str	r3, [r7, #28]
  return(result);
 8004206:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8004208:	64fb      	str	r3, [r7, #76]	; 0x4c
 800420a:	2301      	movs	r3, #1
 800420c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800420e:	6a3b      	ldr	r3, [r7, #32]
 8004210:	f383 8810 	msr	PRIMASK, r3
}
 8004214:	46c0      	nop			; (mov r8, r8)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2190      	movs	r1, #144	; 0x90
 8004222:	0049      	lsls	r1, r1, #1
 8004224:	430a      	orrs	r2, r1
 8004226:	601a      	str	r2, [r3, #0]
 8004228:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800422a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800422c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422e:	f383 8810 	msr	PRIMASK, r3
}
 8004232:	e018      	b.n	8004266 <UART_Start_Receive_IT+0x23a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004234:	f3ef 8310 	mrs	r3, PRIMASK
 8004238:	613b      	str	r3, [r7, #16]
  return(result);
 800423a:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800423c:	653b      	str	r3, [r7, #80]	; 0x50
 800423e:	2301      	movs	r3, #1
 8004240:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	f383 8810 	msr	PRIMASK, r3
}
 8004248:	46c0      	nop			; (mov r8, r8)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2120      	movs	r1, #32
 8004256:	430a      	orrs	r2, r1
 8004258:	601a      	str	r2, [r3, #0]
 800425a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800425c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800425e:	69bb      	ldr	r3, [r7, #24]
 8004260:	f383 8810 	msr	PRIMASK, r3
}
 8004264:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 8004266:	2300      	movs	r3, #0
}
 8004268:	0018      	movs	r0, r3
 800426a:	46bd      	mov	sp, r7
 800426c:	b018      	add	sp, #96	; 0x60
 800426e:	bd80      	pop	{r7, pc}
 8004270:	000001ff 	.word	0x000001ff
 8004274:	08004ce5 	.word	0x08004ce5
 8004278:	08004a01 	.word	0x08004a01
 800427c:	08004895 	.word	0x08004895
 8004280:	08004729 	.word	0x08004729

08004284 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b08e      	sub	sp, #56	; 0x38
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800428c:	f3ef 8310 	mrs	r3, PRIMASK
 8004290:	617b      	str	r3, [r7, #20]
  return(result);
 8004292:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004294:	637b      	str	r3, [r7, #52]	; 0x34
 8004296:	2301      	movs	r3, #1
 8004298:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	f383 8810 	msr	PRIMASK, r3
}
 80042a0:	46c0      	nop			; (mov r8, r8)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4926      	ldr	r1, [pc, #152]	; (8004348 <UART_EndRxTransfer+0xc4>)
 80042ae:	400a      	ands	r2, r1
 80042b0:	601a      	str	r2, [r3, #0]
 80042b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042b6:	69fb      	ldr	r3, [r7, #28]
 80042b8:	f383 8810 	msr	PRIMASK, r3
}
 80042bc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042be:	f3ef 8310 	mrs	r3, PRIMASK
 80042c2:	623b      	str	r3, [r7, #32]
  return(result);
 80042c4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80042c6:	633b      	str	r3, [r7, #48]	; 0x30
 80042c8:	2301      	movs	r3, #1
 80042ca:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ce:	f383 8810 	msr	PRIMASK, r3
}
 80042d2:	46c0      	nop			; (mov r8, r8)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	689a      	ldr	r2, [r3, #8]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	491b      	ldr	r1, [pc, #108]	; (800434c <UART_EndRxTransfer+0xc8>)
 80042e0:	400a      	ands	r2, r1
 80042e2:	609a      	str	r2, [r3, #8]
 80042e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042e6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ea:	f383 8810 	msr	PRIMASK, r3
}
 80042ee:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d118      	bne.n	800432a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042f8:	f3ef 8310 	mrs	r3, PRIMASK
 80042fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80042fe:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004300:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004302:	2301      	movs	r3, #1
 8004304:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f383 8810 	msr	PRIMASK, r3
}
 800430c:	46c0      	nop			; (mov r8, r8)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2110      	movs	r1, #16
 800431a:	438a      	bics	r2, r1
 800431c:	601a      	str	r2, [r3, #0]
 800431e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004320:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	f383 8810 	msr	PRIMASK, r3
}
 8004328:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2288      	movs	r2, #136	; 0x88
 800432e:	2120      	movs	r1, #32
 8004330:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	671a      	str	r2, [r3, #112]	; 0x70
}
 800433e:	46c0      	nop			; (mov r8, r8)
 8004340:	46bd      	mov	sp, r7
 8004342:	b00e      	add	sp, #56	; 0x38
 8004344:	bd80      	pop	{r7, pc}
 8004346:	46c0      	nop			; (mov r8, r8)
 8004348:	fffffedf 	.word	0xfffffedf
 800434c:	effffffe 	.word	0xeffffffe

08004350 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800435c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	225e      	movs	r2, #94	; 0x5e
 8004362:	2100      	movs	r1, #0
 8004364:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2256      	movs	r2, #86	; 0x56
 800436a:	2100      	movs	r1, #0
 800436c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	0018      	movs	r0, r3
 8004372:	f7ff f9c3 	bl	80036fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004376:	46c0      	nop			; (mov r8, r8)
 8004378:	46bd      	mov	sp, r7
 800437a:	b004      	add	sp, #16
 800437c:	bd80      	pop	{r7, pc}

0800437e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800437e:	b580      	push	{r7, lr}
 8004380:	b08a      	sub	sp, #40	; 0x28
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2284      	movs	r2, #132	; 0x84
 800438a:	589b      	ldr	r3, [r3, r2]
 800438c:	2b21      	cmp	r3, #33	; 0x21
 800438e:	d14c      	bne.n	800442a <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2256      	movs	r2, #86	; 0x56
 8004394:	5a9b      	ldrh	r3, [r3, r2]
 8004396:	b29b      	uxth	r3, r3
 8004398:	2b00      	cmp	r3, #0
 800439a:	d132      	bne.n	8004402 <UART_TxISR_8BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800439c:	f3ef 8310 	mrs	r3, PRIMASK
 80043a0:	60bb      	str	r3, [r7, #8]
  return(result);
 80043a2:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80043a4:	627b      	str	r3, [r7, #36]	; 0x24
 80043a6:	2301      	movs	r3, #1
 80043a8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f383 8810 	msr	PRIMASK, r3
}
 80043b0:	46c0      	nop			; (mov r8, r8)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2180      	movs	r1, #128	; 0x80
 80043be:	438a      	bics	r2, r1
 80043c0:	601a      	str	r2, [r3, #0]
 80043c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	f383 8810 	msr	PRIMASK, r3
}
 80043cc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043ce:	f3ef 8310 	mrs	r3, PRIMASK
 80043d2:	617b      	str	r3, [r7, #20]
  return(result);
 80043d4:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80043d6:	623b      	str	r3, [r7, #32]
 80043d8:	2301      	movs	r3, #1
 80043da:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	f383 8810 	msr	PRIMASK, r3
}
 80043e2:	46c0      	nop			; (mov r8, r8)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2140      	movs	r1, #64	; 0x40
 80043f0:	430a      	orrs	r2, r1
 80043f2:	601a      	str	r2, [r3, #0]
 80043f4:	6a3b      	ldr	r3, [r7, #32]
 80043f6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	f383 8810 	msr	PRIMASK, r3
}
 80043fe:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8004400:	e013      	b.n	800442a <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004406:	781a      	ldrb	r2, [r3, #0]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004412:	1c5a      	adds	r2, r3, #1
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2256      	movs	r2, #86	; 0x56
 800441c:	5a9b      	ldrh	r3, [r3, r2]
 800441e:	b29b      	uxth	r3, r3
 8004420:	3b01      	subs	r3, #1
 8004422:	b299      	uxth	r1, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2256      	movs	r2, #86	; 0x56
 8004428:	5299      	strh	r1, [r3, r2]
}
 800442a:	46c0      	nop			; (mov r8, r8)
 800442c:	46bd      	mov	sp, r7
 800442e:	b00a      	add	sp, #40	; 0x28
 8004430:	bd80      	pop	{r7, pc}

08004432 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004432:	b580      	push	{r7, lr}
 8004434:	b08c      	sub	sp, #48	; 0x30
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2284      	movs	r2, #132	; 0x84
 800443e:	589b      	ldr	r3, [r3, r2]
 8004440:	2b21      	cmp	r3, #33	; 0x21
 8004442:	d151      	bne.n	80044e8 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2256      	movs	r2, #86	; 0x56
 8004448:	5a9b      	ldrh	r3, [r3, r2]
 800444a:	b29b      	uxth	r3, r3
 800444c:	2b00      	cmp	r3, #0
 800444e:	d132      	bne.n	80044b6 <UART_TxISR_16BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004450:	f3ef 8310 	mrs	r3, PRIMASK
 8004454:	60fb      	str	r3, [r7, #12]
  return(result);
 8004456:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8004458:	62bb      	str	r3, [r7, #40]	; 0x28
 800445a:	2301      	movs	r3, #1
 800445c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	f383 8810 	msr	PRIMASK, r3
}
 8004464:	46c0      	nop			; (mov r8, r8)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	2180      	movs	r1, #128	; 0x80
 8004472:	438a      	bics	r2, r1
 8004474:	601a      	str	r2, [r3, #0]
 8004476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004478:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	f383 8810 	msr	PRIMASK, r3
}
 8004480:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004482:	f3ef 8310 	mrs	r3, PRIMASK
 8004486:	61bb      	str	r3, [r7, #24]
  return(result);
 8004488:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800448a:	627b      	str	r3, [r7, #36]	; 0x24
 800448c:	2301      	movs	r3, #1
 800448e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	f383 8810 	msr	PRIMASK, r3
}
 8004496:	46c0      	nop			; (mov r8, r8)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2140      	movs	r1, #64	; 0x40
 80044a4:	430a      	orrs	r2, r1
 80044a6:	601a      	str	r2, [r3, #0]
 80044a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044aa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044ac:	6a3b      	ldr	r3, [r7, #32]
 80044ae:	f383 8810 	msr	PRIMASK, r3
}
 80044b2:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80044b4:	e018      	b.n	80044e8 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80044bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044be:	881b      	ldrh	r3, [r3, #0]
 80044c0:	001a      	movs	r2, r3
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	05d2      	lsls	r2, r2, #23
 80044c8:	0dd2      	lsrs	r2, r2, #23
 80044ca:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044d0:	1c9a      	adds	r2, r3, #2
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2256      	movs	r2, #86	; 0x56
 80044da:	5a9b      	ldrh	r3, [r3, r2]
 80044dc:	b29b      	uxth	r3, r3
 80044de:	3b01      	subs	r3, #1
 80044e0:	b299      	uxth	r1, r3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2256      	movs	r2, #86	; 0x56
 80044e6:	5299      	strh	r1, [r3, r2]
}
 80044e8:	46c0      	nop			; (mov r8, r8)
 80044ea:	46bd      	mov	sp, r7
 80044ec:	b00c      	add	sp, #48	; 0x30
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b08c      	sub	sp, #48	; 0x30
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2284      	movs	r2, #132	; 0x84
 80044fc:	589b      	ldr	r3, [r3, r2]
 80044fe:	2b21      	cmp	r3, #33	; 0x21
 8004500:	d165      	bne.n	80045ce <UART_TxISR_8BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004502:	232e      	movs	r3, #46	; 0x2e
 8004504:	18fb      	adds	r3, r7, r3
 8004506:	687a      	ldr	r2, [r7, #4]
 8004508:	216a      	movs	r1, #106	; 0x6a
 800450a:	5a52      	ldrh	r2, [r2, r1]
 800450c:	801a      	strh	r2, [r3, #0]
 800450e:	e059      	b.n	80045c4 <UART_TxISR_8BIT_FIFOEN+0xd4>
    {
      if (huart->TxXferCount == 0U)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2256      	movs	r2, #86	; 0x56
 8004514:	5a9b      	ldrh	r3, [r3, r2]
 8004516:	b29b      	uxth	r3, r3
 8004518:	2b00      	cmp	r3, #0
 800451a:	d133      	bne.n	8004584 <UART_TxISR_8BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800451c:	f3ef 8310 	mrs	r3, PRIMASK
 8004520:	60fb      	str	r3, [r7, #12]
  return(result);
 8004522:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004524:	62bb      	str	r3, [r7, #40]	; 0x28
 8004526:	2301      	movs	r3, #1
 8004528:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	f383 8810 	msr	PRIMASK, r3
}
 8004530:	46c0      	nop			; (mov r8, r8)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	689a      	ldr	r2, [r3, #8]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4926      	ldr	r1, [pc, #152]	; (80045d8 <UART_TxISR_8BIT_FIFOEN+0xe8>)
 800453e:	400a      	ands	r2, r1
 8004540:	609a      	str	r2, [r3, #8]
 8004542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004544:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	f383 8810 	msr	PRIMASK, r3
}
 800454c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800454e:	f3ef 8310 	mrs	r3, PRIMASK
 8004552:	61bb      	str	r3, [r7, #24]
  return(result);
 8004554:	69bb      	ldr	r3, [r7, #24]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004556:	627b      	str	r3, [r7, #36]	; 0x24
 8004558:	2301      	movs	r3, #1
 800455a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	f383 8810 	msr	PRIMASK, r3
}
 8004562:	46c0      	nop			; (mov r8, r8)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	2140      	movs	r1, #64	; 0x40
 8004570:	430a      	orrs	r2, r1
 8004572:	601a      	str	r2, [r3, #0]
 8004574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004576:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004578:	6a3b      	ldr	r3, [r7, #32]
 800457a:	f383 8810 	msr	PRIMASK, r3
}
 800457e:	46c0      	nop			; (mov r8, r8)

        break; /* force exit loop */
 8004580:	46c0      	nop			; (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 8004582:	e024      	b.n	80045ce <UART_TxISR_8BIT_FIFOEN+0xde>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	69db      	ldr	r3, [r3, #28]
 800458a:	2280      	movs	r2, #128	; 0x80
 800458c:	4013      	ands	r3, r2
 800458e:	d013      	beq.n	80045b8 <UART_TxISR_8BIT_FIFOEN+0xc8>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004594:	781a      	ldrb	r2, [r3, #0]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045a0:	1c5a      	adds	r2, r3, #1
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2256      	movs	r2, #86	; 0x56
 80045aa:	5a9b      	ldrh	r3, [r3, r2]
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	3b01      	subs	r3, #1
 80045b0:	b299      	uxth	r1, r3
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2256      	movs	r2, #86	; 0x56
 80045b6:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80045b8:	212e      	movs	r1, #46	; 0x2e
 80045ba:	187b      	adds	r3, r7, r1
 80045bc:	881a      	ldrh	r2, [r3, #0]
 80045be:	187b      	adds	r3, r7, r1
 80045c0:	3a01      	subs	r2, #1
 80045c2:	801a      	strh	r2, [r3, #0]
 80045c4:	232e      	movs	r3, #46	; 0x2e
 80045c6:	18fb      	adds	r3, r7, r3
 80045c8:	881b      	ldrh	r3, [r3, #0]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1a0      	bne.n	8004510 <UART_TxISR_8BIT_FIFOEN+0x20>
}
 80045ce:	46c0      	nop			; (mov r8, r8)
 80045d0:	46bd      	mov	sp, r7
 80045d2:	b00c      	add	sp, #48	; 0x30
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	46c0      	nop			; (mov r8, r8)
 80045d8:	ff7fffff 	.word	0xff7fffff

080045dc <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b08c      	sub	sp, #48	; 0x30
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2284      	movs	r2, #132	; 0x84
 80045e8:	589b      	ldr	r3, [r3, r2]
 80045ea:	2b21      	cmp	r3, #33	; 0x21
 80045ec:	d16a      	bne.n	80046c4 <UART_TxISR_16BIT_FIFOEN+0xe8>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80045ee:	232e      	movs	r3, #46	; 0x2e
 80045f0:	18fb      	adds	r3, r7, r3
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	216a      	movs	r1, #106	; 0x6a
 80045f6:	5a52      	ldrh	r2, [r2, r1]
 80045f8:	801a      	strh	r2, [r3, #0]
 80045fa:	e05e      	b.n	80046ba <UART_TxISR_16BIT_FIFOEN+0xde>
    {
      if (huart->TxXferCount == 0U)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2256      	movs	r2, #86	; 0x56
 8004600:	5a9b      	ldrh	r3, [r3, r2]
 8004602:	b29b      	uxth	r3, r3
 8004604:	2b00      	cmp	r3, #0
 8004606:	d133      	bne.n	8004670 <UART_TxISR_16BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004608:	f3ef 8310 	mrs	r3, PRIMASK
 800460c:	60bb      	str	r3, [r7, #8]
  return(result);
 800460e:	68bb      	ldr	r3, [r7, #8]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004610:	627b      	str	r3, [r7, #36]	; 0x24
 8004612:	2301      	movs	r3, #1
 8004614:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f383 8810 	msr	PRIMASK, r3
}
 800461c:	46c0      	nop			; (mov r8, r8)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	689a      	ldr	r2, [r3, #8]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4928      	ldr	r1, [pc, #160]	; (80046cc <UART_TxISR_16BIT_FIFOEN+0xf0>)
 800462a:	400a      	ands	r2, r1
 800462c:	609a      	str	r2, [r3, #8]
 800462e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004630:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	f383 8810 	msr	PRIMASK, r3
}
 8004638:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800463a:	f3ef 8310 	mrs	r3, PRIMASK
 800463e:	617b      	str	r3, [r7, #20]
  return(result);
 8004640:	697b      	ldr	r3, [r7, #20]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004642:	623b      	str	r3, [r7, #32]
 8004644:	2301      	movs	r3, #1
 8004646:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	f383 8810 	msr	PRIMASK, r3
}
 800464e:	46c0      	nop			; (mov r8, r8)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2140      	movs	r1, #64	; 0x40
 800465c:	430a      	orrs	r2, r1
 800465e:	601a      	str	r2, [r3, #0]
 8004660:	6a3b      	ldr	r3, [r7, #32]
 8004662:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	f383 8810 	msr	PRIMASK, r3
}
 800466a:	46c0      	nop			; (mov r8, r8)

        break; /* force exit loop */
 800466c:	46c0      	nop			; (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 800466e:	e029      	b.n	80046c4 <UART_TxISR_16BIT_FIFOEN+0xe8>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	69db      	ldr	r3, [r3, #28]
 8004676:	2280      	movs	r2, #128	; 0x80
 8004678:	4013      	ands	r3, r2
 800467a:	d018      	beq.n	80046ae <UART_TxISR_16BIT_FIFOEN+0xd2>
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004680:	62bb      	str	r3, [r7, #40]	; 0x28
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004684:	881b      	ldrh	r3, [r3, #0]
 8004686:	001a      	movs	r2, r3
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	05d2      	lsls	r2, r2, #23
 800468e:	0dd2      	lsrs	r2, r2, #23
 8004690:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004696:	1c9a      	adds	r2, r3, #2
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2256      	movs	r2, #86	; 0x56
 80046a0:	5a9b      	ldrh	r3, [r3, r2]
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	3b01      	subs	r3, #1
 80046a6:	b299      	uxth	r1, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2256      	movs	r2, #86	; 0x56
 80046ac:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80046ae:	212e      	movs	r1, #46	; 0x2e
 80046b0:	187b      	adds	r3, r7, r1
 80046b2:	881a      	ldrh	r2, [r3, #0]
 80046b4:	187b      	adds	r3, r7, r1
 80046b6:	3a01      	subs	r2, #1
 80046b8:	801a      	strh	r2, [r3, #0]
 80046ba:	232e      	movs	r3, #46	; 0x2e
 80046bc:	18fb      	adds	r3, r7, r3
 80046be:	881b      	ldrh	r3, [r3, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d19b      	bne.n	80045fc <UART_TxISR_16BIT_FIFOEN+0x20>
}
 80046c4:	46c0      	nop			; (mov r8, r8)
 80046c6:	46bd      	mov	sp, r7
 80046c8:	b00c      	add	sp, #48	; 0x30
 80046ca:	bd80      	pop	{r7, pc}
 80046cc:	ff7fffff 	.word	0xff7fffff

080046d0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b086      	sub	sp, #24
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046d8:	f3ef 8310 	mrs	r3, PRIMASK
 80046dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80046de:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80046e0:	617b      	str	r3, [r7, #20]
 80046e2:	2301      	movs	r3, #1
 80046e4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f383 8810 	msr	PRIMASK, r3
}
 80046ec:	46c0      	nop			; (mov r8, r8)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2140      	movs	r1, #64	; 0x40
 80046fa:	438a      	bics	r2, r1
 80046fc:	601a      	str	r2, [r3, #0]
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	f383 8810 	msr	PRIMASK, r3
}
 8004708:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2284      	movs	r2, #132	; 0x84
 800470e:	2120      	movs	r1, #32
 8004710:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	0018      	movs	r0, r3
 800471c:	f7fe ffe6 	bl	80036ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004720:	46c0      	nop			; (mov r8, r8)
 8004722:	46bd      	mov	sp, r7
 8004724:	b006      	add	sp, #24
 8004726:	bd80      	pop	{r7, pc}

08004728 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b090      	sub	sp, #64	; 0x40
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004730:	203e      	movs	r0, #62	; 0x3e
 8004732:	183b      	adds	r3, r7, r0
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	2160      	movs	r1, #96	; 0x60
 8004738:	5a52      	ldrh	r2, [r2, r1]
 800473a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2288      	movs	r2, #136	; 0x88
 8004740:	589b      	ldr	r3, [r3, r2]
 8004742:	2b22      	cmp	r3, #34	; 0x22
 8004744:	d000      	beq.n	8004748 <UART_RxISR_8BIT+0x20>
 8004746:	e097      	b.n	8004878 <UART_RxISR_8BIT+0x150>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800474e:	213c      	movs	r1, #60	; 0x3c
 8004750:	187b      	adds	r3, r7, r1
 8004752:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004754:	187b      	adds	r3, r7, r1
 8004756:	881b      	ldrh	r3, [r3, #0]
 8004758:	b2da      	uxtb	r2, r3
 800475a:	183b      	adds	r3, r7, r0
 800475c:	881b      	ldrh	r3, [r3, #0]
 800475e:	b2d9      	uxtb	r1, r3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004764:	400a      	ands	r2, r1
 8004766:	b2d2      	uxtb	r2, r2
 8004768:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800476e:	1c5a      	adds	r2, r3, #1
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	225e      	movs	r2, #94	; 0x5e
 8004778:	5a9b      	ldrh	r3, [r3, r2]
 800477a:	b29b      	uxth	r3, r3
 800477c:	3b01      	subs	r3, #1
 800477e:	b299      	uxth	r1, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	225e      	movs	r2, #94	; 0x5e
 8004784:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	225e      	movs	r2, #94	; 0x5e
 800478a:	5a9b      	ldrh	r3, [r3, r2]
 800478c:	b29b      	uxth	r3, r3
 800478e:	2b00      	cmp	r3, #0
 8004790:	d000      	beq.n	8004794 <UART_RxISR_8BIT+0x6c>
 8004792:	e079      	b.n	8004888 <UART_RxISR_8BIT+0x160>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004794:	f3ef 8310 	mrs	r3, PRIMASK
 8004798:	61bb      	str	r3, [r7, #24]
  return(result);
 800479a:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800479c:	63bb      	str	r3, [r7, #56]	; 0x38
 800479e:	2301      	movs	r3, #1
 80047a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	f383 8810 	msr	PRIMASK, r3
}
 80047a8:	46c0      	nop			; (mov r8, r8)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4936      	ldr	r1, [pc, #216]	; (8004890 <UART_RxISR_8BIT+0x168>)
 80047b6:	400a      	ands	r2, r1
 80047b8:	601a      	str	r2, [r3, #0]
 80047ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047bc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047be:	6a3b      	ldr	r3, [r7, #32]
 80047c0:	f383 8810 	msr	PRIMASK, r3
}
 80047c4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047c6:	f3ef 8310 	mrs	r3, PRIMASK
 80047ca:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80047cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047ce:	637b      	str	r3, [r7, #52]	; 0x34
 80047d0:	2301      	movs	r3, #1
 80047d2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047d6:	f383 8810 	msr	PRIMASK, r3
}
 80047da:	46c0      	nop			; (mov r8, r8)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	689a      	ldr	r2, [r3, #8]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2101      	movs	r1, #1
 80047e8:	438a      	bics	r2, r1
 80047ea:	609a      	str	r2, [r3, #8]
 80047ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047f2:	f383 8810 	msr	PRIMASK, r3
}
 80047f6:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2288      	movs	r2, #136	; 0x88
 80047fc:	2120      	movs	r1, #32
 80047fe:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800480a:	2b01      	cmp	r3, #1
 800480c:	d12f      	bne.n	800486e <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004814:	f3ef 8310 	mrs	r3, PRIMASK
 8004818:	60fb      	str	r3, [r7, #12]
  return(result);
 800481a:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800481c:	633b      	str	r3, [r7, #48]	; 0x30
 800481e:	2301      	movs	r3, #1
 8004820:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f383 8810 	msr	PRIMASK, r3
}
 8004828:	46c0      	nop			; (mov r8, r8)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2110      	movs	r1, #16
 8004836:	438a      	bics	r2, r1
 8004838:	601a      	str	r2, [r3, #0]
 800483a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800483c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	f383 8810 	msr	PRIMASK, r3
}
 8004844:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	69db      	ldr	r3, [r3, #28]
 800484c:	2210      	movs	r2, #16
 800484e:	4013      	ands	r3, r2
 8004850:	2b10      	cmp	r3, #16
 8004852:	d103      	bne.n	800485c <UART_RxISR_8BIT+0x134>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2210      	movs	r2, #16
 800485a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	225c      	movs	r2, #92	; 0x5c
 8004860:	5a9a      	ldrh	r2, [r3, r2]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	0011      	movs	r1, r2
 8004866:	0018      	movs	r0, r3
 8004868:	f7fe ff50 	bl	800370c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800486c:	e00c      	b.n	8004888 <UART_RxISR_8BIT+0x160>
        HAL_UART_RxCpltCallback(huart);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	0018      	movs	r0, r3
 8004872:	f7fb ff05 	bl	8000680 <HAL_UART_RxCpltCallback>
}
 8004876:	e007      	b.n	8004888 <UART_RxISR_8BIT+0x160>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	699a      	ldr	r2, [r3, #24]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2108      	movs	r1, #8
 8004884:	430a      	orrs	r2, r1
 8004886:	619a      	str	r2, [r3, #24]
}
 8004888:	46c0      	nop			; (mov r8, r8)
 800488a:	46bd      	mov	sp, r7
 800488c:	b010      	add	sp, #64	; 0x40
 800488e:	bd80      	pop	{r7, pc}
 8004890:	fffffedf 	.word	0xfffffedf

08004894 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b090      	sub	sp, #64	; 0x40
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800489c:	203e      	movs	r0, #62	; 0x3e
 800489e:	183b      	adds	r3, r7, r0
 80048a0:	687a      	ldr	r2, [r7, #4]
 80048a2:	2160      	movs	r1, #96	; 0x60
 80048a4:	5a52      	ldrh	r2, [r2, r1]
 80048a6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2288      	movs	r2, #136	; 0x88
 80048ac:	589b      	ldr	r3, [r3, r2]
 80048ae:	2b22      	cmp	r3, #34	; 0x22
 80048b0:	d000      	beq.n	80048b4 <UART_RxISR_16BIT+0x20>
 80048b2:	e097      	b.n	80049e4 <UART_RxISR_16BIT+0x150>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048ba:	213c      	movs	r1, #60	; 0x3c
 80048bc:	187b      	adds	r3, r7, r1
 80048be:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048c4:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 80048c6:	187b      	adds	r3, r7, r1
 80048c8:	183a      	adds	r2, r7, r0
 80048ca:	881b      	ldrh	r3, [r3, #0]
 80048cc:	8812      	ldrh	r2, [r2, #0]
 80048ce:	4013      	ands	r3, r2
 80048d0:	b29a      	uxth	r2, r3
 80048d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048d4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048da:	1c9a      	adds	r2, r3, #2
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	225e      	movs	r2, #94	; 0x5e
 80048e4:	5a9b      	ldrh	r3, [r3, r2]
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	3b01      	subs	r3, #1
 80048ea:	b299      	uxth	r1, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	225e      	movs	r2, #94	; 0x5e
 80048f0:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	225e      	movs	r2, #94	; 0x5e
 80048f6:	5a9b      	ldrh	r3, [r3, r2]
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d000      	beq.n	8004900 <UART_RxISR_16BIT+0x6c>
 80048fe:	e079      	b.n	80049f4 <UART_RxISR_16BIT+0x160>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004900:	f3ef 8310 	mrs	r3, PRIMASK
 8004904:	617b      	str	r3, [r7, #20]
  return(result);
 8004906:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004908:	637b      	str	r3, [r7, #52]	; 0x34
 800490a:	2301      	movs	r3, #1
 800490c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	f383 8810 	msr	PRIMASK, r3
}
 8004914:	46c0      	nop			; (mov r8, r8)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4936      	ldr	r1, [pc, #216]	; (80049fc <UART_RxISR_16BIT+0x168>)
 8004922:	400a      	ands	r2, r1
 8004924:	601a      	str	r2, [r3, #0]
 8004926:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004928:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	f383 8810 	msr	PRIMASK, r3
}
 8004930:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004932:	f3ef 8310 	mrs	r3, PRIMASK
 8004936:	623b      	str	r3, [r7, #32]
  return(result);
 8004938:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800493a:	633b      	str	r3, [r7, #48]	; 0x30
 800493c:	2301      	movs	r3, #1
 800493e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004942:	f383 8810 	msr	PRIMASK, r3
}
 8004946:	46c0      	nop			; (mov r8, r8)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	689a      	ldr	r2, [r3, #8]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2101      	movs	r1, #1
 8004954:	438a      	bics	r2, r1
 8004956:	609a      	str	r2, [r3, #8]
 8004958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800495a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800495c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800495e:	f383 8810 	msr	PRIMASK, r3
}
 8004962:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2288      	movs	r2, #136	; 0x88
 8004968:	2120      	movs	r1, #32
 800496a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004976:	2b01      	cmp	r3, #1
 8004978:	d12f      	bne.n	80049da <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004980:	f3ef 8310 	mrs	r3, PRIMASK
 8004984:	60bb      	str	r3, [r7, #8]
  return(result);
 8004986:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004988:	62fb      	str	r3, [r7, #44]	; 0x2c
 800498a:	2301      	movs	r3, #1
 800498c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f383 8810 	msr	PRIMASK, r3
}
 8004994:	46c0      	nop			; (mov r8, r8)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	2110      	movs	r1, #16
 80049a2:	438a      	bics	r2, r1
 80049a4:	601a      	str	r2, [r3, #0]
 80049a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	f383 8810 	msr	PRIMASK, r3
}
 80049b0:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	69db      	ldr	r3, [r3, #28]
 80049b8:	2210      	movs	r2, #16
 80049ba:	4013      	ands	r3, r2
 80049bc:	2b10      	cmp	r3, #16
 80049be:	d103      	bne.n	80049c8 <UART_RxISR_16BIT+0x134>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2210      	movs	r2, #16
 80049c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	225c      	movs	r2, #92	; 0x5c
 80049cc:	5a9a      	ldrh	r2, [r3, r2]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	0011      	movs	r1, r2
 80049d2:	0018      	movs	r0, r3
 80049d4:	f7fe fe9a 	bl	800370c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80049d8:	e00c      	b.n	80049f4 <UART_RxISR_16BIT+0x160>
        HAL_UART_RxCpltCallback(huart);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	0018      	movs	r0, r3
 80049de:	f7fb fe4f 	bl	8000680 <HAL_UART_RxCpltCallback>
}
 80049e2:	e007      	b.n	80049f4 <UART_RxISR_16BIT+0x160>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	699a      	ldr	r2, [r3, #24]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2108      	movs	r1, #8
 80049f0:	430a      	orrs	r2, r1
 80049f2:	619a      	str	r2, [r3, #24]
}
 80049f4:	46c0      	nop			; (mov r8, r8)
 80049f6:	46bd      	mov	sp, r7
 80049f8:	b010      	add	sp, #64	; 0x40
 80049fa:	bd80      	pop	{r7, pc}
 80049fc:	fffffedf 	.word	0xfffffedf

08004a00 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b09c      	sub	sp, #112	; 0x70
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8004a08:	236a      	movs	r3, #106	; 0x6a
 8004a0a:	18fb      	adds	r3, r7, r3
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	2160      	movs	r1, #96	; 0x60
 8004a10:	5a52      	ldrh	r2, [r2, r1]
 8004a12:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	69db      	ldr	r3, [r3, #28]
 8004a1a:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	663b      	str	r3, [r7, #96]	; 0x60

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2288      	movs	r2, #136	; 0x88
 8004a30:	589b      	ldr	r3, [r3, r2]
 8004a32:	2b22      	cmp	r3, #34	; 0x22
 8004a34:	d000      	beq.n	8004a38 <UART_RxISR_8BIT_FIFOEN+0x38>
 8004a36:	e141      	b.n	8004cbc <UART_RxISR_8BIT_FIFOEN+0x2bc>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004a38:	235e      	movs	r3, #94	; 0x5e
 8004a3a:	18fb      	adds	r3, r7, r3
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	2168      	movs	r1, #104	; 0x68
 8004a40:	5a52      	ldrh	r2, [r2, r1]
 8004a42:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004a44:	e0e8      	b.n	8004c18 <UART_RxISR_8BIT_FIFOEN+0x218>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a4c:	215c      	movs	r1, #92	; 0x5c
 8004a4e:	187b      	adds	r3, r7, r1
 8004a50:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004a52:	187b      	adds	r3, r7, r1
 8004a54:	881b      	ldrh	r3, [r3, #0]
 8004a56:	b2da      	uxtb	r2, r3
 8004a58:	236a      	movs	r3, #106	; 0x6a
 8004a5a:	18fb      	adds	r3, r7, r3
 8004a5c:	881b      	ldrh	r3, [r3, #0]
 8004a5e:	b2d9      	uxtb	r1, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a64:	400a      	ands	r2, r1
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a6e:	1c5a      	adds	r2, r3, #1
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	225e      	movs	r2, #94	; 0x5e
 8004a78:	5a9b      	ldrh	r3, [r3, r2]
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	b299      	uxth	r1, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	225e      	movs	r2, #94	; 0x5e
 8004a84:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	69db      	ldr	r3, [r3, #28]
 8004a8c:	66fb      	str	r3, [r7, #108]	; 0x6c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004a8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a90:	2207      	movs	r2, #7
 8004a92:	4013      	ands	r3, r2
 8004a94:	d049      	beq.n	8004b2a <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004a96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a98:	2201      	movs	r2, #1
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	d010      	beq.n	8004ac0 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8004a9e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004aa0:	2380      	movs	r3, #128	; 0x80
 8004aa2:	005b      	lsls	r3, r3, #1
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	d00b      	beq.n	8004ac0 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2201      	movs	r2, #1
 8004aae:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	228c      	movs	r2, #140	; 0x8c
 8004ab4:	589b      	ldr	r3, [r3, r2]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	431a      	orrs	r2, r3
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	218c      	movs	r1, #140	; 0x8c
 8004abe:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ac0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ac2:	2202      	movs	r2, #2
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	d00f      	beq.n	8004ae8 <UART_RxISR_8BIT_FIFOEN+0xe8>
 8004ac8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004aca:	2201      	movs	r2, #1
 8004acc:	4013      	ands	r3, r2
 8004ace:	d00b      	beq.n	8004ae8 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2202      	movs	r2, #2
 8004ad6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	228c      	movs	r2, #140	; 0x8c
 8004adc:	589b      	ldr	r3, [r3, r2]
 8004ade:	2204      	movs	r2, #4
 8004ae0:	431a      	orrs	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	218c      	movs	r1, #140	; 0x8c
 8004ae6:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ae8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aea:	2204      	movs	r2, #4
 8004aec:	4013      	ands	r3, r2
 8004aee:	d00f      	beq.n	8004b10 <UART_RxISR_8BIT_FIFOEN+0x110>
 8004af0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004af2:	2201      	movs	r2, #1
 8004af4:	4013      	ands	r3, r2
 8004af6:	d00b      	beq.n	8004b10 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2204      	movs	r2, #4
 8004afe:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	228c      	movs	r2, #140	; 0x8c
 8004b04:	589b      	ldr	r3, [r3, r2]
 8004b06:	2202      	movs	r2, #2
 8004b08:	431a      	orrs	r2, r3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	218c      	movs	r1, #140	; 0x8c
 8004b0e:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	228c      	movs	r2, #140	; 0x8c
 8004b14:	589b      	ldr	r3, [r3, r2]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d007      	beq.n	8004b2a <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	0018      	movs	r0, r3
 8004b1e:	f7fe fded 	bl	80036fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	228c      	movs	r2, #140	; 0x8c
 8004b26:	2100      	movs	r1, #0
 8004b28:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	225e      	movs	r2, #94	; 0x5e
 8004b2e:	5a9b      	ldrh	r3, [r3, r2]
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d170      	bne.n	8004c18 <UART_RxISR_8BIT_FIFOEN+0x218>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b36:	f3ef 8310 	mrs	r3, PRIMASK
 8004b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8004b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b3e:	65bb      	str	r3, [r7, #88]	; 0x58
 8004b40:	2301      	movs	r3, #1
 8004b42:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b46:	f383 8810 	msr	PRIMASK, r3
}
 8004b4a:	46c0      	nop			; (mov r8, r8)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	495f      	ldr	r1, [pc, #380]	; (8004cd4 <UART_RxISR_8BIT_FIFOEN+0x2d4>)
 8004b58:	400a      	ands	r2, r1
 8004b5a:	601a      	str	r2, [r3, #0]
 8004b5c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b5e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b62:	f383 8810 	msr	PRIMASK, r3
}
 8004b66:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b68:	f3ef 8310 	mrs	r3, PRIMASK
 8004b6c:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8004b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004b70:	657b      	str	r3, [r7, #84]	; 0x54
 8004b72:	2301      	movs	r3, #1
 8004b74:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b78:	f383 8810 	msr	PRIMASK, r3
}
 8004b7c:	46c0      	nop			; (mov r8, r8)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	689a      	ldr	r2, [r3, #8]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4953      	ldr	r1, [pc, #332]	; (8004cd8 <UART_RxISR_8BIT_FIFOEN+0x2d8>)
 8004b8a:	400a      	ands	r2, r1
 8004b8c:	609a      	str	r2, [r3, #8]
 8004b8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b90:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b94:	f383 8810 	msr	PRIMASK, r3
}
 8004b98:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2288      	movs	r2, #136	; 0x88
 8004b9e:	2120      	movs	r1, #32
 8004ba0:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d12f      	bne.n	8004c10 <UART_RxISR_8BIT_FIFOEN+0x210>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bb6:	f3ef 8310 	mrs	r3, PRIMASK
 8004bba:	623b      	str	r3, [r7, #32]
  return(result);
 8004bbc:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bbe:	653b      	str	r3, [r7, #80]	; 0x50
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc6:	f383 8810 	msr	PRIMASK, r3
}
 8004bca:	46c0      	nop			; (mov r8, r8)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2110      	movs	r1, #16
 8004bd8:	438a      	bics	r2, r1
 8004bda:	601a      	str	r2, [r3, #0]
 8004bdc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004bde:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004be2:	f383 8810 	msr	PRIMASK, r3
}
 8004be6:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	69db      	ldr	r3, [r3, #28]
 8004bee:	2210      	movs	r2, #16
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	2b10      	cmp	r3, #16
 8004bf4:	d103      	bne.n	8004bfe <UART_RxISR_8BIT_FIFOEN+0x1fe>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	2210      	movs	r2, #16
 8004bfc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	225c      	movs	r2, #92	; 0x5c
 8004c02:	5a9a      	ldrh	r2, [r3, r2]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	0011      	movs	r1, r2
 8004c08:	0018      	movs	r0, r3
 8004c0a:	f7fe fd7f 	bl	800370c <HAL_UARTEx_RxEventCallback>
 8004c0e:	e003      	b.n	8004c18 <UART_RxISR_8BIT_FIFOEN+0x218>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	0018      	movs	r0, r3
 8004c14:	f7fb fd34 	bl	8000680 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004c18:	235e      	movs	r3, #94	; 0x5e
 8004c1a:	18fb      	adds	r3, r7, r3
 8004c1c:	881b      	ldrh	r3, [r3, #0]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d004      	beq.n	8004c2c <UART_RxISR_8BIT_FIFOEN+0x22c>
 8004c22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c24:	2220      	movs	r2, #32
 8004c26:	4013      	ands	r3, r2
 8004c28:	d000      	beq.n	8004c2c <UART_RxISR_8BIT_FIFOEN+0x22c>
 8004c2a:	e70c      	b.n	8004a46 <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004c2c:	204e      	movs	r0, #78	; 0x4e
 8004c2e:	183b      	adds	r3, r7, r0
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	215e      	movs	r1, #94	; 0x5e
 8004c34:	5a52      	ldrh	r2, [r2, r1]
 8004c36:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004c38:	0001      	movs	r1, r0
 8004c3a:	187b      	adds	r3, r7, r1
 8004c3c:	881b      	ldrh	r3, [r3, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d044      	beq.n	8004ccc <UART_RxISR_8BIT_FIFOEN+0x2cc>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2268      	movs	r2, #104	; 0x68
 8004c46:	5a9b      	ldrh	r3, [r3, r2]
 8004c48:	187a      	adds	r2, r7, r1
 8004c4a:	8812      	ldrh	r2, [r2, #0]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d23d      	bcs.n	8004ccc <UART_RxISR_8BIT_FIFOEN+0x2cc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c50:	f3ef 8310 	mrs	r3, PRIMASK
 8004c54:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c56:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004c58:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f383 8810 	msr	PRIMASK, r3
}
 8004c64:	46c0      	nop			; (mov r8, r8)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	689a      	ldr	r2, [r3, #8]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	491a      	ldr	r1, [pc, #104]	; (8004cdc <UART_RxISR_8BIT_FIFOEN+0x2dc>)
 8004c72:	400a      	ands	r2, r1
 8004c74:	609a      	str	r2, [r3, #8]
 8004c76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c78:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	f383 8810 	msr	PRIMASK, r3
}
 8004c80:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a16      	ldr	r2, [pc, #88]	; (8004ce0 <UART_RxISR_8BIT_FIFOEN+0x2e0>)
 8004c86:	671a      	str	r2, [r3, #112]	; 0x70
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c88:	f3ef 8310 	mrs	r3, PRIMASK
 8004c8c:	617b      	str	r3, [r7, #20]
  return(result);
 8004c8e:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004c90:	647b      	str	r3, [r7, #68]	; 0x44
 8004c92:	2301      	movs	r3, #1
 8004c94:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c96:	69bb      	ldr	r3, [r7, #24]
 8004c98:	f383 8810 	msr	PRIMASK, r3
}
 8004c9c:	46c0      	nop			; (mov r8, r8)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2120      	movs	r1, #32
 8004caa:	430a      	orrs	r2, r1
 8004cac:	601a      	str	r2, [r3, #0]
 8004cae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cb0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	f383 8810 	msr	PRIMASK, r3
}
 8004cb8:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004cba:	e007      	b.n	8004ccc <UART_RxISR_8BIT_FIFOEN+0x2cc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	699a      	ldr	r2, [r3, #24]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2108      	movs	r1, #8
 8004cc8:	430a      	orrs	r2, r1
 8004cca:	619a      	str	r2, [r3, #24]
}
 8004ccc:	46c0      	nop			; (mov r8, r8)
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	b01c      	add	sp, #112	; 0x70
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	fffffeff 	.word	0xfffffeff
 8004cd8:	effffffe 	.word	0xeffffffe
 8004cdc:	efffffff 	.word	0xefffffff
 8004ce0:	08004729 	.word	0x08004729

08004ce4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b09e      	sub	sp, #120	; 0x78
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8004cec:	2372      	movs	r3, #114	; 0x72
 8004cee:	18fb      	adds	r3, r7, r3
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	2160      	movs	r1, #96	; 0x60
 8004cf4:	5a52      	ldrh	r2, [r2, r1]
 8004cf6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	69db      	ldr	r3, [r3, #28]
 8004cfe:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2288      	movs	r2, #136	; 0x88
 8004d14:	589b      	ldr	r3, [r3, r2]
 8004d16:	2b22      	cmp	r3, #34	; 0x22
 8004d18:	d000      	beq.n	8004d1c <UART_RxISR_16BIT_FIFOEN+0x38>
 8004d1a:	e141      	b.n	8004fa0 <UART_RxISR_16BIT_FIFOEN+0x2bc>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004d1c:	2366      	movs	r3, #102	; 0x66
 8004d1e:	18fb      	adds	r3, r7, r3
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	2168      	movs	r1, #104	; 0x68
 8004d24:	5a52      	ldrh	r2, [r2, r1]
 8004d26:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004d28:	e0e8      	b.n	8004efc <UART_RxISR_16BIT_FIFOEN+0x218>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d30:	2164      	movs	r1, #100	; 0x64
 8004d32:	187b      	adds	r3, r7, r1
 8004d34:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d3a:	663b      	str	r3, [r7, #96]	; 0x60
      *tmp = (uint16_t)(uhdata & uhMask);
 8004d3c:	187b      	adds	r3, r7, r1
 8004d3e:	2272      	movs	r2, #114	; 0x72
 8004d40:	18ba      	adds	r2, r7, r2
 8004d42:	881b      	ldrh	r3, [r3, #0]
 8004d44:	8812      	ldrh	r2, [r2, #0]
 8004d46:	4013      	ands	r3, r2
 8004d48:	b29a      	uxth	r2, r3
 8004d4a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d4c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d52:	1c9a      	adds	r2, r3, #2
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	225e      	movs	r2, #94	; 0x5e
 8004d5c:	5a9b      	ldrh	r3, [r3, r2]
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	3b01      	subs	r3, #1
 8004d62:	b299      	uxth	r1, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	225e      	movs	r2, #94	; 0x5e
 8004d68:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	69db      	ldr	r3, [r3, #28]
 8004d70:	677b      	str	r3, [r7, #116]	; 0x74

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004d72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d74:	2207      	movs	r2, #7
 8004d76:	4013      	ands	r3, r2
 8004d78:	d049      	beq.n	8004e0e <UART_RxISR_16BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004d7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	4013      	ands	r3, r2
 8004d80:	d010      	beq.n	8004da4 <UART_RxISR_16BIT_FIFOEN+0xc0>
 8004d82:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004d84:	2380      	movs	r3, #128	; 0x80
 8004d86:	005b      	lsls	r3, r3, #1
 8004d88:	4013      	ands	r3, r2
 8004d8a:	d00b      	beq.n	8004da4 <UART_RxISR_16BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2201      	movs	r2, #1
 8004d92:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	228c      	movs	r2, #140	; 0x8c
 8004d98:	589b      	ldr	r3, [r3, r2]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	431a      	orrs	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	218c      	movs	r1, #140	; 0x8c
 8004da2:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004da4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004da6:	2202      	movs	r2, #2
 8004da8:	4013      	ands	r3, r2
 8004daa:	d00f      	beq.n	8004dcc <UART_RxISR_16BIT_FIFOEN+0xe8>
 8004dac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004dae:	2201      	movs	r2, #1
 8004db0:	4013      	ands	r3, r2
 8004db2:	d00b      	beq.n	8004dcc <UART_RxISR_16BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2202      	movs	r2, #2
 8004dba:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	228c      	movs	r2, #140	; 0x8c
 8004dc0:	589b      	ldr	r3, [r3, r2]
 8004dc2:	2204      	movs	r2, #4
 8004dc4:	431a      	orrs	r2, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	218c      	movs	r1, #140	; 0x8c
 8004dca:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004dcc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004dce:	2204      	movs	r2, #4
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	d00f      	beq.n	8004df4 <UART_RxISR_16BIT_FIFOEN+0x110>
 8004dd4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	4013      	ands	r3, r2
 8004dda:	d00b      	beq.n	8004df4 <UART_RxISR_16BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2204      	movs	r2, #4
 8004de2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	228c      	movs	r2, #140	; 0x8c
 8004de8:	589b      	ldr	r3, [r3, r2]
 8004dea:	2202      	movs	r2, #2
 8004dec:	431a      	orrs	r2, r3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	218c      	movs	r1, #140	; 0x8c
 8004df2:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	228c      	movs	r2, #140	; 0x8c
 8004df8:	589b      	ldr	r3, [r3, r2]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d007      	beq.n	8004e0e <UART_RxISR_16BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	0018      	movs	r0, r3
 8004e02:	f7fe fc7b 	bl	80036fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	228c      	movs	r2, #140	; 0x8c
 8004e0a:	2100      	movs	r1, #0
 8004e0c:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	225e      	movs	r2, #94	; 0x5e
 8004e12:	5a9b      	ldrh	r3, [r3, r2]
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d170      	bne.n	8004efc <UART_RxISR_16BIT_FIFOEN+0x218>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e1a:	f3ef 8310 	mrs	r3, PRIMASK
 8004e1e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e22:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e24:	2301      	movs	r3, #1
 8004e26:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e2a:	f383 8810 	msr	PRIMASK, r3
}
 8004e2e:	46c0      	nop			; (mov r8, r8)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	495f      	ldr	r1, [pc, #380]	; (8004fb8 <UART_RxISR_16BIT_FIFOEN+0x2d4>)
 8004e3c:	400a      	ands	r2, r1
 8004e3e:	601a      	str	r2, [r3, #0]
 8004e40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e42:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e46:	f383 8810 	msr	PRIMASK, r3
}
 8004e4a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e4c:	f3ef 8310 	mrs	r3, PRIMASK
 8004e50:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8004e52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004e54:	65bb      	str	r3, [r7, #88]	; 0x58
 8004e56:	2301      	movs	r3, #1
 8004e58:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e5c:	f383 8810 	msr	PRIMASK, r3
}
 8004e60:	46c0      	nop			; (mov r8, r8)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	689a      	ldr	r2, [r3, #8]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4953      	ldr	r1, [pc, #332]	; (8004fbc <UART_RxISR_16BIT_FIFOEN+0x2d8>)
 8004e6e:	400a      	ands	r2, r1
 8004e70:	609a      	str	r2, [r3, #8]
 8004e72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e74:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e78:	f383 8810 	msr	PRIMASK, r3
}
 8004e7c:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2288      	movs	r2, #136	; 0x88
 8004e82:	2120      	movs	r1, #32
 8004e84:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d12f      	bne.n	8004ef4 <UART_RxISR_16BIT_FIFOEN+0x210>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e9a:	f3ef 8310 	mrs	r3, PRIMASK
 8004e9e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ea2:	657b      	str	r3, [r7, #84]	; 0x54
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eaa:	f383 8810 	msr	PRIMASK, r3
}
 8004eae:	46c0      	nop			; (mov r8, r8)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2110      	movs	r1, #16
 8004ebc:	438a      	bics	r2, r1
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ec6:	f383 8810 	msr	PRIMASK, r3
}
 8004eca:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	69db      	ldr	r3, [r3, #28]
 8004ed2:	2210      	movs	r2, #16
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	2b10      	cmp	r3, #16
 8004ed8:	d103      	bne.n	8004ee2 <UART_RxISR_16BIT_FIFOEN+0x1fe>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	2210      	movs	r2, #16
 8004ee0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	225c      	movs	r2, #92	; 0x5c
 8004ee6:	5a9a      	ldrh	r2, [r3, r2]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	0011      	movs	r1, r2
 8004eec:	0018      	movs	r0, r3
 8004eee:	f7fe fc0d 	bl	800370c <HAL_UARTEx_RxEventCallback>
 8004ef2:	e003      	b.n	8004efc <UART_RxISR_16BIT_FIFOEN+0x218>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	0018      	movs	r0, r3
 8004ef8:	f7fb fbc2 	bl	8000680 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004efc:	2366      	movs	r3, #102	; 0x66
 8004efe:	18fb      	adds	r3, r7, r3
 8004f00:	881b      	ldrh	r3, [r3, #0]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d004      	beq.n	8004f10 <UART_RxISR_16BIT_FIFOEN+0x22c>
 8004f06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004f08:	2220      	movs	r2, #32
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	d000      	beq.n	8004f10 <UART_RxISR_16BIT_FIFOEN+0x22c>
 8004f0e:	e70c      	b.n	8004d2a <UART_RxISR_16BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004f10:	2052      	movs	r0, #82	; 0x52
 8004f12:	183b      	adds	r3, r7, r0
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	215e      	movs	r1, #94	; 0x5e
 8004f18:	5a52      	ldrh	r2, [r2, r1]
 8004f1a:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004f1c:	0001      	movs	r1, r0
 8004f1e:	187b      	adds	r3, r7, r1
 8004f20:	881b      	ldrh	r3, [r3, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d044      	beq.n	8004fb0 <UART_RxISR_16BIT_FIFOEN+0x2cc>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2268      	movs	r2, #104	; 0x68
 8004f2a:	5a9b      	ldrh	r3, [r3, r2]
 8004f2c:	187a      	adds	r2, r7, r1
 8004f2e:	8812      	ldrh	r2, [r2, #0]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d23d      	bcs.n	8004fb0 <UART_RxISR_16BIT_FIFOEN+0x2cc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f34:	f3ef 8310 	mrs	r3, PRIMASK
 8004f38:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004f3c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f3e:	2301      	movs	r3, #1
 8004f40:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	f383 8810 	msr	PRIMASK, r3
}
 8004f48:	46c0      	nop			; (mov r8, r8)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	689a      	ldr	r2, [r3, #8]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	491a      	ldr	r1, [pc, #104]	; (8004fc0 <UART_RxISR_16BIT_FIFOEN+0x2dc>)
 8004f56:	400a      	ands	r2, r1
 8004f58:	609a      	str	r2, [r3, #8]
 8004f5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f5c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	f383 8810 	msr	PRIMASK, r3
}
 8004f64:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a16      	ldr	r2, [pc, #88]	; (8004fc4 <UART_RxISR_16BIT_FIFOEN+0x2e0>)
 8004f6a:	671a      	str	r2, [r3, #112]	; 0x70
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f6c:	f3ef 8310 	mrs	r3, PRIMASK
 8004f70:	61bb      	str	r3, [r7, #24]
  return(result);
 8004f72:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004f74:	64bb      	str	r3, [r7, #72]	; 0x48
 8004f76:	2301      	movs	r3, #1
 8004f78:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	f383 8810 	msr	PRIMASK, r3
}
 8004f80:	46c0      	nop			; (mov r8, r8)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2120      	movs	r1, #32
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	601a      	str	r2, [r3, #0]
 8004f92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f94:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f96:	6a3b      	ldr	r3, [r7, #32]
 8004f98:	f383 8810 	msr	PRIMASK, r3
}
 8004f9c:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004f9e:	e007      	b.n	8004fb0 <UART_RxISR_16BIT_FIFOEN+0x2cc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	699a      	ldr	r2, [r3, #24]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	2108      	movs	r1, #8
 8004fac:	430a      	orrs	r2, r1
 8004fae:	619a      	str	r2, [r3, #24]
}
 8004fb0:	46c0      	nop			; (mov r8, r8)
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	b01e      	add	sp, #120	; 0x78
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	fffffeff 	.word	0xfffffeff
 8004fbc:	effffffe 	.word	0xeffffffe
 8004fc0:	efffffff 	.word	0xefffffff
 8004fc4:	08004895 	.word	0x08004895

08004fc8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b082      	sub	sp, #8
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004fd0:	46c0      	nop			; (mov r8, r8)
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	b002      	add	sp, #8
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b082      	sub	sp, #8
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004fe0:	46c0      	nop			; (mov r8, r8)
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	b002      	add	sp, #8
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b082      	sub	sp, #8
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004ff0:	46c0      	nop			; (mov r8, r8)
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	b002      	add	sp, #8
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2280      	movs	r2, #128	; 0x80
 8005004:	5c9b      	ldrb	r3, [r3, r2]
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <HAL_UARTEx_DisableFifoMode+0x16>
 800500a:	2302      	movs	r3, #2
 800500c:	e027      	b.n	800505e <HAL_UARTEx_DisableFifoMode+0x66>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2280      	movs	r2, #128	; 0x80
 8005012:	2101      	movs	r1, #1
 8005014:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2284      	movs	r2, #132	; 0x84
 800501a:	2124      	movs	r1, #36	; 0x24
 800501c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2101      	movs	r1, #1
 8005032:	438a      	bics	r2, r1
 8005034:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	4a0b      	ldr	r2, [pc, #44]	; (8005068 <HAL_UARTEx_DisableFifoMode+0x70>)
 800503a:	4013      	ands	r3, r2
 800503c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2284      	movs	r2, #132	; 0x84
 8005050:	2120      	movs	r1, #32
 8005052:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2280      	movs	r2, #128	; 0x80
 8005058:	2100      	movs	r1, #0
 800505a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800505c:	2300      	movs	r3, #0
}
 800505e:	0018      	movs	r0, r3
 8005060:	46bd      	mov	sp, r7
 8005062:	b004      	add	sp, #16
 8005064:	bd80      	pop	{r7, pc}
 8005066:	46c0      	nop			; (mov r8, r8)
 8005068:	dfffffff 	.word	0xdfffffff

0800506c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2280      	movs	r2, #128	; 0x80
 800507a:	5c9b      	ldrb	r3, [r3, r2]
 800507c:	2b01      	cmp	r3, #1
 800507e:	d101      	bne.n	8005084 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005080:	2302      	movs	r3, #2
 8005082:	e02e      	b.n	80050e2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2280      	movs	r2, #128	; 0x80
 8005088:	2101      	movs	r1, #1
 800508a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2284      	movs	r2, #132	; 0x84
 8005090:	2124      	movs	r1, #36	; 0x24
 8005092:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	2101      	movs	r1, #1
 80050a8:	438a      	bics	r2, r1
 80050aa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	00db      	lsls	r3, r3, #3
 80050b4:	08d9      	lsrs	r1, r3, #3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	683a      	ldr	r2, [r7, #0]
 80050bc:	430a      	orrs	r2, r1
 80050be:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	0018      	movs	r0, r3
 80050c4:	f000 f854 	bl	8005170 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2284      	movs	r2, #132	; 0x84
 80050d4:	2120      	movs	r1, #32
 80050d6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2280      	movs	r2, #128	; 0x80
 80050dc:	2100      	movs	r1, #0
 80050de:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050e0:	2300      	movs	r3, #0
}
 80050e2:	0018      	movs	r0, r3
 80050e4:	46bd      	mov	sp, r7
 80050e6:	b004      	add	sp, #16
 80050e8:	bd80      	pop	{r7, pc}
	...

080050ec <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2280      	movs	r2, #128	; 0x80
 80050fa:	5c9b      	ldrb	r3, [r3, r2]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d101      	bne.n	8005104 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005100:	2302      	movs	r3, #2
 8005102:	e02f      	b.n	8005164 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2280      	movs	r2, #128	; 0x80
 8005108:	2101      	movs	r1, #1
 800510a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2284      	movs	r2, #132	; 0x84
 8005110:	2124      	movs	r1, #36	; 0x24
 8005112:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2101      	movs	r1, #1
 8005128:	438a      	bics	r2, r1
 800512a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	4a0e      	ldr	r2, [pc, #56]	; (800516c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8005134:	4013      	ands	r3, r2
 8005136:	0019      	movs	r1, r3
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	683a      	ldr	r2, [r7, #0]
 800513e:	430a      	orrs	r2, r1
 8005140:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	0018      	movs	r0, r3
 8005146:	f000 f813 	bl	8005170 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68fa      	ldr	r2, [r7, #12]
 8005150:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2284      	movs	r2, #132	; 0x84
 8005156:	2120      	movs	r1, #32
 8005158:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2280      	movs	r2, #128	; 0x80
 800515e:	2100      	movs	r1, #0
 8005160:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005162:	2300      	movs	r3, #0
}
 8005164:	0018      	movs	r0, r3
 8005166:	46bd      	mov	sp, r7
 8005168:	b004      	add	sp, #16
 800516a:	bd80      	pop	{r7, pc}
 800516c:	f1ffffff 	.word	0xf1ffffff

08005170 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005172:	b085      	sub	sp, #20
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800517c:	2b00      	cmp	r3, #0
 800517e:	d108      	bne.n	8005192 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	226a      	movs	r2, #106	; 0x6a
 8005184:	2101      	movs	r1, #1
 8005186:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2268      	movs	r2, #104	; 0x68
 800518c:	2101      	movs	r1, #1
 800518e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005190:	e043      	b.n	800521a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005192:	260f      	movs	r6, #15
 8005194:	19bb      	adds	r3, r7, r6
 8005196:	2208      	movs	r2, #8
 8005198:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800519a:	200e      	movs	r0, #14
 800519c:	183b      	adds	r3, r7, r0
 800519e:	2208      	movs	r2, #8
 80051a0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	0e5b      	lsrs	r3, r3, #25
 80051aa:	b2da      	uxtb	r2, r3
 80051ac:	240d      	movs	r4, #13
 80051ae:	193b      	adds	r3, r7, r4
 80051b0:	2107      	movs	r1, #7
 80051b2:	400a      	ands	r2, r1
 80051b4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	0f5b      	lsrs	r3, r3, #29
 80051be:	b2da      	uxtb	r2, r3
 80051c0:	250c      	movs	r5, #12
 80051c2:	197b      	adds	r3, r7, r5
 80051c4:	2107      	movs	r1, #7
 80051c6:	400a      	ands	r2, r1
 80051c8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80051ca:	183b      	adds	r3, r7, r0
 80051cc:	781b      	ldrb	r3, [r3, #0]
 80051ce:	197a      	adds	r2, r7, r5
 80051d0:	7812      	ldrb	r2, [r2, #0]
 80051d2:	4914      	ldr	r1, [pc, #80]	; (8005224 <UARTEx_SetNbDataToProcess+0xb4>)
 80051d4:	5c8a      	ldrb	r2, [r1, r2]
 80051d6:	435a      	muls	r2, r3
 80051d8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80051da:	197b      	adds	r3, r7, r5
 80051dc:	781b      	ldrb	r3, [r3, #0]
 80051de:	4a12      	ldr	r2, [pc, #72]	; (8005228 <UARTEx_SetNbDataToProcess+0xb8>)
 80051e0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80051e2:	0019      	movs	r1, r3
 80051e4:	f7fb f818 	bl	8000218 <__divsi3>
 80051e8:	0003      	movs	r3, r0
 80051ea:	b299      	uxth	r1, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	226a      	movs	r2, #106	; 0x6a
 80051f0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80051f2:	19bb      	adds	r3, r7, r6
 80051f4:	781b      	ldrb	r3, [r3, #0]
 80051f6:	193a      	adds	r2, r7, r4
 80051f8:	7812      	ldrb	r2, [r2, #0]
 80051fa:	490a      	ldr	r1, [pc, #40]	; (8005224 <UARTEx_SetNbDataToProcess+0xb4>)
 80051fc:	5c8a      	ldrb	r2, [r1, r2]
 80051fe:	435a      	muls	r2, r3
 8005200:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8005202:	193b      	adds	r3, r7, r4
 8005204:	781b      	ldrb	r3, [r3, #0]
 8005206:	4a08      	ldr	r2, [pc, #32]	; (8005228 <UARTEx_SetNbDataToProcess+0xb8>)
 8005208:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800520a:	0019      	movs	r1, r3
 800520c:	f7fb f804 	bl	8000218 <__divsi3>
 8005210:	0003      	movs	r3, r0
 8005212:	b299      	uxth	r1, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2268      	movs	r2, #104	; 0x68
 8005218:	5299      	strh	r1, [r3, r2]
}
 800521a:	46c0      	nop			; (mov r8, r8)
 800521c:	46bd      	mov	sp, r7
 800521e:	b005      	add	sp, #20
 8005220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005222:	46c0      	nop			; (mov r8, r8)
 8005224:	08005338 	.word	0x08005338
 8005228:	08005340 	.word	0x08005340

0800522c <__libc_init_array>:
 800522c:	b570      	push	{r4, r5, r6, lr}
 800522e:	2600      	movs	r6, #0
 8005230:	4d0c      	ldr	r5, [pc, #48]	; (8005264 <__libc_init_array+0x38>)
 8005232:	4c0d      	ldr	r4, [pc, #52]	; (8005268 <__libc_init_array+0x3c>)
 8005234:	1b64      	subs	r4, r4, r5
 8005236:	10a4      	asrs	r4, r4, #2
 8005238:	42a6      	cmp	r6, r4
 800523a:	d109      	bne.n	8005250 <__libc_init_array+0x24>
 800523c:	2600      	movs	r6, #0
 800523e:	f000 f821 	bl	8005284 <_init>
 8005242:	4d0a      	ldr	r5, [pc, #40]	; (800526c <__libc_init_array+0x40>)
 8005244:	4c0a      	ldr	r4, [pc, #40]	; (8005270 <__libc_init_array+0x44>)
 8005246:	1b64      	subs	r4, r4, r5
 8005248:	10a4      	asrs	r4, r4, #2
 800524a:	42a6      	cmp	r6, r4
 800524c:	d105      	bne.n	800525a <__libc_init_array+0x2e>
 800524e:	bd70      	pop	{r4, r5, r6, pc}
 8005250:	00b3      	lsls	r3, r6, #2
 8005252:	58eb      	ldr	r3, [r5, r3]
 8005254:	4798      	blx	r3
 8005256:	3601      	adds	r6, #1
 8005258:	e7ee      	b.n	8005238 <__libc_init_array+0xc>
 800525a:	00b3      	lsls	r3, r6, #2
 800525c:	58eb      	ldr	r3, [r5, r3]
 800525e:	4798      	blx	r3
 8005260:	3601      	adds	r6, #1
 8005262:	e7f2      	b.n	800524a <__libc_init_array+0x1e>
 8005264:	08005350 	.word	0x08005350
 8005268:	08005350 	.word	0x08005350
 800526c:	08005350 	.word	0x08005350
 8005270:	08005354 	.word	0x08005354

08005274 <memset>:
 8005274:	0003      	movs	r3, r0
 8005276:	1882      	adds	r2, r0, r2
 8005278:	4293      	cmp	r3, r2
 800527a:	d100      	bne.n	800527e <memset+0xa>
 800527c:	4770      	bx	lr
 800527e:	7019      	strb	r1, [r3, #0]
 8005280:	3301      	adds	r3, #1
 8005282:	e7f9      	b.n	8005278 <memset+0x4>

08005284 <_init>:
 8005284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005286:	46c0      	nop			; (mov r8, r8)
 8005288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800528a:	bc08      	pop	{r3}
 800528c:	469e      	mov	lr, r3
 800528e:	4770      	bx	lr

08005290 <_fini>:
 8005290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005292:	46c0      	nop			; (mov r8, r8)
 8005294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005296:	bc08      	pop	{r3}
 8005298:	469e      	mov	lr, r3
 800529a:	4770      	bx	lr
