0.7
2020.2
May 22 2024
18:54:44
/home/sidharth/Vivado_Projects/CA-590/CA-590.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/adder_tb.v,1743503511,verilog,,,,adder_tb,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/control_unit_tb.v,1743507276,verilog,,,,control_unit_tb,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/data_memory_tb.v,1743655322,verilog,,,,data_memory_tb,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/instruction_mem_tb.v,1743655559,verilog,,,,instruction_mem_tb,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/is_zero_tb.v,1743537383,verilog,,,,is_zero_tb,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/processor_tb.v,1743657576,verilog,,,,processor_tb,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/register_file_tb.v,1743503508,verilog,,,,register_file_tb,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/sign_extension_tb.v,1743656391,verilog,,,,sign_extension_tb,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/tb_ALU.v,1743503499,verilog,,,,tb_ALU,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/tb_mux.v,1743503502,verilog,,,,tb_mux,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/tb_pc.v,1743503505,verilog,,,,tb_pc,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/ALU.v,1743651267,verilog,,/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/adder_branch.v,,ALU,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/adder_branch.v,1743502953,verilog,,/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/adder_pc.v,,adder_branch,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/adder_pc.v,1743502949,verilog,,/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/control_unit.v,,adder_pc,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/control_unit.v,1743648588,verilog,,/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/data_memory.v,,control_unit,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/data_memory.v,1743655221,verilog,,/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/instruction_mem.v,,data_memory,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/instruction_mem.v,1743655435,verilog,,/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/is_zero.v,,instruction_mem,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/is_zero.v,1743502922,verilog,,/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/mux.v,,is_zero,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/mux.v,1743502941,verilog,,/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/pc.v,,mux,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/pc.v,1743531070,verilog,,/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/processor.v,,pc,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/processor.v,1743654359,verilog,,/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/register_file.v,,processor,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/register_file.v,1743647094,verilog,,/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/sign_extension.v,,register_file,,,,,,,,
/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/sign_extension.v,1743502920,verilog,,/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/processor_tb.v,,sign_extension,,,,,,,,
