{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1607986762955 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "relogioFinal EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"relogioFinal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607986762974 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607986763008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607986763008 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607986763114 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607986763131 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607986763478 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607986763478 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607986763478 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607986763478 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 784 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607986763480 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607986763480 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 786 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607986763480 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607986763480 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "58 " "TimeQuest Timing Analyzer is analyzing 58 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1607986763694 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogioFinal.sdc " "Synopsys Design Constraints File file not found: 'relogioFinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607986763696 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607986763696 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datab  to: combout " "Cell: Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datac  to: combout " "Cell: Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datac  to: combout " "Cell: Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datad  to: combout " "Cell: Mux7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~25  from: datab  to: combout " "Cell: count~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~26  from: datab  to: combout " "Cell: count~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~27  from: datab  to: combout " "Cell: count~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~28  from: datab  to: combout " "Cell: count~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~29  from: datab  to: combout " "Cell: count~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~30  from: datab  to: combout " "Cell: count~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~31  from: datab  to: combout " "Cell: count~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_2~3  from: dataa  to: combout " "Cell: process_2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1607986763702 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607986763708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763751 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisorFrequencia:div_f0\|pulso  " "Automatically promoted node divisorFrequencia:div_f0\|pulso " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[4\] " "Destination node contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_9vj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_9vj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:c_c|lpm_counter:LPM_COUNTER_component|cntr_9vj:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[3\] " "Destination node contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_9vj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_9vj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:c_c|lpm_counter:LPM_COUNTER_component|cntr_9vj:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[2\] " "Destination node contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_9vj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_9vj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:c_c|lpm_counter:LPM_COUNTER_component|cntr_9vj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[1\] " "Destination node contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_9vj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_9vj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:c_c|lpm_counter:LPM_COUNTER_component|cntr_9vj:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[0\] " "Destination node contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_9vj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_9vj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:c_c|lpm_counter:LPM_COUNTER_component|cntr_9vj:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[4\] " "Destination node contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_utj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_utj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:m_c|lpm_counter:LPM_COUNTER_component|cntr_utj:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[3\] " "Destination node contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_utj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_utj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:m_c|lpm_counter:LPM_COUNTER_component|cntr_utj:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[2\] " "Destination node contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_utj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_utj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:m_c|lpm_counter:LPM_COUNTER_component|cntr_utj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[1\] " "Destination node contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_utj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_utj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:m_c|lpm_counter:LPM_COUNTER_component|cntr_utj:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[0\] " "Destination node contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_utj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_utj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:m_c|lpm_counter:LPM_COUNTER_component|cntr_utj:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1607986763752 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1607986763752 ""}  } { { "divisorFrequencia.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/divisorFrequencia.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisorFrequencia:div_f0|pulso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux19~0  " "Automatically promoted node Mux19~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763758 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 106 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux19~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 707 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763758 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux1~0  " "Automatically promoted node Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763759 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 106 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 693 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux25~0  " "Automatically promoted node Mux25~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763759 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 106 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux25~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 699 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux25~1  " "Automatically promoted node Mux25~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763759 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 106 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux25~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 705 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux7~0  " "Automatically promoted node Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763760 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 106 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 704 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763760 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count2\[0\]~6  " "Automatically promoted node count2\[0\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763760 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count2[0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 719 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607986763866 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607986763868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607986763868 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607986763870 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607986763873 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607986763874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607986763874 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607986763875 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607986763876 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1607986763880 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607986763880 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607986763919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607986764489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607986764837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607986764850 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607986765752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607986765752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607986765877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1607986768117 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607986768117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607986769133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1607986769136 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607986769136 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.97 " "Total time spent on timing analysis during the Fitter is 1.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1607986769150 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607986769155 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "54 " "Found 54 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "overflow 0 " "Pin \"overflow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buzzer 0 " "Pin \"buzzer\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pisca_placa\[0\] 0 " "Pin \"pisca_placa\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pisca_placa\[1\] 0 " "Pin \"pisca_placa\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[8\] 0 " "Pin \"led\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[0\] 0 " "Pin \"sa\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[1\] 0 " "Pin \"sa\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[2\] 0 " "Pin \"sa\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[3\] 0 " "Pin \"sa\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[4\] 0 " "Pin \"sa\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[5\] 0 " "Pin \"sa\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[0\] 0 " "Pin \"sb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[1\] 0 " "Pin \"sb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[2\] 0 " "Pin \"sb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[3\] 0 " "Pin \"sb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[4\] 0 " "Pin \"sb\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[5\] 0 " "Pin \"sb\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sc\[0\] 0 " "Pin \"sc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sc\[1\] 0 " "Pin \"sc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sc\[2\] 0 " "Pin \"sc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sc\[3\] 0 " "Pin \"sc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sc\[4\] 0 " "Pin \"sc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sc\[5\] 0 " "Pin \"sc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd\[0\] 0 " "Pin \"sd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd\[1\] 0 " "Pin \"sd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd\[2\] 0 " "Pin \"sd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd\[3\] 0 " "Pin \"sd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd\[4\] 0 " "Pin \"sd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd\[5\] 0 " "Pin \"sd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "se\[0\] 0 " "Pin \"se\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "se\[1\] 0 " "Pin \"se\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "se\[2\] 0 " "Pin \"se\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "se\[3\] 0 " "Pin \"se\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "se\[4\] 0 " "Pin \"se\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "se\[5\] 0 " "Pin \"se\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf\[0\] 0 " "Pin \"sf\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf\[1\] 0 " "Pin \"sf\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf\[2\] 0 " "Pin \"sf\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf\[3\] 0 " "Pin \"sf\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf\[4\] 0 " "Pin \"sf\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf\[5\] 0 " "Pin \"sf\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[0\] 0 " "Pin \"sg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[1\] 0 " "Pin \"sg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[2\] 0 " "Pin \"sg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[3\] 0 " "Pin \"sg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[4\] 0 " "Pin \"sg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[5\] 0 " "Pin \"sg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1607986769172 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607986769401 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607986769447 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607986769687 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607986769845 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1607986769922 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/output_files/relogioFinal.fit.smsg " "Generated suppressed messages file C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/output_files/relogioFinal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607986770057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607986770497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 19:59:30 2020 " "Processing ended: Mon Dec 14 19:59:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607986770497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607986770497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607986770497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607986770497 ""}
