<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: Inc/stm32l4xx_ll_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32l4xx__ll__dma_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32l4xx_ll_dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32l4xx__ll__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifndef STM32L4xx_LL_DMA_H</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define STM32L4xx_LL_DMA_H</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;stm32l4xx.h&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#if defined(DMAMUX1)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32l4xx__ll__dmamux_8h.html">stm32l4xx_ll_dmamux.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMAMUX1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (DMA1) || defined (DMA2)</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">   50</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[] =</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE),</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE),</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE),</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE),</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE),</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE),</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE)</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;};</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#if defined(DMAMUX1)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Define used to get CSELR register offset */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define DMA_CSELR_OFFSET                  (uint32_t)(DMA1_CSELR_BASE - DMA1_BASE)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* Defines used for the bit position in the register and perform offsets */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define DMA_POSITION_CSELR_CXS            POSITION_VAL(DMA_CSELR_C1S &lt;&lt; (Channel*4U))</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMAMUX1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#if defined(DMAMUX1)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define __LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(__DMA_INSTANCE__)   \</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">(((__DMA_INSTANCE__) == DMA1) ? 0x00000000U : LL_DMA_CHANNEL_7)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMAMUX1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__DMA__LL__ES__INIT.html">  115</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;{</div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__DMA__LL__ES__INIT.html#a517eedf3a0eb108d246698b4f7ce3b8f">  117</a></span>&#160;  uint32_t <a class="code" href="group__DMA__LL__ES__INIT.html#a517eedf3a0eb108d246698b4f7ce3b8f">PeriphOrM2MSrcAddress</a>;  </div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__DMA__LL__ES__INIT.html#a3dd9fbf43dbfc13d24fbe9dfe8c7e1e1">  122</a></span>&#160;  uint32_t <a class="code" href="group__DMA__LL__ES__INIT.html#a3dd9fbf43dbfc13d24fbe9dfe8c7e1e1">MemoryOrM2MDstAddress</a>;  </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__DMA__LL__ES__INIT.html#ad89508991878f5c3f6b119f1d0b54921">  127</a></span>&#160;  uint32_t <a class="code" href="group__DMA__LL__ES__INIT.html#ad89508991878f5c3f6b119f1d0b54921">Direction</a>;              </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__DMA__LL__ES__INIT.html#a84ef33772cf716a39401e2fa3fcc3036">  133</a></span>&#160;  uint32_t <a class="code" href="group__DMA__LL__ES__INIT.html#a84ef33772cf716a39401e2fa3fcc3036">Mode</a>;                   </div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__DMA__LL__ES__INIT.html#acd1f812f770baeae338416ef253d734c">  140</a></span>&#160;  uint32_t <a class="code" href="group__DMA__LL__ES__INIT.html#acd1f812f770baeae338416ef253d734c">PeriphOrM2MSrcIncMode</a>;  </div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__DMA__LL__ES__INIT.html#aa43c8199a76d34f1b0c9e9846ec20d33">  146</a></span>&#160;  uint32_t <a class="code" href="group__DMA__LL__ES__INIT.html#aa43c8199a76d34f1b0c9e9846ec20d33">MemoryOrM2MDstIncMode</a>;  </div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__DMA__LL__ES__INIT.html#a9c2d2fb6ee532bb48a3b30a5219ca4ca">  152</a></span>&#160;  uint32_t <a class="code" href="group__DMA__LL__ES__INIT.html#a9c2d2fb6ee532bb48a3b30a5219ca4ca">PeriphOrM2MSrcDataSize</a>; </div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__DMA__LL__ES__INIT.html#a8303e5e73cacab61f844c9582e71ba79">  158</a></span>&#160;  uint32_t <a class="code" href="group__DMA__LL__ES__INIT.html#a8303e5e73cacab61f844c9582e71ba79">MemoryOrM2MDstDataSize</a>; </div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__DMA__LL__ES__INIT.html#a8b9e9b0e75ae4d5b6a617cd40baeec2e">  164</a></span>&#160;  uint32_t <a class="code" href="group__DMA__LL__ES__INIT.html#a8b9e9b0e75ae4d5b6a617cd40baeec2e">NbData</a>;                 </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#if defined(DMAMUX1)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__DMA__LL__ES__INIT.html#a19985dd5722df9d4c759bfbd0c553b1f">  172</a></span>&#160;  uint32_t <a class="code" href="group__DMA__LL__ES__INIT.html#a19985dd5722df9d4c759bfbd0c553b1f">PeriphRequest</a>;          </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  uint32_t PeriphRequest;          </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMAMUX1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__DMA__LL__ES__INIT.html#af1616a74d273cc8febdedb25015b9862">  184</a></span>&#160;  uint32_t <a class="code" href="group__DMA__LL__ES__INIT.html#af1616a74d273cc8febdedb25015b9862">Priority</a>;               </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;} <a class="code" href="group__DMA__LL__ES__INIT.html#structLL__DMA__InitTypeDef">LL_DMA_InitTypeDef</a>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        </span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       </span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       </span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       </span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        </span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       </span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       </span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       </span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        </span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       </span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       </span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       </span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        </span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       </span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       </span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       </span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        </span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       </span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       </span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       </span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        </span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       </span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       </span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       </span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        </span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       </span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       </span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       </span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          </span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         </span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         </span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         </span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          </span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         </span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         </span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         </span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          </span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         </span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         </span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         </span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          </span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         </span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         </span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         </span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          </span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         </span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         </span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         </span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          </span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         </span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         </span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         </span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          </span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         </span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         </span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         </span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          </span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          </span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          </span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_1                  0x00000000U </span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_2                  0x00000001U </span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_3                  0x00000002U </span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_4                  0x00000003U </span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_5                  0x00000004U </span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_6                  0x00000005U </span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_7                  0x00000006U </span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_ALL                0xFFFF0000U </span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             </span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             </span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         </span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define LL_DMA_MODE_NORMAL                0x00000000U             </span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            </span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            </span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             </span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            </span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             </span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define LL_DMA_PDATAALIGN_BYTE            0x00000000U             </span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         </span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         </span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define LL_DMA_MDATAALIGN_BYTE            0x00000000U             </span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         </span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         </span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_LOW               0x00000000U             </span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            </span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            </span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              </span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#if !defined  (DMAMUX1)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160; </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define LL_DMA_REQUEST_0                  0x00000000U </span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define LL_DMA_REQUEST_1                  0x00000001U </span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define LL_DMA_REQUEST_2                  0x00000002U </span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define LL_DMA_REQUEST_3                  0x00000003U </span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define LL_DMA_REQUEST_4                  0x00000004U </span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define LL_DMA_REQUEST_5                  0x00000005U </span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define LL_DMA_REQUEST_6                  0x00000006U </span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define LL_DMA_REQUEST_7                  0x00000007U </span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !defined DMAMUX1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160; </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160; </div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160; </div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#if defined(DMA2)</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) &gt; ((uint32_t)DMA1_Channel7)) ?  DMA2 : DMA1)</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)  (DMA1)</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160; </div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#if defined (DMA2)</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#if defined (DMA2_Channel6) &amp;&amp; defined (DMA2_Channel7)</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"> LL_DMA_CHANNEL_7)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"> LL_DMA_CHANNEL_7)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"> LL_DMA_CHANNEL_7)</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160; </div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#if defined (DMA2)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#if defined (DMA2_Channel6) &amp;&amp; defined (DMA2_Channel7)</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA2_Channel6 : \</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_7))) ? DMA1_Channel7 : \</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"> DMA2_Channel7)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"> DMA1_Channel7)</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"> DMA1_Channel7)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160; </div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#gaa2fec337fbbb376faca224ff77695fd2">  557</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#gaa2fec337fbbb376faca224ff77695fd2">LL_DMA_EnableChannel</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;{</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR, DMA_CCR_EN);</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;}</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160; </div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#gae14b17aca28dca3f3e6a654f77533756">  577</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#gae14b17aca28dca3f3e6a654f77533756">LL_DMA_DisableChannel</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;{</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR, DMA_CCR_EN);</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;}</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160; </div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga885f76aed110ef1d7d9facb28ba42358">  597</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__Configuration.html#ga885f76aed110ef1d7d9facb28ba42358">LL_DMA_IsEnabledChannel</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;{</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR,</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                  DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;}</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160; </div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#gaddcb21cbcba83b21a6436c9bffa789f3">  633</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#gaddcb21cbcba83b21a6436c9bffa789f3">LL_DMA_ConfigTransfer</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;{</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR,</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;             DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_PSIZE | DMA_CCR_MSIZE | DMA_CCR_PL,</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;             Configuration);</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;}</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160; </div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga4bba4e21869b4a9b2a7f3037a395ec9a">  660</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#ga4bba4e21869b4a9b2a7f3037a395ec9a">LL_DMA_SetDataTransferDirection</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;{</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR,</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;}</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160; </div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga52729b0b0f4b2059076bec5942c6488b">  685</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__Configuration.html#ga52729b0b0f4b2059076bec5942c6488b">LL_DMA_GetDataTransferDirection</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;{</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR,</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                   DMA_CCR_DIR | DMA_CCR_MEM2MEM));</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;}</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160; </div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga429e169ec04dcad521165499caf236cf">  711</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#ga429e169ec04dcad521165499caf236cf">LL_DMA_SetMode</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;{</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR, DMA_CCR_CIRC,</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;             Mode);</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;}</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160; </div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga677a348893969f1c24d4ec597f88c449">  734</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__Configuration.html#ga677a348893969f1c24d4ec597f88c449">LL_DMA_GetMode</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;{</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR,</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                   DMA_CCR_CIRC));</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;}</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160; </div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga25c1cbfbdbc83a847f42fc1d98f572e1">  758</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#ga25c1cbfbdbc83a847f42fc1d98f572e1">LL_DMA_SetPeriphIncMode</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;{</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR, DMA_CCR_PINC,</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;             PeriphOrM2MSrcIncMode);</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;}</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160; </div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#gac4d9041ccfeb58b064786ff0398ea133">  781</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__Configuration.html#gac4d9041ccfeb58b064786ff0398ea133">LL_DMA_GetPeriphIncMode</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;{</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR,</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;                   DMA_CCR_PINC));</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;}</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160; </div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#gaec13ab78b429dba909a65a8caae82a57">  805</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#gaec13ab78b429dba909a65a8caae82a57">LL_DMA_SetMemoryIncMode</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;{</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR, DMA_CCR_MINC,</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;             MemoryOrM2MDstIncMode);</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;}</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160; </div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#gab221e7f7adefac14d46eb0092fce22f2">  828</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__Configuration.html#gab221e7f7adefac14d46eb0092fce22f2">LL_DMA_GetMemoryIncMode</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;{</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR,</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                   DMA_CCR_MINC));</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;}</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160; </div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga8e9b7f3ebdb9ee07a029f2ba433cb001">  853</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#ga8e9b7f3ebdb9ee07a029f2ba433cb001">LL_DMA_SetPeriphSize</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;{</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR, DMA_CCR_PSIZE, </div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;             PeriphOrM2MSrcDataSize);</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;}</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160; </div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#gabba94111c0724b80172a298684f1681a">  877</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__Configuration.html#gabba94111c0724b80172a298684f1681a">LL_DMA_GetPeriphSize</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;{</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR,</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;                   DMA_CCR_PSIZE));</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;}</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160; </div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga2f99b1dc67e489591c69aa1dedf7d5d2">  902</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#ga2f99b1dc67e489591c69aa1dedf7d5d2">LL_DMA_SetMemorySize</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;{</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR, DMA_CCR_MSIZE,</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;             MemoryOrM2MDstDataSize);</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;}</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160; </div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#gaaa936b8c7b8826be6f69724430655b5c">  926</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__Configuration.html#gaaa936b8c7b8826be6f69724430655b5c">LL_DMA_GetMemorySize</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;{</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR,</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;                   DMA_CCR_MSIZE));</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;}</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160; </div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga26bf4efa94c7a28e0acd72e9627454b3">  952</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#ga26bf4efa94c7a28e0acd72e9627454b3">LL_DMA_SetChannelPriorityLevel</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;{</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR, DMA_CCR_PL,</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;             Priority);</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;}</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160; </div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga7e453638386faab127d194dc2aa98261">  977</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__Configuration.html#ga7e453638386faab127d194dc2aa98261">LL_DMA_GetChannelPriorityLevel</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;{</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR,</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                   DMA_CCR_PL));</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;}</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160; </div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga655f289deac644bd5726946267b020e0"> 1001</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#ga655f289deac644bd5726946267b020e0">LL_DMA_SetDataLength</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;{</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CNDTR,</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;             DMA_CNDTR_NDT, NbData);</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;}</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160; </div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga662f7fb5847f260a0faf841b906d4c7c"> 1024</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__Configuration.html#ga662f7fb5847f260a0faf841b906d4c7c">LL_DMA_GetDataLength</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;{</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CNDTR,</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;                   DMA_CNDTR_NDT));</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;}</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160; </div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga5fcbb82b7aad98dda234559fce06d8e8"> 1054</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#ga5fcbb82b7aad98dda234559fce06d8e8">LL_DMA_ConfigAddresses</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;                                            uint32_t DstAddress, uint32_t Direction)</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;{</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="comment">/* Direction Memory to Periph */</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="keywordflow">if</span> (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  {</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CMAR, SrcAddress);</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CPAR, DstAddress);</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  }</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="comment">/* Direction Periph to Memory and Memory to Memory */</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  {</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CPAR, SrcAddress);</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CMAR, DstAddress);</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  }</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;}</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160; </div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga0fc21978aa24bfdd74e6bfe1434b6e14"> 1089</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#ga0fc21978aa24bfdd74e6bfe1434b6e14">LL_DMA_SetMemoryAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;{</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CMAR, MemoryAddress);</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;}</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160; </div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga5517371e36dbefaea3403ab206107f6a"> 1112</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#ga5517371e36dbefaea3403ab206107f6a">LL_DMA_SetPeriphAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;{</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CPAR, PeriphAddress);</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;}</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160; </div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#gaa57bdd9b3ec1da561e1af71aeaff547c"> 1133</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__Configuration.html#gaa57bdd9b3ec1da561e1af71aeaff547c">LL_DMA_GetMemoryAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;{</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <span class="keywordflow">return</span> (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CMAR));</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;}</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160; </div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#gafd4a415f8ce219a477be9cec29f76de6"> 1154</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__Configuration.html#gafd4a415f8ce219a477be9cec29f76de6">LL_DMA_GetPeriphAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;{</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <span class="keywordflow">return</span> (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CPAR));</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;}</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160; </div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga60201823de6a476bf29da62f138a7b65"> 1177</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#ga60201823de6a476bf29da62f138a7b65">LL_DMA_SetM2MSrcAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;{</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CPAR, MemoryAddress);</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;}</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160; </div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga1ab16c2234eac7722c365fed8dbe75a9"> 1200</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#ga1ab16c2234eac7722c365fed8dbe75a9">LL_DMA_SetM2MDstAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;{</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CMAR, MemoryAddress);</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;}</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160; </div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#gaab27b45dc1f4f2dfc4ec229391ec1239"> 1221</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__Configuration.html#gaab27b45dc1f4f2dfc4ec229391ec1239">LL_DMA_GetM2MSrcAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;{</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keywordflow">return</span> (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CPAR));</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;}</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160; </div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#gad730e2c081cd2717afe3a91aa59e7b6e"> 1242</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__Configuration.html#gad730e2c081cd2717afe3a91aa59e7b6e">LL_DMA_GetM2MDstAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;{</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <span class="keywordflow">return</span> (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CMAR));</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;}</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160; </div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#if defined(DMAMUX1)</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160; </div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#ga1f718a5822e83668e9d99f6d023540f1"> 1360</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#ga1f718a5822e83668e9d99f6d023540f1">LL_DMA_SetPeriphRequest</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;{</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) &gt;&gt; 10U) * 7U);</div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)-&gt;CCR, DMAMUX_CxCR_DMAREQ_ID, Request);</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;}</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160; </div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__Configuration.html#gaedd4d5928efa76429285a886061bbbf0"> 1476</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__Configuration.html#gaedd4d5928efa76429285a886061bbbf0">LL_DMA_GetPeriphRequest</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;{</div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) &gt;&gt; 10U) * 7U);</div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  <span class="keywordflow">return</span> (READ_BIT((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)-&gt;CCR, DMAMUX_CxCR_DMAREQ_ID));</div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;}</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160; </div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Configuration.html#ga1f718a5822e83668e9d99f6d023540f1">LL_DMA_SetPeriphRequest</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;{</div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(((DMA_Request_TypeDef *)((uint32_t)((uint32_t)DMAx + DMA_CSELR_OFFSET)))-&gt;CSELR,</div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;             DMA_CSELR_C1S &lt;&lt; ((Channel) * 4U), PeriphRequest &lt;&lt; DMA_POSITION_CSELR_CXS);</div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;}</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160; </div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__Configuration.html#gaedd4d5928efa76429285a886061bbbf0">LL_DMA_GetPeriphRequest</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;{</div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Request_TypeDef *)((uint32_t)((uint32_t)DMAx + DMA_CSELR_OFFSET)))-&gt;CSELR,</div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;                   DMA_CSELR_C1S &lt;&lt; ((Channel) * 4U)) &gt;&gt; DMA_POSITION_CSELR_CXS);</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;}</div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMAMUX1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160; </div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gaa316bac25f83ccd141643cf2848f0f8b"> 1567</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gaa316bac25f83ccd141643cf2848f0f8b">LL_DMA_IsActiveFlag_GI1</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;{</div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF1) == (DMA_ISR_GIF1)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;}</div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160; </div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga6fa43877e3ad0bd19ce9111e9c74752f"> 1578</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga6fa43877e3ad0bd19ce9111e9c74752f">LL_DMA_IsActiveFlag_GI2</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;{</div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF2) == (DMA_ISR_GIF2)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;}</div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160; </div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gac6c2a2763ce3079528499c02a8721e9d"> 1589</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gac6c2a2763ce3079528499c02a8721e9d">LL_DMA_IsActiveFlag_GI3</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;{</div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF3) == (DMA_ISR_GIF3)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;}</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160; </div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gab066c0016fa1af8aeba5977adf8366cd"> 1600</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gab066c0016fa1af8aeba5977adf8366cd">LL_DMA_IsActiveFlag_GI4</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;{</div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF4) == (DMA_ISR_GIF4)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;}</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160; </div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga0f98451a5f4b7fad3e0281c363d4ef6a"> 1611</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga0f98451a5f4b7fad3e0281c363d4ef6a">LL_DMA_IsActiveFlag_GI5</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;{</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF5) == (DMA_ISR_GIF5)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;}</div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160; </div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gac49a6b70362b583c1dadebf67c94a9dd"> 1622</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gac49a6b70362b583c1dadebf67c94a9dd">LL_DMA_IsActiveFlag_GI6</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;{</div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF6) == (DMA_ISR_GIF6)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;}</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160; </div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gafa5e45b72d0a87225dbfc38facbd92b6"> 1633</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gafa5e45b72d0a87225dbfc38facbd92b6">LL_DMA_IsActiveFlag_GI7</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;{</div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF7) == (DMA_ISR_GIF7)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;}</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160; </div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga9f1df8baadb1444c316b3e2ad3757607"> 1644</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga9f1df8baadb1444c316b3e2ad3757607">LL_DMA_IsActiveFlag_TC1</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;{</div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;}</div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160; </div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d"> 1655</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">LL_DMA_IsActiveFlag_TC2</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;{</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;}</div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160; </div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga84386b5251306cdcff214c8d1e6884c6"> 1666</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga84386b5251306cdcff214c8d1e6884c6">LL_DMA_IsActiveFlag_TC3</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;{</div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;}</div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160; </div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga3fb16e832559d5c3b4216b410c1e2305"> 1677</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga3fb16e832559d5c3b4216b410c1e2305">LL_DMA_IsActiveFlag_TC4</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;{</div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;}</div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160; </div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga99975d19dc979f0feb3a0f85d1a9aab9"> 1688</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga99975d19dc979f0feb3a0f85d1a9aab9">LL_DMA_IsActiveFlag_TC5</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;{</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;}</div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160; </div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga9f22ec9cfdfea669910ab40ea5129b35"> 1699</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga9f22ec9cfdfea669910ab40ea5129b35">LL_DMA_IsActiveFlag_TC6</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;{</div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;}</div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160; </div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gab7c971a3043088ae6d84a4db8693615b"> 1710</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gab7c971a3043088ae6d84a4db8693615b">LL_DMA_IsActiveFlag_TC7</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;{</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;}</div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160; </div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gaf0772fe1dd8f348727183cc73546ba02"> 1721</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gaf0772fe1dd8f348727183cc73546ba02">LL_DMA_IsActiveFlag_HT1</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;{</div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF1) == (DMA_ISR_HTIF1)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;}</div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160; </div>
<div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2"> 1732</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2">LL_DMA_IsActiveFlag_HT2</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;{</div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF2) == (DMA_ISR_HTIF2)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;}</div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160; </div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga0e73a912871070c3dd17cad9cc0a8381"> 1743</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga0e73a912871070c3dd17cad9cc0a8381">LL_DMA_IsActiveFlag_HT3</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;{</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF3) == (DMA_ISR_HTIF3)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;}</div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160; </div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga0c0b15c62a1e9920bb1824bb897abf6f"> 1754</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga0c0b15c62a1e9920bb1824bb897abf6f">LL_DMA_IsActiveFlag_HT4</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;{</div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF4) == (DMA_ISR_HTIF4)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;}</div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160; </div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga8c27eb9e08e17a65c2bbc7905095679e"> 1765</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga8c27eb9e08e17a65c2bbc7905095679e">LL_DMA_IsActiveFlag_HT5</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;{</div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF5) == (DMA_ISR_HTIF5)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;}</div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160; </div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gab86e74972d93953a926f16f00fbdea11"> 1776</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gab86e74972d93953a926f16f00fbdea11">LL_DMA_IsActiveFlag_HT6</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;{</div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;}</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160; </div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga9226c11a1ad46cd79bd5ebb3770f7611"> 1787</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga9226c11a1ad46cd79bd5ebb3770f7611">LL_DMA_IsActiveFlag_HT7</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;{</div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF7) == (DMA_ISR_HTIF7)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;}</div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160; </div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga5ded677164982bf81ef1268207d87793"> 1798</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga5ded677164982bf81ef1268207d87793">LL_DMA_IsActiveFlag_TE1</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;{</div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;}</div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160; </div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gae4c8501fcaf2c662e6bb06d930c020cc"> 1809</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gae4c8501fcaf2c662e6bb06d930c020cc">LL_DMA_IsActiveFlag_TE2</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;{</div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;}</div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160; </div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gaa59359d0aa3ca6046980329f6f94a959"> 1820</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gaa59359d0aa3ca6046980329f6f94a959">LL_DMA_IsActiveFlag_TE3</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;{</div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;}</div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160; </div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gac3432b38de4496ea4477c2d9e65ddbf0"> 1831</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gac3432b38de4496ea4477c2d9e65ddbf0">LL_DMA_IsActiveFlag_TE4</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;{</div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;}</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160; </div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga3cfe0438febe85149886c7ffa2f8d93e"> 1842</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga3cfe0438febe85149886c7ffa2f8d93e">LL_DMA_IsActiveFlag_TE5</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;{</div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF5) == (DMA_ISR_TEIF5)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;}</div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160; </div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gaa4c0f9d3f618642acf138876452f9945"> 1853</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gaa4c0f9d3f618642acf138876452f9945">LL_DMA_IsActiveFlag_TE6</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;{</div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;}</div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160; </div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga82414c57433b322e99121dec7e3b804e"> 1864</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga82414c57433b322e99121dec7e3b804e">LL_DMA_IsActiveFlag_TE7</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;{</div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF7) == (DMA_ISR_TEIF7)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;}</div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160; </div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga2c6c465b93c043c71f9bb822b25265ba"> 1875</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga2c6c465b93c043c71f9bb822b25265ba">LL_DMA_ClearFlag_GI1</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;{</div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF1);</div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;}</div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160; </div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gacb9d3a0c460b6c5afd0dfe1d8af2485b"> 1886</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gacb9d3a0c460b6c5afd0dfe1d8af2485b">LL_DMA_ClearFlag_GI2</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;{</div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF2);</div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;}</div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160; </div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga915a43cebac8930b6f4a11584c276c6f"> 1897</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga915a43cebac8930b6f4a11584c276c6f">LL_DMA_ClearFlag_GI3</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;{</div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF3);</div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;}</div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160; </div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga497363730ab0ed8abf19bc39e1d8eab3"> 1908</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga497363730ab0ed8abf19bc39e1d8eab3">LL_DMA_ClearFlag_GI4</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;{</div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF4);</div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;}</div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160; </div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga57132f8f894dce33198419ebba0d544d"> 1919</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga57132f8f894dce33198419ebba0d544d">LL_DMA_ClearFlag_GI5</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;{</div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF5);</div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;}</div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160; </div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gad7d51e7ecc70ba5a9ec6b09f9d6ae619"> 1930</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gad7d51e7ecc70ba5a9ec6b09f9d6ae619">LL_DMA_ClearFlag_GI6</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;{</div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF6);</div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;}</div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160; </div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga0b3de84d741ed244bdeb7ef8fc86914f"> 1941</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga0b3de84d741ed244bdeb7ef8fc86914f">LL_DMA_ClearFlag_GI7</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;{</div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF7);</div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;}</div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160; </div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gaddb562a34ee54d5f98588e13b3f32ce2"> 1952</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gaddb562a34ee54d5f98588e13b3f32ce2">LL_DMA_ClearFlag_TC1</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;{</div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF1);</div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;}</div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160; </div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gaeb47d2a8df5150a03e199a2f7bbd9306"> 1963</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gaeb47d2a8df5150a03e199a2f7bbd9306">LL_DMA_ClearFlag_TC2</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;{</div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF2);</div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;}</div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160; </div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7"> 1974</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7">LL_DMA_ClearFlag_TC3</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;{</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF3);</div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;}</div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160; </div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gad53093771a97671bb20de72f77d52d56"> 1985</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gad53093771a97671bb20de72f77d52d56">LL_DMA_ClearFlag_TC4</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;{</div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF4);</div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;}</div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160; </div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga96312133ee32d0e51500a12baf111213"> 1996</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga96312133ee32d0e51500a12baf111213">LL_DMA_ClearFlag_TC5</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;{</div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF5);</div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;}</div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160; </div>
<div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga2121035f08a8085389e87b808112fd5d"> 2007</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga2121035f08a8085389e87b808112fd5d">LL_DMA_ClearFlag_TC6</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;{</div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF6);</div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;}</div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160; </div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a"> 2018</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a">LL_DMA_ClearFlag_TC7</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;{</div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF7);</div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;}</div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160; </div>
<div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gac54385c6d0b9896c1eaf943cfe58fa8a"> 2029</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gac54385c6d0b9896c1eaf943cfe58fa8a">LL_DMA_ClearFlag_HT1</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;{</div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF1);</div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;}</div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160; </div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425"> 2040</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425">LL_DMA_ClearFlag_HT2</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;{</div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF2);</div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;}</div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160; </div>
<div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga15be2f406a11fc6cf74e888be17b19ac"> 2051</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga15be2f406a11fc6cf74e888be17b19ac">LL_DMA_ClearFlag_HT3</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;{</div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF3);</div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;}</div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160; </div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gac807e20c4d40a4b4e4201649aa39a577"> 2062</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gac807e20c4d40a4b4e4201649aa39a577">LL_DMA_ClearFlag_HT4</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;{</div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF4);</div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;}</div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160; </div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gadd824ba47ac765c65ef7f82ce79bcb43"> 2073</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gadd824ba47ac765c65ef7f82ce79bcb43">LL_DMA_ClearFlag_HT5</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;{</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF5);</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;}</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160; </div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gab4d372f40dbea186613aa4c433d51433"> 2084</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gab4d372f40dbea186613aa4c433d51433">LL_DMA_ClearFlag_HT6</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;{</div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF6);</div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;}</div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160; </div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga1e4f13001813d8d66cbc85b46e83ae52"> 2095</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga1e4f13001813d8d66cbc85b46e83ae52">LL_DMA_ClearFlag_HT7</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;{</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF7);</div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;}</div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160; </div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gaa2925a3b38decf6b915191097251cc2f"> 2106</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gaa2925a3b38decf6b915191097251cc2f">LL_DMA_ClearFlag_TE1</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;{</div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF1);</div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;}</div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160; </div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga11136f3aa1116d9d524642ade3bc4e66"> 2117</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga11136f3aa1116d9d524642ade3bc4e66">LL_DMA_ClearFlag_TE2</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;{</div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF2);</div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;}</div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160; </div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gaa3a38dd8e40ee442d64dd38a13254dfb"> 2128</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gaa3a38dd8e40ee442d64dd38a13254dfb">LL_DMA_ClearFlag_TE3</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;{</div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF3);</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;}</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160; </div>
<div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga350a2484f7fb6af1d84609e1b5ec5f24"> 2139</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga350a2484f7fb6af1d84609e1b5ec5f24">LL_DMA_ClearFlag_TE4</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;{</div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF4);</div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;}</div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160; </div>
<div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga4a399deba27a6425f8c0bef8f0d87514"> 2150</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga4a399deba27a6425f8c0bef8f0d87514">LL_DMA_ClearFlag_TE5</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;{</div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF5);</div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;}</div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160; </div>
<div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#gaa69fdcad68bc09e5e19cf6be141eff02"> 2161</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#gaa69fdcad68bc09e5e19cf6be141eff02">LL_DMA_ClearFlag_TE6</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;{</div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF6);</div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;}</div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160; </div>
<div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__FLAG__Management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624"> 2172</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__FLAG__Management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624">LL_DMA_ClearFlag_TE7</a>(DMA_TypeDef *DMAx)</div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;{</div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF7);</div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;}</div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160; </div>
<div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__IT__Management.html#gabb28fa71ac9d69bbcf98d8e13986bb42"> 2198</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__IT__Management.html#gabb28fa71ac9d69bbcf98d8e13986bb42">LL_DMA_EnableIT_TC</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;{</div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;    </div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR, DMA_CCR_TCIE);</div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;}</div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160; </div>
<div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__IT__Management.html#ga71c181f79efcc225a109c64524f65f4f"> 2218</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__IT__Management.html#ga71c181f79efcc225a109c64524f65f4f">LL_DMA_EnableIT_HT</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;{</div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR, DMA_CCR_HTIE);</div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;}</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160; </div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__IT__Management.html#ga71b66fc154643f73d81ed7018a4b4b94"> 2238</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__IT__Management.html#ga71b66fc154643f73d81ed7018a4b4b94">LL_DMA_EnableIT_TE</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;{</div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR, DMA_CCR_TEIE);</div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;}</div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160; </div>
<div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__IT__Management.html#gaef6c77385e8683f2e661b7bbe7551bc6"> 2258</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__IT__Management.html#gaef6c77385e8683f2e661b7bbe7551bc6">LL_DMA_DisableIT_TC</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;{</div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR, DMA_CCR_TCIE);</div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;}</div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160; </div>
<div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__IT__Management.html#ga0a0ca9802e155492dba9220c47b517ce"> 2278</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__IT__Management.html#ga0a0ca9802e155492dba9220c47b517ce">LL_DMA_DisableIT_HT</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;{</div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR, DMA_CCR_HTIE);</div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;}</div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160; </div>
<div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__IT__Management.html#ga6cdf0207cc5f2f437c647df81a1455d5"> 2298</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__IT__Management.html#ga6cdf0207cc5f2f437c647df81a1455d5">LL_DMA_DisableIT_TE</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;{</div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR, DMA_CCR_TEIE);</div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;}</div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160; </div>
<div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__IT__Management.html#ga3f4a32b6bccb5ad1d93c308ae1c20eb6"> 2318</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__IT__Management.html#ga3f4a32b6bccb5ad1d93c308ae1c20eb6">LL_DMA_IsEnabledIT_TC</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;{</div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR,</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;                   DMA_CCR_TCIE) == (DMA_CCR_TCIE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;}</div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160; </div>
<div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__IT__Management.html#ga5bf40d6ff093379a8890aed282538551"> 2339</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__IT__Management.html#ga5bf40d6ff093379a8890aed282538551">LL_DMA_IsEnabledIT_HT</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;{</div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR,</div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;                   DMA_CCR_HTIE) == (DMA_CCR_HTIE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;}</div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160; </div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group__DMA__LL__EF__IT__Management.html#gad475da99881260cb17abe245765855ae"> 2360</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__DMA__LL__EF__IT__Management.html#gad475da99881260cb17abe245765855ae">LL_DMA_IsEnabledIT_TE</a>(DMA_TypeDef *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;{</div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + <a class="code" href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[Channel]))-&gt;CCR,</div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;                   DMA_CCR_TEIE) == (DMA_CCR_TEIE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;}</div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160; </div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160; </div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;ErrorStatus <a class="code" href="group__DMA__LL__EF__Init.html#gaaaa5b01fc52532edce665beed46a8576">LL_DMA_Init</a>(DMA_TypeDef *DMAx, uint32_t Channel, <a class="code" href="group__DMA__LL__ES__INIT.html#structLL__DMA__InitTypeDef">LL_DMA_InitTypeDef</a> *DMA_InitStruct);</div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;ErrorStatus <a class="code" href="group__DMA__LL__EF__Init.html#ga5c95a9ce44227ce7f02922922278872e">LL_DMA_DeInit</a>(DMA_TypeDef *DMAx, uint32_t Channel);</div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DMA__LL__EF__Init.html#gad828fb5e4097e52a8bfeb562fde05512">LL_DMA_StructInit</a>(<a class="code" href="group__DMA__LL__ES__INIT.html#structLL__DMA__InitTypeDef">LL_DMA_InitTypeDef</a> *DMA_InitStruct);</div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160; </div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160; </div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1 || DMA2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160; </div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;}</div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160; </div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32L4xx_LL_DMA_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160; </div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga3fb16e832559d5c3b4216b410c1e2305"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga3fb16e832559d5c3b4216b410c1e2305">LL_DMA_IsActiveFlag_TC4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 4 transfer complete flag. @rmtoll ISR TCIF4 LL_DMA_IsActiveFlag_TC4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01677">stm32l4xx_ll_dma.h:1677</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga0e73a912871070c3dd17cad9cc0a8381"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga0e73a912871070c3dd17cad9cc0a8381">LL_DMA_IsActiveFlag_HT3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 3 half transfer flag. @rmtoll ISR HTIF3 LL_DMA_IsActiveFlag_HT3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01743">stm32l4xx_ll_dma.h:1743</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga1ab16c2234eac7722c365fed8dbe75a9"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga1ab16c2234eac7722c365fed8dbe75a9">LL_DMA_SetM2MDstAddress</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div><div class="ttdoc">Set the Memory to Memory Destination address.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01200">stm32l4xx_ll_dma.h:1200</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga7e453638386faab127d194dc2aa98261"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga7e453638386faab127d194dc2aa98261">LL_DMA_GetChannelPriorityLevel</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Get Channel priority level. @rmtoll CCR PL LL_DMA_GetChannelPriorityLevel.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00977">stm32l4xx_ll_dma.h:977</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga350a2484f7fb6af1d84609e1b5ec5f24"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga350a2484f7fb6af1d84609e1b5ec5f24">LL_DMA_ClearFlag_TE4</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 4 transfer error flag. @rmtoll IFCR CTEIF4 LL_DMA_ClearFlag_TE4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02139">stm32l4xx_ll_dma.h:2139</a></div></div>
<div class="ttc" id="agroup__DMA__LL__ES__INIT_html_a84ef33772cf716a39401e2fa3fcc3036"><div class="ttname"><a href="group__DMA__LL__ES__INIT.html#a84ef33772cf716a39401e2fa3fcc3036">LL_DMA_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00133">stm32l4xx_ll_dma.h:133</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga2c6c465b93c043c71f9bb822b25265ba"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga2c6c465b93c043c71f9bb822b25265ba">LL_DMA_ClearFlag_GI1</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_GI1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 1 global interrupt flag. @rmtoll IFCR CGIF1 LL_DMA_ClearFlag_GI1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01875">stm32l4xx_ll_dma.h:1875</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__IT__Management_html_ga71c181f79efcc225a109c64524f65f4f"><div class="ttname"><a href="group__DMA__LL__EF__IT__Management.html#ga71c181f79efcc225a109c64524f65f4f">LL_DMA_EnableIT_HT</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Enable Half transfer interrupt. @rmtoll CCR HTIE LL_DMA_EnableIT_HT.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02218">stm32l4xx_ll_dma.h:2218</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga885f76aed110ef1d7d9facb28ba42358"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga885f76aed110ef1d7d9facb28ba42358">LL_DMA_IsEnabledChannel</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Check if DMA channel is enabled or disabled. @rmtoll CCR EN LL_DMA_IsEnabledChannel.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00597">stm32l4xx_ll_dma.h:597</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga5fcbb82b7aad98dda234559fce06d8e8"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga5fcbb82b7aad98dda234559fce06d8e8">LL_DMA_ConfigAddresses</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)</div><div class="ttdoc">Configure the Source and Destination addresses.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01054">stm32l4xx_ll_dma.h:1054</a></div></div>
<div class="ttc" id="agroup__RTCEx__Exported__Functions__Group2_html_ga4734c37dd6682d79ce748b9bff126f66"><div class="ttname"><a href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a></div><div class="ttdeci">CLEAR_BIT(hrtc-&gt;Instance-&gt;CR, RTC_CR_WUTE)</div></div>
<div class="ttc" id="agroup__DMA__LL__ES__INIT_html_a8b9e9b0e75ae4d5b6a617cd40baeec2e"><div class="ttname"><a href="group__DMA__LL__ES__INIT.html#a8b9e9b0e75ae4d5b6a617cd40baeec2e">LL_DMA_InitTypeDef::NbData</a></div><div class="ttdeci">uint32_t NbData</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00164">stm32l4xx_ll_dma.h:164</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gaa4c0f9d3f618642acf138876452f9945"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gaa4c0f9d3f618642acf138876452f9945">LL_DMA_IsActiveFlag_TE6</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 6 transfer error flag. @rmtoll ISR TEIF6 LL_DMA_IsActiveFlag_TE6.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01853">stm32l4xx_ll_dma.h:1853</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gab4d372f40dbea186613aa4c433d51433"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gab4d372f40dbea186613aa4c433d51433">LL_DMA_ClearFlag_HT6</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 6 half transfer flag. @rmtoll IFCR CHTIF6 LL_DMA_ClearFlag_HT6.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02084">stm32l4xx_ll_dma.h:2084</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga52729b0b0f4b2059076bec5942c6488b"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga52729b0b0f4b2059076bec5942c6488b">LL_DMA_GetDataTransferDirection</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Get Data transfer direction (read from peripheral or from memory). @rmtoll CCR DIR LL_DMA_GetDataTran...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00685">stm32l4xx_ll_dma.h:685</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gab066c0016fa1af8aeba5977adf8366cd"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gab066c0016fa1af8aeba5977adf8366cd">LL_DMA_IsActiveFlag_GI4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 4 global interrupt flag. @rmtoll ISR GIF4 LL_DMA_IsActiveFlag_GI4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01600">stm32l4xx_ll_dma.h:1600</a></div></div>
<div class="ttc" id="agroup__DMA__LL__ES__INIT_html_a9c2d2fb6ee532bb48a3b30a5219ca4ca"><div class="ttname"><a href="group__DMA__LL__ES__INIT.html#a9c2d2fb6ee532bb48a3b30a5219ca4ca">LL_DMA_InitTypeDef::PeriphOrM2MSrcDataSize</a></div><div class="ttdeci">uint32_t PeriphOrM2MSrcDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00152">stm32l4xx_ll_dma.h:152</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga2f99b1dc67e489591c69aa1dedf7d5d2"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga2f99b1dc67e489591c69aa1dedf7d5d2">LL_DMA_SetMemorySize</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)</div><div class="ttdoc">Set Memory size. @rmtoll CCR MSIZE LL_DMA_SetMemorySize.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00902">stm32l4xx_ll_dma.h:902</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga429e169ec04dcad521165499caf236cf"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga429e169ec04dcad521165499caf236cf">LL_DMA_SetMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)</div><div class="ttdoc">Set DMA mode circular or normal.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00711">stm32l4xx_ll_dma.h:711</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga5ded677164982bf81ef1268207d87793"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga5ded677164982bf81ef1268207d87793">LL_DMA_IsActiveFlag_TE1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 1 transfer error flag. @rmtoll ISR TEIF1 LL_DMA_IsActiveFlag_TE1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01798">stm32l4xx_ll_dma.h:1798</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gaf0772fe1dd8f348727183cc73546ba02"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gaf0772fe1dd8f348727183cc73546ba02">LL_DMA_IsActiveFlag_HT1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 1 half transfer flag. @rmtoll ISR HTIF1 LL_DMA_IsActiveFlag_HT1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01721">stm32l4xx_ll_dma.h:1721</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__IT__Management_html_gad475da99881260cb17abe245765855ae"><div class="ttname"><a href="group__DMA__LL__EF__IT__Management.html#gad475da99881260cb17abe245765855ae">LL_DMA_IsEnabledIT_TE</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Check if Transfer error Interrupt is enabled. @rmtoll CCR TEIE LL_DMA_IsEnabledIT_TE.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02360">stm32l4xx_ll_dma.h:2360</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_gaddcb21cbcba83b21a6436c9bffa789f3"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#gaddcb21cbcba83b21a6436c9bffa789f3">LL_DMA_ConfigTransfer</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration)</div><div class="ttdoc">Configure all parameters link to DMA transfer. @rmtoll CCR DIR LL_DMA_ConfigTransfer  CCR MEM2MEM LL_...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00633">stm32l4xx_ll_dma.h:633</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga662f7fb5847f260a0faf841b906d4c7c"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga662f7fb5847f260a0faf841b906d4c7c">LL_DMA_GetDataLength</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Get Number of data to transfer.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01024">stm32l4xx_ll_dma.h:1024</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Init_html_gad828fb5e4097e52a8bfeb562fde05512"><div class="ttname"><a href="group__DMA__LL__EF__Init.html#gad828fb5e4097e52a8bfeb562fde05512">LL_DMA_StructInit</a></div><div class="ttdeci">void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)</div><div class="ttdoc">Set each LL_DMA_InitTypeDef field to default value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8c_source.html#l00363">stm32l4xx_ll_dma.c:363</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga1ca422e7d12a7f9e0e37be7a9f7bd425"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425">LL_DMA_ClearFlag_HT2</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 2 half transfer flag. @rmtoll IFCR CHTIF2 LL_DMA_ClearFlag_HT2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02040">stm32l4xx_ll_dma.h:2040</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__IT__Management_html_ga6cdf0207cc5f2f437c647df81a1455d5"><div class="ttname"><a href="group__DMA__LL__EF__IT__Management.html#ga6cdf0207cc5f2f437c647df81a1455d5">LL_DMA_DisableIT_TE</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_DisableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Disable Transfer error interrupt. @rmtoll CCR TEIE LL_DMA_DisableIT_TE.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02298">stm32l4xx_ll_dma.h:2298</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga26bf4efa94c7a28e0acd72e9627454b3"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga26bf4efa94c7a28e0acd72e9627454b3">LL_DMA_SetChannelPriorityLevel</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)</div><div class="ttdoc">Set Channel priority level. @rmtoll CCR PL LL_DMA_SetChannelPriorityLevel.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00952">stm32l4xx_ll_dma.h:952</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga4a399deba27a6425f8c0bef8f0d87514"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga4a399deba27a6425f8c0bef8f0d87514">LL_DMA_ClearFlag_TE5</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 5 transfer error flag. @rmtoll IFCR CTEIF5 LL_DMA_ClearFlag_TE5.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02150">stm32l4xx_ll_dma.h:2150</a></div></div>
<div class="ttc" id="agroup__DMA__LL__ES__INIT_html_aa43c8199a76d34f1b0c9e9846ec20d33"><div class="ttname"><a href="group__DMA__LL__ES__INIT.html#aa43c8199a76d34f1b0c9e9846ec20d33">LL_DMA_InitTypeDef::MemoryOrM2MDstIncMode</a></div><div class="ttdeci">uint32_t MemoryOrM2MDstIncMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00146">stm32l4xx_ll_dma.h:146</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga915a43cebac8930b6f4a11584c276c6f"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga915a43cebac8930b6f4a11584c276c6f">LL_DMA_ClearFlag_GI3</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 3 global interrupt flag. @rmtoll IFCR CGIF3 LL_DMA_ClearFlag_GI3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01897">stm32l4xx_ll_dma.h:1897</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gad7d51e7ecc70ba5a9ec6b09f9d6ae619"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gad7d51e7ecc70ba5a9ec6b09f9d6ae619">LL_DMA_ClearFlag_GI6</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_GI6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 6 global interrupt flag. @rmtoll IFCR CGIF6 LL_DMA_ClearFlag_GI6.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01930">stm32l4xx_ll_dma.h:1930</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gab7c971a3043088ae6d84a4db8693615b"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gab7c971a3043088ae6d84a4db8693615b">LL_DMA_IsActiveFlag_TC7</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 7 transfer complete flag. @rmtoll ISR TCIF7 LL_DMA_IsActiveFlag_TC7.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01710">stm32l4xx_ll_dma.h:1710</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__IT__Management_html_ga0a0ca9802e155492dba9220c47b517ce"><div class="ttname"><a href="group__DMA__LL__EF__IT__Management.html#ga0a0ca9802e155492dba9220c47b517ce">LL_DMA_DisableIT_HT</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Disable Half transfer interrupt. @rmtoll CCR HTIE LL_DMA_DisableIT_HT.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02278">stm32l4xx_ll_dma.h:2278</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_gad730e2c081cd2717afe3a91aa59e7b6e"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#gad730e2c081cd2717afe3a91aa59e7b6e">LL_DMA_GetM2MDstAddress</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Get the Memory to Memory Destination address.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01242">stm32l4xx_ll_dma.h:1242</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga9c3d615fc32a2d9445d1c2a8c9e134f7"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7">LL_DMA_ClearFlag_TC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 3 transfer complete flag. @rmtoll IFCR CTCIF3 LL_DMA_ClearFlag_TC3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01974">stm32l4xx_ll_dma.h:1974</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gaddb562a34ee54d5f98588e13b3f32ce2"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gaddb562a34ee54d5f98588e13b3f32ce2">LL_DMA_ClearFlag_TC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 1 transfer complete flag. @rmtoll IFCR CTCIF1 LL_DMA_ClearFlag_TC1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01952">stm32l4xx_ll_dma.h:1952</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga655f289deac644bd5726946267b020e0"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga655f289deac644bd5726946267b020e0">LL_DMA_SetDataLength</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)</div><div class="ttdoc">Set Number of data to transfer.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01001">stm32l4xx_ll_dma.h:1001</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga9226c11a1ad46cd79bd5ebb3770f7611"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga9226c11a1ad46cd79bd5ebb3770f7611">LL_DMA_IsActiveFlag_HT7</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 7 half transfer flag. @rmtoll ISR HTIF7 LL_DMA_IsActiveFlag_HT7.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01787">stm32l4xx_ll_dma.h:1787</a></div></div>
<div class="ttc" id="agroup__DMA__LL__ES__INIT_html_structLL__DMA__InitTypeDef"><div class="ttname"><a href="group__DMA__LL__ES__INIT.html#structLL__DMA__InitTypeDef">LL_DMA_InitTypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00115">stm32l4xx_ll_dma.h:115</a></div></div>
<div class="ttc" id="astm32l4xx__ll__dmamux_8h_html"><div class="ttname"><a href="stm32l4xx__ll__dmamux_8h.html">stm32l4xx_ll_dmamux.h</a></div><div class="ttdoc">Header file of DMAMUX LL module.</div></div>
<div class="ttc" id="agroup__DMA__LL__ES__INIT_html_a3dd9fbf43dbfc13d24fbe9dfe8c7e1e1"><div class="ttname"><a href="group__DMA__LL__ES__INIT.html#a3dd9fbf43dbfc13d24fbe9dfe8c7e1e1">LL_DMA_InitTypeDef::MemoryOrM2MDstAddress</a></div><div class="ttdeci">uint32_t MemoryOrM2MDstAddress</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00122">stm32l4xx_ll_dma.h:122</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_gabba94111c0724b80172a298684f1681a"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#gabba94111c0724b80172a298684f1681a">LL_DMA_GetPeriphSize</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Get Peripheral size. @rmtoll CCR PSIZE LL_DMA_GetPeriphSize.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00877">stm32l4xx_ll_dma.h:877</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga82414c57433b322e99121dec7e3b804e"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga82414c57433b322e99121dec7e3b804e">LL_DMA_IsActiveFlag_TE7</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 7 transfer error flag. @rmtoll ISR TEIF7 LL_DMA_IsActiveFlag_TE7.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01864">stm32l4xx_ll_dma.h:1864</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga1e4f13001813d8d66cbc85b46e83ae52"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga1e4f13001813d8d66cbc85b46e83ae52">LL_DMA_ClearFlag_HT7</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 7 half transfer flag. @rmtoll IFCR CHTIF7 LL_DMA_ClearFlag_HT7.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02095">stm32l4xx_ll_dma.h:2095</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga0b3de84d741ed244bdeb7ef8fc86914f"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga0b3de84d741ed244bdeb7ef8fc86914f">LL_DMA_ClearFlag_GI7</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_GI7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 7 global interrupt flag. @rmtoll IFCR CGIF7 LL_DMA_ClearFlag_GI7.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01941">stm32l4xx_ll_dma.h:1941</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gaeb47d2a8df5150a03e199a2f7bbd9306"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gaeb47d2a8df5150a03e199a2f7bbd9306">LL_DMA_ClearFlag_TC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 2 transfer complete flag. @rmtoll IFCR CTCIF2 LL_DMA_ClearFlag_TC2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01963">stm32l4xx_ll_dma.h:1963</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga2121035f08a8085389e87b808112fd5d"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga2121035f08a8085389e87b808112fd5d">LL_DMA_ClearFlag_TC6</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 6 transfer complete flag. @rmtoll IFCR CTCIF6 LL_DMA_ClearFlag_TC6.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02007">stm32l4xx_ll_dma.h:2007</a></div></div>
<div class="ttc" id="agroup__DMA__LL__ES__INIT_html_a19985dd5722df9d4c759bfbd0c553b1f"><div class="ttname"><a href="group__DMA__LL__ES__INIT.html#a19985dd5722df9d4c759bfbd0c553b1f">LL_DMA_InitTypeDef::PeriphRequest</a></div><div class="ttdeci">uint32_t PeriphRequest</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00172">stm32l4xx_ll_dma.h:172</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_gaab27b45dc1f4f2dfc4ec229391ec1239"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#gaab27b45dc1f4f2dfc4ec229391ec1239">LL_DMA_GetM2MSrcAddress</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Get the Memory to Memory Source address.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01221">stm32l4xx_ll_dma.h:1221</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga0f98451a5f4b7fad3e0281c363d4ef6a"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga0f98451a5f4b7fad3e0281c363d4ef6a">LL_DMA_IsActiveFlag_GI5</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 5 global interrupt flag. @rmtoll ISR GIF5 LL_DMA_IsActiveFlag_GI5.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01611">stm32l4xx_ll_dma.h:1611</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga4bba4e21869b4a9b2a7f3037a395ec9a"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga4bba4e21869b4a9b2a7f3037a395ec9a">LL_DMA_SetDataTransferDirection</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)</div><div class="ttdoc">Set Data transfer direction (read from peripheral or from memory). @rmtoll CCR DIR LL_DMA_SetDataTran...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00660">stm32l4xx_ll_dma.h:660</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_gaedd4d5928efa76429285a886061bbbf0"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#gaedd4d5928efa76429285a886061bbbf0">LL_DMA_GetPeriphRequest</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Get DMA request for DMA Channels on DMAMUX Channel x.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01476">stm32l4xx_ll_dma.h:1476</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Init_html_gaaaa5b01fc52532edce665beed46a8576"><div class="ttname"><a href="group__DMA__LL__EF__Init.html#gaaaa5b01fc52532edce665beed46a8576">LL_DMA_Init</a></div><div class="ttdeci">ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)</div><div class="ttdoc">Initialize the DMA registers according to the specified parameters in DMA_InitStruct.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8c_source.html#l00287">stm32l4xx_ll_dma.c:287</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga6f7f41560dd5a5c47ec2a7cc7b968624"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624">LL_DMA_ClearFlag_TE7</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 7 transfer error flag. @rmtoll IFCR CTEIF7 LL_DMA_ClearFlag_TE7.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02172">stm32l4xx_ll_dma.h:2172</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga3954968d9b75c0cef0cbf17ee79d5e5a"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a">LL_DMA_ClearFlag_TC7</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 7 transfer complete flag. @rmtoll IFCR CTCIF7 LL_DMA_ClearFlag_TC7.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02018">stm32l4xx_ll_dma.h:2018</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">LL_DMA_IsActiveFlag_TC2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 2 transfer complete flag. @rmtoll ISR TCIF2 LL_DMA_IsActiveFlag_TC2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01655">stm32l4xx_ll_dma.h:1655</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__IT__Management_html_gaef6c77385e8683f2e661b7bbe7551bc6"><div class="ttname"><a href="group__DMA__LL__EF__IT__Management.html#gaef6c77385e8683f2e661b7bbe7551bc6">LL_DMA_DisableIT_TC</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Disable Transfer complete interrupt. @rmtoll CCR TCIE LL_DMA_DisableIT_TC.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02258">stm32l4xx_ll_dma.h:2258</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga15be2f406a11fc6cf74e888be17b19ac"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga15be2f406a11fc6cf74e888be17b19ac">LL_DMA_ClearFlag_HT3</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 3 half transfer flag. @rmtoll IFCR CHTIF3 LL_DMA_ClearFlag_HT3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02051">stm32l4xx_ll_dma.h:2051</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gac49a6b70362b583c1dadebf67c94a9dd"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gac49a6b70362b583c1dadebf67c94a9dd">LL_DMA_IsActiveFlag_GI6</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 6 global interrupt flag. @rmtoll ISR GIF6 LL_DMA_IsActiveFlag_GI6.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01622">stm32l4xx_ll_dma.h:1622</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gac3432b38de4496ea4477c2d9e65ddbf0"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gac3432b38de4496ea4477c2d9e65ddbf0">LL_DMA_IsActiveFlag_TE4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 4 transfer error flag. @rmtoll ISR TEIF4 LL_DMA_IsActiveFlag_TE4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01831">stm32l4xx_ll_dma.h:1831</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_gac4d9041ccfeb58b064786ff0398ea133"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#gac4d9041ccfeb58b064786ff0398ea133">LL_DMA_GetPeriphIncMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Get Peripheral increment mode. @rmtoll CCR PINC LL_DMA_GetPeriphIncMode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00781">stm32l4xx_ll_dma.h:781</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga3cfe0438febe85149886c7ffa2f8d93e"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga3cfe0438febe85149886c7ffa2f8d93e">LL_DMA_IsActiveFlag_TE5</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 5 transfer error flag. @rmtoll ISR TEIF5 LL_DMA_IsActiveFlag_TE5.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01842">stm32l4xx_ll_dma.h:1842</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_gaaa936b8c7b8826be6f69724430655b5c"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#gaaa936b8c7b8826be6f69724430655b5c">LL_DMA_GetMemorySize</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Get Memory size. @rmtoll CCR MSIZE LL_DMA_GetMemorySize.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00926">stm32l4xx_ll_dma.h:926</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga0fc21978aa24bfdd74e6bfe1434b6e14"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga0fc21978aa24bfdd74e6bfe1434b6e14">LL_DMA_SetMemoryAddress</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div><div class="ttdoc">Set the Memory address.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01089">stm32l4xx_ll_dma.h:1089</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gadd824ba47ac765c65ef7f82ce79bcb43"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gadd824ba47ac765c65ef7f82ce79bcb43">LL_DMA_ClearFlag_HT5</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 5 half transfer flag. @rmtoll IFCR CHTIF5 LL_DMA_ClearFlag_HT5.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02073">stm32l4xx_ll_dma.h:2073</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga25c1cbfbdbc83a847f42fc1d98f572e1"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga25c1cbfbdbc83a847f42fc1d98f572e1">LL_DMA_SetPeriphIncMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)</div><div class="ttdoc">Set Peripheral increment mode. @rmtoll CCR PINC LL_DMA_SetPeriphIncMode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00758">stm32l4xx_ll_dma.h:758</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga84386b5251306cdcff214c8d1e6884c6"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga84386b5251306cdcff214c8d1e6884c6">LL_DMA_IsActiveFlag_TC3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 3 transfer complete flag. @rmtoll ISR TCIF3 LL_DMA_IsActiveFlag_TC3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01666">stm32l4xx_ll_dma.h:1666</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gaa316bac25f83ccd141643cf2848f0f8b"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gaa316bac25f83ccd141643cf2848f0f8b">LL_DMA_IsActiveFlag_GI1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 1 global interrupt flag. @rmtoll ISR GIF1 LL_DMA_IsActiveFlag_GI1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01567">stm32l4xx_ll_dma.h:1567</a></div></div>
<div class="ttc" id="agroup__DMA__LL__Private__Variables_html_ga8270185dc4b8a17909991042165a6a2d"><div class="ttname"><a href="group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a></div><div class="ttdeci">static const uint8_t CHANNEL_OFFSET_TAB[]</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00050">stm32l4xx_ll_dma.h:50</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_gaec13ab78b429dba909a65a8caae82a57"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#gaec13ab78b429dba909a65a8caae82a57">LL_DMA_SetMemoryIncMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)</div><div class="ttdoc">Set Memory increment mode. @rmtoll CCR MINC LL_DMA_SetMemoryIncMode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00805">stm32l4xx_ll_dma.h:805</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga9f22ec9cfdfea669910ab40ea5129b35"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga9f22ec9cfdfea669910ab40ea5129b35">LL_DMA_IsActiveFlag_TC6</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 6 transfer complete flag. @rmtoll ISR TCIF6 LL_DMA_IsActiveFlag_TC6.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01699">stm32l4xx_ll_dma.h:1699</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga57132f8f894dce33198419ebba0d544d"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga57132f8f894dce33198419ebba0d544d">LL_DMA_ClearFlag_GI5</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_GI5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 5 global interrupt flag. @rmtoll IFCR CGIF5 LL_DMA_ClearFlag_GI5.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01919">stm32l4xx_ll_dma.h:1919</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Init_html_ga5c95a9ce44227ce7f02922922278872e"><div class="ttname"><a href="group__DMA__LL__EF__Init.html#ga5c95a9ce44227ce7f02922922278872e">LL_DMA_DeInit</a></div><div class="ttdeci">ErrorStatus LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">De-initialize the DMA registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8c_source.html#l00163">stm32l4xx_ll_dma.c:163</a></div></div>
<div class="ttc" id="agroup__DMA__LL__ES__INIT_html_a517eedf3a0eb108d246698b4f7ce3b8f"><div class="ttname"><a href="group__DMA__LL__ES__INIT.html#a517eedf3a0eb108d246698b4f7ce3b8f">LL_DMA_InitTypeDef::PeriphOrM2MSrcAddress</a></div><div class="ttdeci">uint32_t PeriphOrM2MSrcAddress</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00117">stm32l4xx_ll_dma.h:117</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gacb9d3a0c460b6c5afd0dfe1d8af2485b"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gacb9d3a0c460b6c5afd0dfe1d8af2485b">LL_DMA_ClearFlag_GI2</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_GI2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 2 global interrupt flag. @rmtoll IFCR CGIF2 LL_DMA_ClearFlag_GI2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01886">stm32l4xx_ll_dma.h:1886</a></div></div>
<div class="ttc" id="agroup__DMA__LL__ES__INIT_html_ad89508991878f5c3f6b119f1d0b54921"><div class="ttname"><a href="group__DMA__LL__ES__INIT.html#ad89508991878f5c3f6b119f1d0b54921">LL_DMA_InitTypeDef::Direction</a></div><div class="ttdeci">uint32_t Direction</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00127">stm32l4xx_ll_dma.h:127</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gaa3a38dd8e40ee442d64dd38a13254dfb"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gaa3a38dd8e40ee442d64dd38a13254dfb">LL_DMA_ClearFlag_TE3</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 3 transfer error flag. @rmtoll IFCR CTEIF3 LL_DMA_ClearFlag_TE3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02128">stm32l4xx_ll_dma.h:2128</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga99975d19dc979f0feb3a0f85d1a9aab9"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga99975d19dc979f0feb3a0f85d1a9aab9">LL_DMA_IsActiveFlag_TC5</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 5 transfer complete flag. @rmtoll ISR TCIF5 LL_DMA_IsActiveFlag_TC5.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01688">stm32l4xx_ll_dma.h:1688</a></div></div>
<div class="ttc" id="agroup__RTCEx__Exported__Functions__Group2_html_gaf0bea6a9989d50f8ffa9b2afc911fc4b"><div class="ttname"><a href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a></div><div class="ttdeci">MODIFY_REG(hrtc-&gt;Instance-&gt;CR, RTC_CR_WUCKSEL,(uint32_t) WakeUpClock)</div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga6fa43877e3ad0bd19ce9111e9c74752f"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga6fa43877e3ad0bd19ce9111e9c74752f">LL_DMA_IsActiveFlag_GI2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 2 global interrupt flag. @rmtoll ISR GIF2 LL_DMA_IsActiveFlag_GI2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01578">stm32l4xx_ll_dma.h:1578</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gaa59359d0aa3ca6046980329f6f94a959"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gaa59359d0aa3ca6046980329f6f94a959">LL_DMA_IsActiveFlag_TE3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 3 transfer error flag. @rmtoll ISR TEIF3 LL_DMA_IsActiveFlag_TE3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01820">stm32l4xx_ll_dma.h:1820</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga9f1df8baadb1444c316b3e2ad3757607"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga9f1df8baadb1444c316b3e2ad3757607">LL_DMA_IsActiveFlag_TC1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 1 transfer complete flag. @rmtoll ISR TCIF1 LL_DMA_IsActiveFlag_TC1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01644">stm32l4xx_ll_dma.h:1644</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gac54385c6d0b9896c1eaf943cfe58fa8a"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gac54385c6d0b9896c1eaf943cfe58fa8a">LL_DMA_ClearFlag_HT1</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 1 half transfer flag. @rmtoll IFCR CHTIF1 LL_DMA_ClearFlag_HT1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02029">stm32l4xx_ll_dma.h:2029</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gaa69fdcad68bc09e5e19cf6be141eff02"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gaa69fdcad68bc09e5e19cf6be141eff02">LL_DMA_ClearFlag_TE6</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 6 transfer error flag. @rmtoll IFCR CTEIF6 LL_DMA_ClearFlag_TE6.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02161">stm32l4xx_ll_dma.h:2161</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga1f718a5822e83668e9d99f6d023540f1"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga1f718a5822e83668e9d99f6d023540f1">LL_DMA_SetPeriphRequest</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)</div><div class="ttdoc">Set DMA request for DMA Channels on DMAMUX Channel x.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01360">stm32l4xx_ll_dma.h:1360</a></div></div>
<div class="ttc" id="agroup__DMA__LL__ES__INIT_html_acd1f812f770baeae338416ef253d734c"><div class="ttname"><a href="group__DMA__LL__ES__INIT.html#acd1f812f770baeae338416ef253d734c">LL_DMA_InitTypeDef::PeriphOrM2MSrcIncMode</a></div><div class="ttdeci">uint32_t PeriphOrM2MSrcIncMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00140">stm32l4xx_ll_dma.h:140</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_gab221e7f7adefac14d46eb0092fce22f2"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#gab221e7f7adefac14d46eb0092fce22f2">LL_DMA_GetMemoryIncMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Get Memory increment mode. @rmtoll CCR MINC LL_DMA_GetMemoryIncMode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00828">stm32l4xx_ll_dma.h:828</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga82a9f3ae177f1130f6822ce7ccfda6b2"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2">LL_DMA_IsActiveFlag_HT2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 2 half transfer flag. @rmtoll ISR HTIF2 LL_DMA_IsActiveFlag_HT2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01732">stm32l4xx_ll_dma.h:1732</a></div></div>
<div class="ttc" id="agroup__DMA__LL__ES__INIT_html_a8303e5e73cacab61f844c9582e71ba79"><div class="ttname"><a href="group__DMA__LL__ES__INIT.html#a8303e5e73cacab61f844c9582e71ba79">LL_DMA_InitTypeDef::MemoryOrM2MDstDataSize</a></div><div class="ttdeci">uint32_t MemoryOrM2MDstDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00158">stm32l4xx_ll_dma.h:158</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gafa5e45b72d0a87225dbfc38facbd92b6"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gafa5e45b72d0a87225dbfc38facbd92b6">LL_DMA_IsActiveFlag_GI7</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 7 global interrupt flag. @rmtoll ISR GIF7 LL_DMA_IsActiveFlag_GI7.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01633">stm32l4xx_ll_dma.h:1633</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gae4c8501fcaf2c662e6bb06d930c020cc"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gae4c8501fcaf2c662e6bb06d930c020cc">LL_DMA_IsActiveFlag_TE2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 2 transfer error flag. @rmtoll ISR TEIF2 LL_DMA_IsActiveFlag_TE2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01809">stm32l4xx_ll_dma.h:1809</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga5517371e36dbefaea3403ab206107f6a"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga5517371e36dbefaea3403ab206107f6a">LL_DMA_SetPeriphAddress</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)</div><div class="ttdoc">Set the Peripheral address.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01112">stm32l4xx_ll_dma.h:1112</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gac6c2a2763ce3079528499c02a8721e9d"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gac6c2a2763ce3079528499c02a8721e9d">LL_DMA_IsActiveFlag_GI3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 3 global interrupt flag. @rmtoll ISR GIF3 LL_DMA_IsActiveFlag_GI3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01589">stm32l4xx_ll_dma.h:1589</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga8c27eb9e08e17a65c2bbc7905095679e"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga8c27eb9e08e17a65c2bbc7905095679e">LL_DMA_IsActiveFlag_HT5</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 5 half transfer flag. @rmtoll ISR HTIF5 LL_DMA_IsActiveFlag_HT5.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01765">stm32l4xx_ll_dma.h:1765</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gac807e20c4d40a4b4e4201649aa39a577"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gac807e20c4d40a4b4e4201649aa39a577">LL_DMA_ClearFlag_HT4</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 4 half transfer flag. @rmtoll IFCR CHTIF4 LL_DMA_ClearFlag_HT4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02062">stm32l4xx_ll_dma.h:2062</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga497363730ab0ed8abf19bc39e1d8eab3"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga497363730ab0ed8abf19bc39e1d8eab3">LL_DMA_ClearFlag_GI4</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_GI4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 4 global interrupt flag. @rmtoll IFCR CGIF4 LL_DMA_ClearFlag_GI4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01908">stm32l4xx_ll_dma.h:1908</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga8e9b7f3ebdb9ee07a029f2ba433cb001"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga8e9b7f3ebdb9ee07a029f2ba433cb001">LL_DMA_SetPeriphSize</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)</div><div class="ttdoc">Set Peripheral size. @rmtoll CCR PSIZE LL_DMA_SetPeriphSize.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00853">stm32l4xx_ll_dma.h:853</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__IT__Management_html_ga5bf40d6ff093379a8890aed282538551"><div class="ttname"><a href="group__DMA__LL__EF__IT__Management.html#ga5bf40d6ff093379a8890aed282538551">LL_DMA_IsEnabledIT_HT</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Check if Half transfer Interrupt is enabled. @rmtoll CCR HTIE LL_DMA_IsEnabledIT_HT.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02339">stm32l4xx_ll_dma.h:2339</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga96312133ee32d0e51500a12baf111213"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga96312133ee32d0e51500a12baf111213">LL_DMA_ClearFlag_TC5</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 5 transfer complete flag. @rmtoll IFCR CTCIF5 LL_DMA_ClearFlag_TC5.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01996">stm32l4xx_ll_dma.h:1996</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_gafd4a415f8ce219a477be9cec29f76de6"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#gafd4a415f8ce219a477be9cec29f76de6">LL_DMA_GetPeriphAddress</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Get Peripheral address.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01154">stm32l4xx_ll_dma.h:1154</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga11136f3aa1116d9d524642ade3bc4e66"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga11136f3aa1116d9d524642ade3bc4e66">LL_DMA_ClearFlag_TE2</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 2 transfer error flag. @rmtoll IFCR CTEIF2 LL_DMA_ClearFlag_TE2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02117">stm32l4xx_ll_dma.h:2117</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga677a348893969f1c24d4ec597f88c449"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga677a348893969f1c24d4ec597f88c449">LL_DMA_GetMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Get DMA mode circular or normal. @rmtoll CCR CIRC LL_DMA_GetMode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00734">stm32l4xx_ll_dma.h:734</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gad53093771a97671bb20de72f77d52d56"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gad53093771a97671bb20de72f77d52d56">LL_DMA_ClearFlag_TC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 4 transfer complete flag. @rmtoll IFCR CTCIF4 LL_DMA_ClearFlag_TC4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01985">stm32l4xx_ll_dma.h:1985</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_gae14b17aca28dca3f3e6a654f77533756"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#gae14b17aca28dca3f3e6a654f77533756">LL_DMA_DisableChannel</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Disable DMA channel. @rmtoll CCR EN LL_DMA_DisableChannel.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00577">stm32l4xx_ll_dma.h:577</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gaa2925a3b38decf6b915191097251cc2f"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gaa2925a3b38decf6b915191097251cc2f">LL_DMA_ClearFlag_TE1</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Channel 1 transfer error flag. @rmtoll IFCR CTEIF1 LL_DMA_ClearFlag_TE1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02106">stm32l4xx_ll_dma.h:2106</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_gab86e74972d93953a926f16f00fbdea11"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#gab86e74972d93953a926f16f00fbdea11">LL_DMA_IsActiveFlag_HT6</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 6 half transfer flag. @rmtoll ISR HTIF6 LL_DMA_IsActiveFlag_HT6.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01776">stm32l4xx_ll_dma.h:1776</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__IT__Management_html_ga71b66fc154643f73d81ed7018a4b4b94"><div class="ttname"><a href="group__DMA__LL__EF__IT__Management.html#ga71b66fc154643f73d81ed7018a4b4b94">LL_DMA_EnableIT_TE</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Enable Transfer error interrupt. @rmtoll CCR TEIE LL_DMA_EnableIT_TE.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02238">stm32l4xx_ll_dma.h:2238</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_gaa57bdd9b3ec1da561e1af71aeaff547c"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#gaa57bdd9b3ec1da561e1af71aeaff547c">LL_DMA_GetMemoryAddress</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Get Memory address.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01133">stm32l4xx_ll_dma.h:1133</a></div></div>
<div class="ttc" id="agroup__DMA__LL__ES__INIT_html_af1616a74d273cc8febdedb25015b9862"><div class="ttname"><a href="group__DMA__LL__ES__INIT.html#af1616a74d273cc8febdedb25015b9862">LL_DMA_InitTypeDef::Priority</a></div><div class="ttdeci">uint32_t Priority</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00184">stm32l4xx_ll_dma.h:184</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_gaa2fec337fbbb376faca224ff77695fd2"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#gaa2fec337fbbb376faca224ff77695fd2">LL_DMA_EnableChannel</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Enable DMA channel. @rmtoll CCR EN LL_DMA_EnableChannel.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l00557">stm32l4xx_ll_dma.h:557</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__IT__Management_html_gabb28fa71ac9d69bbcf98d8e13986bb42"><div class="ttname"><a href="group__DMA__LL__EF__IT__Management.html#gabb28fa71ac9d69bbcf98d8e13986bb42">LL_DMA_EnableIT_TC</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Enable Transfer complete interrupt. @rmtoll CCR TCIE LL_DMA_EnableIT_TC.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02198">stm32l4xx_ll_dma.h:2198</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__FLAG__Management_html_ga0c0b15c62a1e9920bb1824bb897abf6f"><div class="ttname"><a href="group__DMA__LL__EF__FLAG__Management.html#ga0c0b15c62a1e9920bb1824bb897abf6f">LL_DMA_IsActiveFlag_HT4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Channel 4 half transfer flag. @rmtoll ISR HTIF4 LL_DMA_IsActiveFlag_HT4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01754">stm32l4xx_ll_dma.h:1754</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__Configuration_html_ga60201823de6a476bf29da62f138a7b65"><div class="ttname"><a href="group__DMA__LL__EF__Configuration.html#ga60201823de6a476bf29da62f138a7b65">LL_DMA_SetM2MSrcAddress</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div><div class="ttdoc">Set the Memory to Memory Source address.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l01177">stm32l4xx_ll_dma.h:1177</a></div></div>
<div class="ttc" id="agroup__DMA__LL__EF__IT__Management_html_ga3f4a32b6bccb5ad1d93c308ae1c20eb6"><div class="ttname"><a href="group__DMA__LL__EF__IT__Management.html#ga3f4a32b6bccb5ad1d93c308ae1c20eb6">LL_DMA_IsEnabledIT_TC</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)</div><div class="ttdoc">Check if Transfer complete Interrupt is enabled. @rmtoll CCR TCIE LL_DMA_IsEnabledIT_TC.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__dma_8h_source.html#l02318">stm32l4xx_ll_dma.h:2318</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li><li class="navelem"><a class="el" href="stm32l4xx__ll__dma_8h.html">stm32l4xx_ll_dma.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
