{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 15:11:53 2020 " "Info: Processing started: Tue Dec 15 15:11:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off homework -c homework --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off homework -c homework --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkin " "Info: Assuming node \"clkin\" is an undefined clock" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 2 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkin register scoreb1\[1\]~reg0 register sumb\[3\]~reg0 185.84 MHz 5.381 ns Internal " "Info: Clock \"clkin\" has Internal fmax of 185.84 MHz between source register \"scoreb1\[1\]~reg0\" and destination register \"sumb\[3\]~reg0\" (period= 5.381 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.171 ns + Longest register register " "Info: + Longest register to register delay is 5.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scoreb1\[1\]~reg0 1 REG LCFF_X7_Y32_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y32_N5; Fanout = 3; REG Node = 'scoreb1\[1\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { scoreb1[1]~reg0 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.414 ns) 0.934 ns Add1~63 2 COMB LCCOMB_X7_Y32_N4 2 " "Info: 2: + IC(0.520 ns) + CELL(0.414 ns) = 0.934 ns; Loc. = LCCOMB_X7_Y32_N4; Fanout = 2; COMB Node = 'Add1~63'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { scoreb1[1]~reg0 Add1~63 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.005 ns Add1~65 3 COMB LCCOMB_X7_Y32_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.005 ns; Loc. = LCCOMB_X7_Y32_N6; Fanout = 2; COMB Node = 'Add1~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~63 Add1~65 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.076 ns Add1~67 4 COMB LCCOMB_X7_Y32_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.076 ns; Loc. = LCCOMB_X7_Y32_N8; Fanout = 1; COMB Node = 'Add1~67'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~65 Add1~67 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.486 ns Add1~68 5 COMB LCCOMB_X7_Y32_N10 3 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.486 ns; Loc. = LCCOMB_X7_Y32_N10; Fanout = 3; COMB Node = 'Add1~68'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~67 Add1~68 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 1.898 ns Equal8~104 6 COMB LCCOMB_X7_Y32_N26 1 " "Info: 6: + IC(0.262 ns) + CELL(0.150 ns) = 1.898 ns; Loc. = LCCOMB_X7_Y32_N26; Fanout = 1; COMB Node = 'Equal8~104'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Add1~68 Equal8~104 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 2.292 ns always0~108 7 COMB LCCOMB_X7_Y32_N12 3 " "Info: 7: + IC(0.244 ns) + CELL(0.150 ns) = 2.292 ns; Loc. = LCCOMB_X7_Y32_N12; Fanout = 3; COMB Node = 'always0~108'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Equal8~104 always0~108 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.419 ns) 3.392 ns suma\[0\]~193 8 COMB LCCOMB_X9_Y32_N12 4 " "Info: 8: + IC(0.681 ns) + CELL(0.419 ns) = 3.392 ns; Loc. = LCCOMB_X9_Y32_N12; Fanout = 4; COMB Node = 'suma\[0\]~193'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { always0~108 suma[0]~193 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 3.806 ns suma\[0\]~194 9 COMB LCCOMB_X9_Y32_N6 10 " "Info: 9: + IC(0.264 ns) + CELL(0.150 ns) = 3.806 ns; Loc. = LCCOMB_X9_Y32_N6; Fanout = 10; COMB Node = 'suma\[0\]~194'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { suma[0]~193 suma[0]~194 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.660 ns) 5.171 ns sumb\[3\]~reg0 10 REG LCFF_X8_Y33_N27 3 " "Info: 10: + IC(0.705 ns) + CELL(0.660 ns) = 5.171 ns; Loc. = LCFF_X8_Y33_N27; Fanout = 3; REG Node = 'sumb\[3\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { suma[0]~194 sumb[3]~reg0 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.495 ns ( 48.25 % ) " "Info: Total cell delay = 2.495 ns ( 48.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.676 ns ( 51.75 % ) " "Info: Total interconnect delay = 2.676 ns ( 51.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { scoreb1[1]~reg0 Add1~63 Add1~65 Add1~67 Add1~68 Equal8~104 always0~108 suma[0]~193 suma[0]~194 sumb[3]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.171 ns" { scoreb1[1]~reg0 {} Add1~63 {} Add1~65 {} Add1~67 {} Add1~68 {} Equal8~104 {} always0~108 {} suma[0]~193 {} suma[0]~194 {} sumb[3]~reg0 {} } { 0.000ns 0.520ns 0.000ns 0.000ns 0.000ns 0.262ns 0.244ns 0.681ns 0.264ns 0.705ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.419ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 2.687 ns + Shortest register " "Info: + Shortest clock path from clock \"clkin\" to destination register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clkin~clkctrl 2 COMB CLKCTRL_G2 36 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 36; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns sumb\[3\]~reg0 3 REG LCFF_X8_Y33_N27 3 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X8_Y33_N27; Fanout = 3; REG Node = 'sumb\[3\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clkin~clkctrl sumb[3]~reg0 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clkin clkin~clkctrl sumb[3]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clkin {} clkin~combout {} clkin~clkctrl {} sumb[3]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.683 ns - Longest register " "Info: - Longest clock path from clock \"clkin\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clkin~clkctrl 2 COMB CLKCTRL_G2 36 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 36; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns scoreb1\[1\]~reg0 3 REG LCFF_X7_Y32_N5 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X7_Y32_N5; Fanout = 3; REG Node = 'scoreb1\[1\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clkin~clkctrl scoreb1[1]~reg0 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clkin clkin~clkctrl scoreb1[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clkin {} clkin~combout {} clkin~clkctrl {} scoreb1[1]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clkin clkin~clkctrl sumb[3]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clkin {} clkin~combout {} clkin~clkctrl {} sumb[3]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clkin clkin~clkctrl scoreb1[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clkin {} clkin~combout {} clkin~clkctrl {} scoreb1[1]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { scoreb1[1]~reg0 Add1~63 Add1~65 Add1~67 Add1~68 Equal8~104 always0~108 suma[0]~193 suma[0]~194 sumb[3]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.171 ns" { scoreb1[1]~reg0 {} Add1~63 {} Add1~65 {} Add1~67 {} Add1~68 {} Equal8~104 {} always0~108 {} suma[0]~193 {} suma[0]~194 {} sumb[3]~reg0 {} } { 0.000ns 0.520ns 0.000ns 0.000ns 0.000ns 0.262ns 0.244ns 0.681ns 0.264ns 0.705ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.419ns 0.150ns 0.660ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clkin clkin~clkctrl sumb[3]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clkin {} clkin~combout {} clkin~clkctrl {} sumb[3]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clkin clkin~clkctrl scoreb1[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clkin {} clkin~combout {} clkin~clkctrl {} scoreb1[1]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "state.s3 reset clkin 6.376 ns register " "Info: tsu for register \"state.s3\" (data pin = \"reset\", clock pin = \"clkin\") is 6.376 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.094 ns + Longest pin register " "Info: + Longest pin to register delay is 9.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns reset 1 PIN PIN_C3 30 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_C3; Fanout = 30; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.478 ns) + CELL(0.438 ns) 6.788 ns suma\[0\]~199 2 COMB LCCOMB_X8_Y32_N30 2 " "Info: 2: + IC(5.478 ns) + CELL(0.438 ns) = 6.788 ns; Loc. = LCCOMB_X8_Y32_N30; Fanout = 2; COMB Node = 'suma\[0\]~199'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.916 ns" { reset suma[0]~199 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.437 ns) 7.950 ns state~867 3 COMB LCCOMB_X6_Y32_N14 1 " "Info: 3: + IC(0.725 ns) + CELL(0.437 ns) = 7.950 ns; Loc. = LCCOMB_X6_Y32_N14; Fanout = 1; COMB Node = 'state~867'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { suma[0]~199 state~867 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.393 ns) 8.587 ns state~861 4 COMB LCCOMB_X6_Y32_N28 2 " "Info: 4: + IC(0.244 ns) + CELL(0.393 ns) = 8.587 ns; Loc. = LCCOMB_X6_Y32_N28; Fanout = 2; COMB Node = 'state~861'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { state~867 state~861 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 9.010 ns state~863 5 COMB LCCOMB_X6_Y32_N30 1 " "Info: 5: + IC(0.273 ns) + CELL(0.150 ns) = 9.010 ns; Loc. = LCCOMB_X6_Y32_N30; Fanout = 1; COMB Node = 'state~863'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { state~861 state~863 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.094 ns state.s3 6 REG LCFF_X6_Y32_N31 5 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 9.094 ns; Loc. = LCFF_X6_Y32_N31; Fanout = 5; REG Node = 'state.s3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { state~863 state.s3 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.374 ns ( 26.11 % ) " "Info: Total cell delay = 2.374 ns ( 26.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.720 ns ( 73.89 % ) " "Info: Total interconnect delay = 6.720 ns ( 73.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.094 ns" { reset suma[0]~199 state~867 state~861 state~863 state.s3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.094 ns" { reset {} reset~combout {} suma[0]~199 {} state~867 {} state~861 {} state~863 {} state.s3 {} } { 0.000ns 0.000ns 5.478ns 0.725ns 0.244ns 0.273ns 0.000ns } { 0.000ns 0.872ns 0.438ns 0.437ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 2.682 ns - Shortest register " "Info: - Shortest clock path from clock \"clkin\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clkin~clkctrl 2 COMB CLKCTRL_G2 36 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 36; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns state.s3 3 REG LCFF_X6_Y32_N31 5 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X6_Y32_N31; Fanout = 5; REG Node = 'state.s3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clkin~clkctrl state.s3 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clkin clkin~clkctrl state.s3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clkin {} clkin~combout {} clkin~clkctrl {} state.s3 {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.094 ns" { reset suma[0]~199 state~867 state~861 state~863 state.s3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.094 ns" { reset {} reset~combout {} suma[0]~199 {} state~867 {} state~861 {} state~863 {} state.s3 {} } { 0.000ns 0.000ns 5.478ns 0.725ns 0.244ns 0.273ns 0.000ns } { 0.000ns 0.872ns 0.438ns 0.437ns 0.393ns 0.150ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clkin clkin~clkctrl state.s3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clkin {} clkin~combout {} clkin~clkctrl {} state.s3 {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkin scoreb2\[3\] scoreb2\[3\]~reg0 7.106 ns register " "Info: tco from clock \"clkin\" to destination pin \"scoreb2\[3\]\" through register \"scoreb2\[3\]~reg0\" is 7.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.683 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clkin~clkctrl 2 COMB CLKCTRL_G2 36 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 36; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns scoreb2\[3\]~reg0 3 REG LCFF_X7_Y32_N1 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X7_Y32_N1; Fanout = 3; REG Node = 'scoreb2\[3\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clkin~clkctrl scoreb2[3]~reg0 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clkin clkin~clkctrl scoreb2[3]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clkin {} clkin~combout {} clkin~clkctrl {} scoreb2[3]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.173 ns + Longest register pin " "Info: + Longest register to pin delay is 4.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scoreb2\[3\]~reg0 1 REG LCFF_X7_Y32_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y32_N1; Fanout = 3; REG Node = 'scoreb2\[3\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { scoreb2[3]~reg0 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(2.818 ns) 4.173 ns scoreb2\[3\] 2 PIN PIN_B5 0 " "Info: 2: + IC(1.355 ns) + CELL(2.818 ns) = 4.173 ns; Loc. = PIN_B5; Fanout = 0; PIN Node = 'scoreb2\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.173 ns" { scoreb2[3]~reg0 scoreb2[3] } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 67.53 % ) " "Info: Total cell delay = 2.818 ns ( 67.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.355 ns ( 32.47 % ) " "Info: Total interconnect delay = 1.355 ns ( 32.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.173 ns" { scoreb2[3]~reg0 scoreb2[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.173 ns" { scoreb2[3]~reg0 {} scoreb2[3] {} } { 0.000ns 1.355ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clkin clkin~clkctrl scoreb2[3]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clkin {} clkin~combout {} clkin~clkctrl {} scoreb2[3]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.173 ns" { scoreb2[3]~reg0 scoreb2[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.173 ns" { scoreb2[3]~reg0 {} scoreb2[3] {} } { 0.000ns 1.355ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "scoreb2\[2\]~reg0 count\[2\] clkin -3.031 ns register " "Info: th for register \"scoreb2\[2\]~reg0\" (data pin = \"count\[2\]\", clock pin = \"clkin\") is -3.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 2.683 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clkin~clkctrl 2 COMB CLKCTRL_G2 36 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 36; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns scoreb2\[2\]~reg0 3 REG LCFF_X7_Y32_N15 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X7_Y32_N15; Fanout = 3; REG Node = 'scoreb2\[2\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clkin~clkctrl scoreb2[2]~reg0 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clkin clkin~clkctrl scoreb2[2]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clkin {} clkin~combout {} clkin~clkctrl {} scoreb2[2]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.980 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns count\[2\] 1 PIN PIN_J7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_J7; Fanout = 1; PIN Node = 'count\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.924 ns) + CELL(0.150 ns) 5.896 ns scorea1~140 2 COMB LCCOMB_X7_Y32_N14 4 " "Info: 2: + IC(4.924 ns) + CELL(0.150 ns) = 5.896 ns; Loc. = LCCOMB_X7_Y32_N14; Fanout = 4; COMB Node = 'scorea1~140'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.074 ns" { count[2] scorea1~140 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.980 ns scoreb2\[2\]~reg0 3 REG LCFF_X7_Y32_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.980 ns; Loc. = LCFF_X7_Y32_N15; Fanout = 3; REG Node = 'scoreb2\[2\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { scorea1~140 scoreb2[2]~reg0 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.056 ns ( 17.66 % ) " "Info: Total cell delay = 1.056 ns ( 17.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.924 ns ( 82.34 % ) " "Info: Total interconnect delay = 4.924 ns ( 82.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.980 ns" { count[2] scorea1~140 scoreb2[2]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.980 ns" { count[2] {} count[2]~combout {} scorea1~140 {} scoreb2[2]~reg0 {} } { 0.000ns 0.000ns 4.924ns 0.000ns } { 0.000ns 0.822ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clkin clkin~clkctrl scoreb2[2]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clkin {} clkin~combout {} clkin~clkctrl {} scoreb2[2]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.980 ns" { count[2] scorea1~140 scoreb2[2]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.980 ns" { count[2] {} count[2]~combout {} scorea1~140 {} scoreb2[2]~reg0 {} } { 0.000ns 0.000ns 4.924ns 0.000ns } { 0.000ns 0.822ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 15:11:53 2020 " "Info: Processing ended: Tue Dec 15 15:11:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
