Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May  2 17:25:38 2024
| Host         : DESKTOP-PI9AKPV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.906        0.000                      0                 8460        0.010        0.000                      0                 8460        8.750        0.000                       0                  3297  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.906        0.000                      0                 8460        0.010        0.000                      0                 8460        8.750        0.000                       0                  3297  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.708ns  (logic 9.992ns (72.890%)  route 3.716ns (27.110%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.728     3.022    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1_n_110
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.748 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2/P[0]
                         net (fo=2, routed)           1.338    10.085    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2_n_109
    SLICE_X35Y65         LUT2 (Prop_lut2_I0_O)        0.124    10.209 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.209    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3_n_4
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.759 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.759    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_n_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.873 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.873    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.987 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.987    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1_n_4
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.321 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__2/O[1]
                         net (fo=2, routed)           0.912    12.233    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_lo_s_V_fu_518_p4[4]
    SLICE_X36Y70         LUT2 (Prop_lut2_I0_O)        0.303    12.536 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.536    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U_n_40
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.049 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.049    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0_n_4
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.166 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.166    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1_n_4
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.283    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2_n_4
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.400    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3_n_4
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.723 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__4/O[1]
                         net (fo=1, routed)           0.829    14.552    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2[15]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.306    14.858 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2/O
                         net (fo=28, routed)          0.636    15.494    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2_n_4
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.618 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4/O
                         net (fo=1, routed)           0.000    15.618    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4_n_4
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.168 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.168    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1_n_4
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.282    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1_n_4
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.396    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[11]_i_1_n_4
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.730 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.730    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_fu_216_p2[13]
    SLICE_X41Y79         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.468    22.647    design_1_i/cnn_0/inst/grp_soft_max_fu_754/ap_clk
    SLICE_X41Y79         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[13]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)        0.062    22.636    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[13]
  -------------------------------------------------------------------
                         required time                         22.636    
                         arrival time                         -16.730    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.597ns  (logic 9.881ns (72.668%)  route 3.716ns (27.332%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.728     3.022    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1_n_110
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.748 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2/P[0]
                         net (fo=2, routed)           1.338    10.085    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2_n_109
    SLICE_X35Y65         LUT2 (Prop_lut2_I0_O)        0.124    10.209 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.209    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3_n_4
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.759 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.759    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_n_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.873 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.873    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.987 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.987    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1_n_4
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.321 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__2/O[1]
                         net (fo=2, routed)           0.912    12.233    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_lo_s_V_fu_518_p4[4]
    SLICE_X36Y70         LUT2 (Prop_lut2_I0_O)        0.303    12.536 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.536    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U_n_40
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.049 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.049    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0_n_4
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.166 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.166    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1_n_4
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.283    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2_n_4
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.400    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3_n_4
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.723 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__4/O[1]
                         net (fo=1, routed)           0.829    14.552    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2[15]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.306    14.858 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2/O
                         net (fo=28, routed)          0.636    15.494    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2_n_4
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.618 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4/O
                         net (fo=1, routed)           0.000    15.618    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4_n_4
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.168 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.168    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1_n_4
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.282    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1_n_4
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.396    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[11]_i_1_n_4
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.619 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.619    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_fu_216_p2[12]
    SLICE_X41Y79         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.468    22.647    design_1_i/cnn_0/inst/grp_soft_max_fu_754/ap_clk
    SLICE_X41Y79         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[12]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)        0.062    22.636    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[12]
  -------------------------------------------------------------------
                         required time                         22.636    
                         arrival time                         -16.619    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.594ns  (logic 9.878ns (72.662%)  route 3.716ns (27.338%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 22.646 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.728     3.022    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1_n_110
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.748 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2/P[0]
                         net (fo=2, routed)           1.338    10.085    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2_n_109
    SLICE_X35Y65         LUT2 (Prop_lut2_I0_O)        0.124    10.209 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.209    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3_n_4
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.759 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.759    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_n_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.873 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.873    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.987 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.987    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1_n_4
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.321 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__2/O[1]
                         net (fo=2, routed)           0.912    12.233    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_lo_s_V_fu_518_p4[4]
    SLICE_X36Y70         LUT2 (Prop_lut2_I0_O)        0.303    12.536 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.536    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U_n_40
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.049 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.049    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0_n_4
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.166 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.166    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1_n_4
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.283    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2_n_4
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.400    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3_n_4
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.723 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__4/O[1]
                         net (fo=1, routed)           0.829    14.552    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2[15]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.306    14.858 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2/O
                         net (fo=28, routed)          0.636    15.494    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2_n_4
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.618 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4/O
                         net (fo=1, routed)           0.000    15.618    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4_n_4
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.168 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.168    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1_n_4
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.282    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1_n_4
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.616 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.616    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_fu_216_p2[9]
    SLICE_X41Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.467    22.646    design_1_i/cnn_0/inst/grp_soft_max_fu_754/ap_clk
    SLICE_X41Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[9]/C
                         clock pessimism              0.229    22.875    
                         clock uncertainty           -0.302    22.573    
    SLICE_X41Y78         FDRE (Setup_fdre_C_D)        0.062    22.635    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[9]
  -------------------------------------------------------------------
                         required time                         22.635    
                         arrival time                         -16.616    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.573ns  (logic 9.857ns (72.620%)  route 3.716ns (27.380%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 22.646 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.728     3.022    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1_n_110
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.748 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2/P[0]
                         net (fo=2, routed)           1.338    10.085    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2_n_109
    SLICE_X35Y65         LUT2 (Prop_lut2_I0_O)        0.124    10.209 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.209    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3_n_4
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.759 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.759    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_n_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.873 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.873    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.987 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.987    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1_n_4
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.321 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__2/O[1]
                         net (fo=2, routed)           0.912    12.233    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_lo_s_V_fu_518_p4[4]
    SLICE_X36Y70         LUT2 (Prop_lut2_I0_O)        0.303    12.536 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.536    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U_n_40
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.049 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.049    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0_n_4
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.166 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.166    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1_n_4
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.283    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2_n_4
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.400    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3_n_4
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.723 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__4/O[1]
                         net (fo=1, routed)           0.829    14.552    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2[15]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.306    14.858 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2/O
                         net (fo=28, routed)          0.636    15.494    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2_n_4
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.618 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4/O
                         net (fo=1, routed)           0.000    15.618    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4_n_4
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.168 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.168    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1_n_4
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.282    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1_n_4
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.595 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.595    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_fu_216_p2[11]
    SLICE_X41Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.467    22.646    design_1_i/cnn_0/inst/grp_soft_max_fu_754/ap_clk
    SLICE_X41Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[11]/C
                         clock pessimism              0.229    22.875    
                         clock uncertainty           -0.302    22.573    
    SLICE_X41Y78         FDRE (Setup_fdre_C_D)        0.062    22.635    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[11]
  -------------------------------------------------------------------
                         required time                         22.635    
                         arrival time                         -16.595    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.499ns  (logic 9.783ns (72.470%)  route 3.716ns (27.530%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 22.646 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.728     3.022    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1_n_110
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.748 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2/P[0]
                         net (fo=2, routed)           1.338    10.085    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2_n_109
    SLICE_X35Y65         LUT2 (Prop_lut2_I0_O)        0.124    10.209 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.209    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3_n_4
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.759 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.759    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_n_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.873 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.873    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.987 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.987    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1_n_4
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.321 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__2/O[1]
                         net (fo=2, routed)           0.912    12.233    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_lo_s_V_fu_518_p4[4]
    SLICE_X36Y70         LUT2 (Prop_lut2_I0_O)        0.303    12.536 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.536    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U_n_40
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.049 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.049    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0_n_4
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.166 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.166    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1_n_4
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.283    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2_n_4
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.400    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3_n_4
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.723 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__4/O[1]
                         net (fo=1, routed)           0.829    14.552    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2[15]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.306    14.858 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2/O
                         net (fo=28, routed)          0.636    15.494    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2_n_4
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.618 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4/O
                         net (fo=1, routed)           0.000    15.618    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4_n_4
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.168 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.168    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1_n_4
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.282    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1_n_4
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.521 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.521    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_fu_216_p2[10]
    SLICE_X41Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.467    22.646    design_1_i/cnn_0/inst/grp_soft_max_fu_754/ap_clk
    SLICE_X41Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[10]/C
                         clock pessimism              0.229    22.875    
                         clock uncertainty           -0.302    22.573    
    SLICE_X41Y78         FDRE (Setup_fdre_C_D)        0.062    22.635    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[10]
  -------------------------------------------------------------------
                         required time                         22.635    
                         arrival time                         -16.521    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.483ns  (logic 9.767ns (72.437%)  route 3.716ns (27.563%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 22.646 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.728     3.022    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1_n_110
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.748 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2/P[0]
                         net (fo=2, routed)           1.338    10.085    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2_n_109
    SLICE_X35Y65         LUT2 (Prop_lut2_I0_O)        0.124    10.209 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.209    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3_n_4
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.759 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.759    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_n_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.873 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.873    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.987 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.987    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1_n_4
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.321 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__2/O[1]
                         net (fo=2, routed)           0.912    12.233    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_lo_s_V_fu_518_p4[4]
    SLICE_X36Y70         LUT2 (Prop_lut2_I0_O)        0.303    12.536 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.536    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U_n_40
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.049 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.049    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0_n_4
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.166 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.166    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1_n_4
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.283    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2_n_4
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.400    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3_n_4
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.723 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__4/O[1]
                         net (fo=1, routed)           0.829    14.552    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2[15]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.306    14.858 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2/O
                         net (fo=28, routed)          0.636    15.494    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2_n_4
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.618 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4/O
                         net (fo=1, routed)           0.000    15.618    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4_n_4
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.168 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.168    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1_n_4
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.282    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1_n_4
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.505 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.505    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_fu_216_p2[8]
    SLICE_X41Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.467    22.646    design_1_i/cnn_0/inst/grp_soft_max_fu_754/ap_clk
    SLICE_X41Y78         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[8]/C
                         clock pessimism              0.229    22.875    
                         clock uncertainty           -0.302    22.573    
    SLICE_X41Y78         FDRE (Setup_fdre_C_D)        0.062    22.635    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[8]
  -------------------------------------------------------------------
                         required time                         22.635    
                         arrival time                         -16.505    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.480ns  (logic 9.764ns (72.431%)  route 3.716ns (27.569%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.728     3.022    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1_n_110
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.748 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2/P[0]
                         net (fo=2, routed)           1.338    10.085    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2_n_109
    SLICE_X35Y65         LUT2 (Prop_lut2_I0_O)        0.124    10.209 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.209    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3_n_4
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.759 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.759    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_n_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.873 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.873    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.987 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.987    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1_n_4
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.321 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__2/O[1]
                         net (fo=2, routed)           0.912    12.233    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_lo_s_V_fu_518_p4[4]
    SLICE_X36Y70         LUT2 (Prop_lut2_I0_O)        0.303    12.536 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.536    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U_n_40
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.049 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.049    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0_n_4
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.166 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.166    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1_n_4
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.283    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2_n_4
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.400    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3_n_4
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.723 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__4/O[1]
                         net (fo=1, routed)           0.829    14.552    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2[15]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.306    14.858 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2/O
                         net (fo=28, routed)          0.636    15.494    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2_n_4
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.618 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4/O
                         net (fo=1, routed)           0.000    15.618    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4_n_4
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.168 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.168    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1_n_4
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.502 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.502    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_fu_216_p2[5]
    SLICE_X41Y77         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.465    22.644    design_1_i/cnn_0/inst/grp_soft_max_fu_754/ap_clk
    SLICE_X41Y77         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[5]/C
                         clock pessimism              0.229    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)        0.062    22.633    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[5]
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                         -16.502    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.459ns  (logic 9.743ns (72.388%)  route 3.716ns (27.612%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.728     3.022    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1_n_110
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.748 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2/P[0]
                         net (fo=2, routed)           1.338    10.085    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2_n_109
    SLICE_X35Y65         LUT2 (Prop_lut2_I0_O)        0.124    10.209 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.209    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3_n_4
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.759 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.759    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_n_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.873 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.873    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.987 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.987    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1_n_4
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.321 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__2/O[1]
                         net (fo=2, routed)           0.912    12.233    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_lo_s_V_fu_518_p4[4]
    SLICE_X36Y70         LUT2 (Prop_lut2_I0_O)        0.303    12.536 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.536    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U_n_40
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.049 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.049    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0_n_4
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.166 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.166    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1_n_4
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.283    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2_n_4
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.400    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3_n_4
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.723 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__4/O[1]
                         net (fo=1, routed)           0.829    14.552    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2[15]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.306    14.858 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2/O
                         net (fo=28, routed)          0.636    15.494    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2_n_4
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.618 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4/O
                         net (fo=1, routed)           0.000    15.618    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4_n_4
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.168 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.168    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1_n_4
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.481 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.481    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_fu_216_p2[7]
    SLICE_X41Y77         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.465    22.644    design_1_i/cnn_0/inst/grp_soft_max_fu_754/ap_clk
    SLICE_X41Y77         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[7]/C
                         clock pessimism              0.229    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)        0.062    22.633    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[7]
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                         -16.481    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.385ns  (logic 9.669ns (72.235%)  route 3.716ns (27.765%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.728     3.022    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1_n_110
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.748 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2/P[0]
                         net (fo=2, routed)           1.338    10.085    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2_n_109
    SLICE_X35Y65         LUT2 (Prop_lut2_I0_O)        0.124    10.209 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.209    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3_n_4
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.759 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.759    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_n_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.873 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.873    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.987 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.987    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1_n_4
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.321 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__2/O[1]
                         net (fo=2, routed)           0.912    12.233    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_lo_s_V_fu_518_p4[4]
    SLICE_X36Y70         LUT2 (Prop_lut2_I0_O)        0.303    12.536 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.536    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U_n_40
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.049 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.049    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0_n_4
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.166 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.166    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1_n_4
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.283    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2_n_4
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.400    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3_n_4
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.723 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__4/O[1]
                         net (fo=1, routed)           0.829    14.552    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2[15]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.306    14.858 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2/O
                         net (fo=28, routed)          0.636    15.494    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2_n_4
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.618 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4/O
                         net (fo=1, routed)           0.000    15.618    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4_n_4
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.168 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.168    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1_n_4
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.407 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.407    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_fu_216_p2[6]
    SLICE_X41Y77         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.465    22.644    design_1_i/cnn_0/inst/grp_soft_max_fu_754/ap_clk
    SLICE_X41Y77         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[6]/C
                         clock pessimism              0.229    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)        0.062    22.633    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[6]
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                         -16.407    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.369ns  (logic 9.653ns (72.202%)  route 3.716ns (27.798%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.728     3.022    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1_n_110
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.748 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2/P[0]
                         net (fo=2, routed)           1.338    10.085    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2_n_109
    SLICE_X35Y65         LUT2 (Prop_lut2_I0_O)        0.124    10.209 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.209    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_i_3_n_4
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.759 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.759    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry_n_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.873 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.873    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__0_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.987 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.987    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__1_n_4
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.321 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2_carry__2/O[1]
                         net (fo=2, routed)           0.912    12.233    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_lo_s_V_fu_518_p4[4]
    SLICE_X36Y70         LUT2 (Prop_lut2_I0_O)        0.303    12.536 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.536    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U_n_40
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.049 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.049    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__0_n_4
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.166 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.166    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__1_n_4
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.283    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__2_n_4
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.400    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__3_n_4
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.723 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/y_l_V_fu_528_p2_carry__4/O[1]
                         net (fo=1, routed)           0.829    14.552    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/y_l_V_fu_528_p2[15]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.306    14.858 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2/O
                         net (fo=28, routed)          0.636    15.494    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/p_Val2_4_reg_298[13]_i_2_n_4
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.618 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4/O
                         net (fo=1, routed)           0.000    15.618    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303[3]_i_4_n_4
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.168 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.168    design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[3]_i_1_n_4
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.391 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_kbM_rom_U/sum_V_reg_303_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.391    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_fu_216_p2[4]
    SLICE_X41Y77         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        1.465    22.644    design_1_i/cnn_0/inst/grp_soft_max_fu_754/ap_clk
    SLICE_X41Y77         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[4]/C
                         clock pessimism              0.229    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)        0.062    22.633    design_1_i/cnn_0/inst/grp_soft_max_fu_754/sum_V_reg_303_reg[4]
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                         -16.391    
  -------------------------------------------------------------------
                         slack                                  6.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[20].bram_wrdata_int_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.837%)  route 0.222ns (61.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.558     0.894    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[20].bram_wrdata_int_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[20].bram_wrdata_int_reg[20]/Q
                         net (fo=1, routed)           0.222     1.257    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.866     1.232    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.951    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.247    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.899%)  route 0.157ns (55.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X49Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.157     1.176    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[30]
    SLICE_X50Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.821     1.187    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X50Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.005     1.157    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.645%)  route 0.206ns (59.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X49Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.206     1.238    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[29]
    SLICE_X51Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.821     1.187    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X51Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.066     1.218    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.552     0.888    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X50Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/Q
                         net (fo=2, routed)           0.156     1.192    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rid[5]
    SLICE_X49Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X49Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.013     1.168    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.118%)  route 0.249ns (63.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.554     0.890    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X33Y85         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/Q
                         net (fo=1, routed)           0.249     1.280    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.858     1.224    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.943    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.239    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.295%)  route 0.186ns (55.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.552     0.888    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X50Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/Q
                         net (fo=2, routed)           0.186     1.222    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rid[10]
    SLICE_X47Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X47Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[45]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.023     1.178    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/divisor0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/cnn_sdiv_22ns_14slbW_div_u_0/divisor0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.212ns (50.613%)  route 0.207ns (49.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.543     0.879    design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/ap_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/divisor0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/divisor0_reg[5]/Q
                         net (fo=2, routed)           0.207     1.249    design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/divisor0_reg_n_4_[5]
    SLICE_X48Y81         LUT3 (Prop_lut3_I2_O)        0.048     1.297 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/divisor0[5]_i_1/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/cnn_sdiv_22ns_14slbW_div_u_0/divisor0_reg[13]_0[4]
    SLICE_X48Y81         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/cnn_sdiv_22ns_14slbW_div_u_0/divisor0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.815     1.181    design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/cnn_sdiv_22ns_14slbW_div_u_0/ap_clk
    SLICE_X48Y81         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/cnn_sdiv_22ns_14slbW_div_u_0/divisor0_reg[5]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X48Y81         FDRE (Hold_fdre_C_D)         0.107     1.253    design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/cnn_sdiv_22ns_14slbW_div_u_0/divisor0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/divisor0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/cnn_sdiv_22ns_14slbW_div_u_0/divisor0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.838%)  route 0.220ns (54.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.547     0.883    design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/ap_clk
    SLICE_X51Y83         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/divisor0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/divisor0_reg[11]/Q
                         net (fo=2, routed)           0.220     1.243    design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/divisor0_reg_n_4_[11]
    SLICE_X48Y83         LUT3 (Prop_lut3_I2_O)        0.045     1.288 r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/divisor0[11]_i_1/O
                         net (fo=1, routed)           0.000     1.288    design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/cnn_sdiv_22ns_14slbW_div_u_0/divisor0_reg[13]_0[10]
    SLICE_X48Y83         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/cnn_sdiv_22ns_14slbW_div_u_0/divisor0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.817     1.183    design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/cnn_sdiv_22ns_14slbW_div_u_0/ap_clk
    SLICE_X48Y83         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/cnn_sdiv_22ns_14slbW_div_u_0/divisor0_reg[11]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)         0.091     1.239    design_1_i/cnn_0/inst/grp_soft_max_fu_754/cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/cnn_sdiv_22ns_14slbW_div_u_0/divisor0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.527%)  route 0.222ns (63.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.558     0.894    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/Q
                         net (fo=1, routed)           0.222     1.244    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[14]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.866     1.232    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.951    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.242     1.193    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.655%)  route 0.174ns (48.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X39Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/Q
                         net (fo=4, routed)           0.174     1.290    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_artarget_hot[0]
    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.335    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar_n_12
    SLICE_X38Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3308, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aclk
    SLICE_X38Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.121     1.277    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y30  design_1_i/cnn_0/inst/conv_1_input_V_U/cnn_conv_1_input_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y24  design_1_i/cnn_0/inst/max_pool_1_out_V_U/cnn_max_pool_1_ouqcK_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13  design_1_i/cnn_0/inst/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y16  design_1_i/cnn_0/inst/max_pool_2_out_V_U/cnn_max_pool_2_ourcU_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14  design_1_i/cnn_0/inst/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9   design_1_i/cnn_0/inst/conv_2_out_V_U/cnn_conv_2_out_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y19  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y19  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_15_0_0__22/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_15_0_0__24/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_15_0_0__4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_15_0_0__6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y61  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_31_0_0__11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y61  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_31_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y61  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_31_0_0__3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y61  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_31_0_0__4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y86  design_1_i/cnn_0/inst/prediction_V_U/cnn_dense_array_V_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y86  design_1_i/cnn_0/inst/prediction_V_U/cnn_dense_array_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y80  design_1_i/cnn_0/inst/dense_array_V_U/cnn_dense_array_V_ram_U/ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y80  design_1_i/cnn_0/inst/dense_array_V_U/cnn_dense_array_V_ram_U/ram_reg_0_15_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y80  design_1_i/cnn_0/inst/dense_array_V_U/cnn_dense_array_V_ram_U/ram_reg_0_15_6_6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y80  design_1_i/cnn_0/inst/dense_array_V_U/cnn_dense_array_V_ram_U/ram_reg_0_15_7_7/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y80  design_1_i/cnn_0/inst/dense_array_V_U/cnn_dense_array_V_ram_U/ram_reg_0_15_8_8/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y80  design_1_i/cnn_0/inst/dense_array_V_U/cnn_dense_array_V_ram_U/ram_reg_0_15_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y86  design_1_i/cnn_0/inst/prediction_V_U/cnn_dense_array_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y86  design_1_i/cnn_0/inst/prediction_V_U/cnn_dense_array_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y86  design_1_i/cnn_0/inst/prediction_V_U/cnn_dense_array_V_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y86  design_1_i/cnn_0/inst/prediction_V_U/cnn_dense_array_V_ram_U/ram_reg_0_15_10_10/SP/CLK



