$date
	Sun May 18 10:50:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module data_memory_tb $end
$var wire 32 ! out_data [31:0] $end
$var reg 1 " clk $end
$var reg 32 # in_address [31:0] $end
$var reg 32 $ in_write_data [31:0] $end
$var reg 1 % in_write_enable $end
$var reg 1 & reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 32 ' in_address [31:0] $end
$var wire 32 ( in_write_data [31:0] $end
$var wire 1 % in_write_enable $end
$var wire 1 & reset $end
$var wire 32 ) out_data [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
bx )
bx (
bx '
1&
x%
bx $
bx #
0"
bx !
$end
#5
1"
#10
b0 !
b0 )
b1000000 *
0"
b0 $
b0 (
b0 #
b0 '
0%
0&
#15
b1000000 *
1"
#20
0"
b1010 $
b1010 (
1%
#25
b1010 !
b1010 )
b1000000 *
1"
#30
b0 !
b0 )
0"
b1 #
b1 '
b10100 $
b10100 (
#35
b10100 !
b10100 )
b1000000 *
1"
#40
0"
#45
b10100 !
b10100 )
b1000000 *
1"
#50
0"
#55
b10100 !
b10100 )
b1000000 *
1"
#60
0"
#65
b10100 !
b10100 )
b1000000 *
1"
#70
0"
#75
b10100 !
b10100 )
b1000000 *
1"
#80
0"
#85
b10100 !
b10100 )
b1000000 *
1"
#90
0"
#95
b10100 !
b10100 )
b1000000 *
1"
#100
0"
