0.7
2020.2
May 22 2025
00:13:55
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_5_mux_4_1/project_5_mux_4_1.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_5_mux_4_1/project_5_mux_4_1.srcs/sim_1/new/mux_4_1_tb.sv,1758722122,systemVerilog,,,,mux_4_1_tb,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_5_mux_4_1/project_5_mux_4_1.srcs/sources_1/new/mux_4_1.v,1758368008,verilog,,,,mux_4_1,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
