\doxysection{GPIO Register Offsets }
\hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s}{}\label{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s}\index{GPIO Register Offsets@{GPIO Register Offsets}}


Offsets for specific control and data registers.  


\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_gabd2bf74240b288f8d42e6e6aa157ba52}{GPIO\+\_\+\+MODER\+\_\+\+OFFSET}}~0x00
\begin{DoxyCompactList}\small\item\em GPIO mode register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 158. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_ga2a111ee9e5845dcba61cf1d7fe0eb43f}{GPIO\+\_\+\+AFRL\+\_\+\+OFFSET}}~0x20
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_gafdfc1903c8131e8c47c81bc89401f12e}{GPIO\+\_\+\+AFRH\+\_\+\+OFFSET}}~0x24
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_ga424a9ba00d1b8767830a4ba2876b81b7}{GPIO\+\_\+\+OTYPER\+\_\+\+OFFSET}}~0x04
\begin{DoxyCompactList}\small\item\em GPIO output type register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 158. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_ga84120440ba15610fb77bf33f6b6ff0dc}{GPIO\+\_\+\+PUPDR\+\_\+\+OFFSET}}~0x0C
\begin{DoxyCompactList}\small\item\em GPIO pull-\/up/pull-\/down register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 159. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_gaf540e84125f7b294a9c848c9aadb1c5b}{GPIO\+\_\+\+IDR\+\_\+\+OFFSET}}~0x10
\begin{DoxyCompactList}\small\item\em GPIO input data register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 160. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_gaa3e399f4df7c85cf125eda0d604170ac}{GPIO\+\_\+\+ODR\+\_\+\+OFFSET}}~0x14
\begin{DoxyCompactList}\small\item\em GPIO output data register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 160. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_gab59269075e8b69c81512c1cd3627e07c}{GPIO\+\_\+\+BSRR\+\_\+\+OFFSET}}~0x18
\begin{DoxyCompactList}\small\item\em GPIO bit set/reset register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 161. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Offsets for specific control and data registers. 



\label{doc-define-members}
\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_gafdfc1903c8131e8c47c81bc89401f12e}\index{GPIO Register Offsets@{GPIO Register Offsets}!GPIO\_AFRH\_OFFSET@{GPIO\_AFRH\_OFFSET}}
\index{GPIO\_AFRH\_OFFSET@{GPIO\_AFRH\_OFFSET}!GPIO Register Offsets@{GPIO Register Offsets}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_OFFSET}{GPIO\_AFRH\_OFFSET}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_gafdfc1903c8131e8c47c81bc89401f12e} 
\#define GPIO\+\_\+\+AFRH\+\_\+\+OFFSET~0x24}

\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_ga2a111ee9e5845dcba61cf1d7fe0eb43f}\index{GPIO Register Offsets@{GPIO Register Offsets}!GPIO\_AFRL\_OFFSET@{GPIO\_AFRL\_OFFSET}}
\index{GPIO\_AFRL\_OFFSET@{GPIO\_AFRL\_OFFSET}!GPIO Register Offsets@{GPIO Register Offsets}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_OFFSET}{GPIO\_AFRL\_OFFSET}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_ga2a111ee9e5845dcba61cf1d7fe0eb43f} 
\#define GPIO\+\_\+\+AFRL\+\_\+\+OFFSET~0x20}

\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_gab59269075e8b69c81512c1cd3627e07c}\index{GPIO Register Offsets@{GPIO Register Offsets}!GPIO\_BSRR\_OFFSET@{GPIO\_BSRR\_OFFSET}}
\index{GPIO\_BSRR\_OFFSET@{GPIO\_BSRR\_OFFSET}!GPIO Register Offsets@{GPIO Register Offsets}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_OFFSET}{GPIO\_BSRR\_OFFSET}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_gab59269075e8b69c81512c1cd3627e07c} 
\#define GPIO\+\_\+\+BSRR\+\_\+\+OFFSET~0x18}



GPIO bit set/reset register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 161. 

\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_gaf540e84125f7b294a9c848c9aadb1c5b}\index{GPIO Register Offsets@{GPIO Register Offsets}!GPIO\_IDR\_OFFSET@{GPIO\_IDR\_OFFSET}}
\index{GPIO\_IDR\_OFFSET@{GPIO\_IDR\_OFFSET}!GPIO Register Offsets@{GPIO Register Offsets}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_OFFSET}{GPIO\_IDR\_OFFSET}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_gaf540e84125f7b294a9c848c9aadb1c5b} 
\#define GPIO\+\_\+\+IDR\+\_\+\+OFFSET~0x10}



GPIO input data register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 160. 

\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_gabd2bf74240b288f8d42e6e6aa157ba52}\index{GPIO Register Offsets@{GPIO Register Offsets}!GPIO\_MODER\_OFFSET@{GPIO\_MODER\_OFFSET}}
\index{GPIO\_MODER\_OFFSET@{GPIO\_MODER\_OFFSET}!GPIO Register Offsets@{GPIO Register Offsets}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODER\_OFFSET}{GPIO\_MODER\_OFFSET}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_gabd2bf74240b288f8d42e6e6aa157ba52} 
\#define GPIO\+\_\+\+MODER\+\_\+\+OFFSET~0x00}



GPIO mode register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 158. 

\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_gaa3e399f4df7c85cf125eda0d604170ac}\index{GPIO Register Offsets@{GPIO Register Offsets}!GPIO\_ODR\_OFFSET@{GPIO\_ODR\_OFFSET}}
\index{GPIO\_ODR\_OFFSET@{GPIO\_ODR\_OFFSET}!GPIO Register Offsets@{GPIO Register Offsets}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_OFFSET}{GPIO\_ODR\_OFFSET}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_gaa3e399f4df7c85cf125eda0d604170ac} 
\#define GPIO\+\_\+\+ODR\+\_\+\+OFFSET~0x14}



GPIO output data register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 160. 

\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_ga424a9ba00d1b8767830a4ba2876b81b7}\index{GPIO Register Offsets@{GPIO Register Offsets}!GPIO\_OTYPER\_OFFSET@{GPIO\_OTYPER\_OFFSET}}
\index{GPIO\_OTYPER\_OFFSET@{GPIO\_OTYPER\_OFFSET}!GPIO Register Offsets@{GPIO Register Offsets}}
\doxysubsubsection{\texorpdfstring{GPIO\_OTYPER\_OFFSET}{GPIO\_OTYPER\_OFFSET}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_ga424a9ba00d1b8767830a4ba2876b81b7} 
\#define GPIO\+\_\+\+OTYPER\+\_\+\+OFFSET~0x04}



GPIO output type register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 158. 

\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_ga84120440ba15610fb77bf33f6b6ff0dc}\index{GPIO Register Offsets@{GPIO Register Offsets}!GPIO\_PUPDR\_OFFSET@{GPIO\_PUPDR\_OFFSET}}
\index{GPIO\_PUPDR\_OFFSET@{GPIO\_PUPDR\_OFFSET}!GPIO Register Offsets@{GPIO Register Offsets}}
\doxysubsubsection{\texorpdfstring{GPIO\_PUPDR\_OFFSET}{GPIO\_PUPDR\_OFFSET}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r___o_f_f_s_e_t_s_ga84120440ba15610fb77bf33f6b6ff0dc} 
\#define GPIO\+\_\+\+PUPDR\+\_\+\+OFFSET~0x0C}



GPIO pull-\/up/pull-\/down register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 159. 

