// Seed: 956136782
module module_0;
  wire id_1;
  ;
endmodule
module module_1 ();
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    output logic id_5,
    input wire id_6,
    input tri id_7
);
  always id_5 = id_4;
  reg id_9;
  module_0 modCall_1 ();
  always
    if (1)
      if (1) id_9 <= ~-1 & id_2 - id_9;
      else id_5 = 1;
  always id_5 <= -1'd0;
  assign id_3 = id_9;
  assign id_5 = 1;
endmodule
