// Seed: 1858977794
module module_0 (
    input wor id_0,
    input supply1 id_1
);
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1,
    output tri0 id_2
);
  assign id_0 = id_1;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    output tri1 id_0,
    output supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri0 id_4
);
  not (id_0, id_4);
  module_0(
      id_3, id_3
  );
  assign id_1 = id_4;
endmodule
module module_3 (
    output wand id_0,
    input uwire id_1,
    output wand id_2,
    output tri id_3,
    input wor id_4,
    output wand id_5,
    input tri id_6,
    output supply1 id_7
    , id_10,
    input tri id_8
);
  assign id_3 = 0;
  wire id_11;
  module_0(
      id_8, id_6
  );
  assign id_10 = (1) == id_8 - id_1 - 1;
endmodule
