./sim_define.v

// LIBRARY
-v /home/user/PDK/FE/Verilog_Model/m18gm180s_verilog_081128/m18gm180s_neg.v

//////// GATE ///////////////////
../../../sta/post/prep_data/01.verilog/adder_top.chip_finish.vg

../../../testbench/testbench.v
