vendor_name = ModelSim
source_file = 1, /home/parth/RISCwithPipelining/ALU.vhdl
source_file = 1, /home/parth/RISCwithPipelining/stage6.vhd
source_file = 1, /home/parth/RISCwithPipelining/stage5.vhd
source_file = 1, /home/parth/RISCwithPipelining/stage4.vhd
source_file = 1, /home/parth/RISCwithPipelining/stage3.vhd
source_file = 1, /home/parth/RISCwithPipelining/stage2.vhd
source_file = 1, /home/parth/RISCwithPipelining/stage1.vhd
source_file = 1, /home/parth/RISCwithPipelining/shifter.vhd
source_file = 1, /home/parth/RISCwithPipelining/risc_pipelining.vhd
source_file = 1, /home/parth/RISCwithPipelining/reg_file.vhd
source_file = 1, /home/parth/RISCwithPipelining/memory.vhd
source_file = 1, /home/parth/RISCwithPipelining/lm_sm_fsm.vhd
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/parth/RISCwithPipelining/db/RISC_pipelined.cbx.xml
design_name = hard_block
design_name = risc_pipelining
instance = comp, \clk~input\, clk~input, risc_pipelining, 1
instance = comp, \rst~input\, rst~input, risc_pipelining, 1
