Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 11 12:57:29 2023
| Host         : LAPTOP-HKFFG58C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file x7seg_Top_2_timing_summary_routed.rpt -pb x7seg_Top_2_timing_summary_routed.pb -rpx x7seg_Top_2_timing_summary_routed.rpx -warn_on_violation
| Design       : x7seg_Top_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.406        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.406        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 1.806ns (70.085%)  route 0.771ns (29.915%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  x7/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.557    x7/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.891 r  x7/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.891    x7/clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.588    15.011    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[17]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    x7/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.785ns (69.839%)  route 0.771ns (30.161%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  x7/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.557    x7/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  x7/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.870    x7/clkdiv_reg[16]_i_1_n_4
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.588    15.011    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[19]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    x7/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 1.711ns (68.940%)  route 0.771ns (31.060%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  x7/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.557    x7/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.796 r  x7/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.796    x7/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.588    15.011    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[18]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    x7/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.517ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 1.695ns (68.738%)  route 0.771ns (31.262%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  x7/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.557    x7/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.780 r  x7/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.780    x7/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.588    15.011    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[16]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    x7/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  7.517    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.768 r  x7/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.768    x7/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.588    15.011    x7/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.062    15.312    x7/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.747 r  x7/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.747    x7/clkdiv_reg[12]_i_1_n_4
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.588    15.011    x7/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[15]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.062    15.312    x7/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.597ns (67.702%)  route 0.762ns (32.298%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.673 r  x7/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.673    x7/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.588    15.011    x7/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[14]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.062    15.312    x7/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.581ns (67.481%)  route 0.762ns (32.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.657 r  x7/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.657    x7/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.588    15.011    x7/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[12]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.062    15.312    x7/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.578ns (67.440%)  route 0.762ns (32.560%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.654 r  x7/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.654    x7/clkdiv_reg[8]_i_1_n_6
    SLICE_X0Y73          FDRE                                         r  x7/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.013    x7/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x7/clkdiv_reg[9]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.062    15.314    x7/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 x7/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.557ns (67.145%)  route 0.762ns (32.855%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  x7/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.532    x7/clkdiv_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.633 r  x7/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.633    x7/clkdiv_reg[8]_i_1_n_4
    SLICE_X0Y73          FDRE                                         r  x7/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.013    x7/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x7/clkdiv_reg[11]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.062    15.314    x7/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  7.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  x7/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    x7/clkdiv_reg_n_0_[0]
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  x7/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.872    x7/clkdiv[0]_i_2_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.942 r  x7/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    x7/clkdiv_reg[0]_i_1_n_7
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    x7/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    x7/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  x7/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.828    x7/clkdiv_reg_n_0_[12]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.943 r  x7/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    x7/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    x7/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[12]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    x7/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    x7/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  x7/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  x7/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.831    x7/clkdiv_reg_n_0_[4]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  x7/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    x7/clkdiv_reg[4]_i_1_n_7
    SLICE_X0Y72          FDRE                                         r  x7/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     2.029    x7/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  x7/clkdiv_reg[4]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    x7/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    x7/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x7/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  x7/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.176     1.829    x7/clkdiv_reg_n_0_[8]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.944 r  x7/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    x7/clkdiv_reg[8]_i_1_n_7
    SLICE_X0Y73          FDRE                                         r  x7/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    x7/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x7/clkdiv_reg[8]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    x7/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  x7/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    x7/clkdiv_reg_n_0_[0]
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  x7/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.872    x7/clkdiv[0]_i_2_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.978 r  x7/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.978    x7/clkdiv_reg[0]_i_1_n_6
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[1]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    x7/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    x7/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  x7/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.828    x7/clkdiv_reg_n_0_[12]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.979 r  x7/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    x7/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    x7/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[13]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    x7/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    x7/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  x7/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  x7/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.831    x7/clkdiv_reg_n_0_[4]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.982 r  x7/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    x7/clkdiv_reg[4]_i_1_n_6
    SLICE_X0Y72          FDRE                                         r  x7/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     2.029    x7/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  x7/clkdiv_reg[5]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    x7/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    x7/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x7/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  x7/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.176     1.829    x7/clkdiv_reg_n_0_[8]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.980 r  x7/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.980    x7/clkdiv_reg[8]_i_1_n_6
    SLICE_X0Y73          FDRE                                         r  x7/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    x7/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x7/clkdiv_reg[9]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    x7/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  x7/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    x7/clkdiv_reg_n_0_[0]
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  x7/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.872    x7/clkdiv[0]_i_2_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.018 r  x7/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.018    x7/clkdiv_reg[0]_i_1_n_5
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    x7/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  x7/clkdiv_reg[2]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    x7/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.332ns (65.297%)  route 0.176ns (34.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    x7/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  x7/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.828    x7/clkdiv_reg_n_0_[12]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.019 r  x7/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.019    x7/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    x7/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  x7/clkdiv_reg[14]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    x7/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     x7/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     x7/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     x7/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     x7/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     x7/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     x7/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     x7/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     x7/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     x7/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     x7/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     x7/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     x7/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     x7/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     x7/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     x7/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     x7/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     x7/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     x7/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     x7/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     x7/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     x7/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     x7/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     x7/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     x7/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     x7/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     x7/clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     x7/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     x7/clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     x7/clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.765ns  (logic 5.363ns (38.965%)  route 8.401ns (61.035%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    x7/SW_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     5.765    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.212     5.977 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.640     6.618    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.293     6.911 r  x7/A2G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.102    10.012    A2G_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    13.765 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.765    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.065ns  (logic 5.194ns (39.756%)  route 7.871ns (60.244%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    x7/SW_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     5.765    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.212     5.977 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.729     6.706    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.299     7.005 r  x7/A2G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.483     9.488    A2G_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.065 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.065    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.052ns  (logic 5.386ns (41.269%)  route 7.665ns (58.731%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    x7/SW_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     5.765    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.212     5.977 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.729     6.706    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I1_O)        0.328     7.034 r  x7/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.277     9.311    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.740    13.052 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.052    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.050ns  (logic 5.313ns (40.714%)  route 7.737ns (59.286%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    x7/SW_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 f  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     5.765    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.212     5.977 f  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.644     6.622    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I1_O)        0.294     6.916 r  x7/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.433     9.349    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701    13.050 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.050    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            A2G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.046ns  (logic 5.173ns (39.648%)  route 7.873ns (60.352%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    x7/SW_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     5.765    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.212     5.977 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.724     6.701    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I2_O)        0.299     7.000 r  x7/A2G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.490     9.491    A2G_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.046 r  A2G_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.046    A2G[5]
    R10                                                               r  A2G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.415ns  (logic 5.178ns (41.704%)  route 7.238ns (58.296%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    x7/SW_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     5.765    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.212     5.977 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.640     6.618    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.299     6.917 r  x7/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.938     8.855    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.415 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.415    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.140ns  (logic 5.151ns (42.425%)  route 6.990ns (57.575%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    x7/SW_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     5.765    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.212     5.977 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.644     6.622    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I4_O)        0.299     6.921 r  x7/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.686     8.607    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.140 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.140    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 1.710ns (64.148%)  route 0.956ns (35.852%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.321     0.581    x7/SW_IBUF[4]
    SLICE_X1Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.626 r  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.626    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.062     0.688 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.283     0.971    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I4_O)        0.108     1.079 r  x7/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.351     1.431    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.665 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.665    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.793ns  (logic 1.737ns (62.180%)  route 1.056ns (37.820%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.321     0.581    x7/SW_IBUF[4]
    SLICE_X1Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.626 r  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.626    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.062     0.688 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.282     0.970    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.108     1.078 r  x7/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.453     1.532    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.793 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.793    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.952ns  (logic 1.641ns (55.600%)  route 1.310ns (44.400%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.405     0.655    x7/SW_IBUF[10]
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.045     0.700 r  x7/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.294     0.994    x7/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y74          LUT5 (Prop_lut5_I2_O)        0.043     1.037 r  x7/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.611     1.648    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.303     2.952 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.952    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            A2G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.982ns  (logic 1.596ns (53.529%)  route 1.386ns (46.471%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.405     0.655    x7/SW_IBUF[10]
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.045     0.700 r  x7/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.294     0.994    x7/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y74          LUT5 (Prop_lut5_I1_O)        0.045     1.039 r  x7/A2G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.686     1.725    A2G_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.982 r  A2G_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.982    A2G[5]
    R10                                                               r  A2G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.995ns  (logic 1.617ns (53.995%)  route 1.378ns (46.005%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.405     0.655    x7/SW_IBUF[10]
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.045     0.700 r  x7/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.294     0.994    x7/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y74          LUT5 (Prop_lut5_I1_O)        0.045     1.039 r  x7/A2G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.679     1.718    A2G_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.995 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.995    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.020ns  (logic 1.741ns (57.638%)  route 1.279ns (42.362%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.321     0.581    x7/SW_IBUF[4]
    SLICE_X1Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.626 f  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.626    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.062     0.688 f  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.283     0.971    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I1_O)        0.112     1.083 r  x7/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.675     1.759    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.261     3.020 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.020    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.351ns  (logic 1.791ns (53.452%)  route 1.560ns (46.548%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.321     0.581    x7/SW_IBUF[4]
    SLICE_X1Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.626 r  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.626    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.062     0.688 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.282     0.970    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.111     1.081 r  x7/A2G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.957     2.038    A2G_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     3.351 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.351    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.240ns  (logic 4.098ns (40.015%)  route 6.142ns (59.985%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  x7/clkdiv_reg[18]/Q
                         net (fo=15, routed)          1.044     6.807    x7/sel0[1]
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.124     6.931 r  x7/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.099    12.030    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.548 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.548    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.979ns  (logic 4.837ns (48.476%)  route 5.142ns (51.524%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  x7/clkdiv_reg[18]/Q
                         net (fo=15, routed)          1.400     7.163    x7/sel0[1]
    SLICE_X1Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.287 r  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.287    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.212     7.499 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.640     8.139    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.293     8.432 r  x7/A2G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.102    11.534    A2G_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    15.286 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.286    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.279ns  (logic 4.668ns (50.306%)  route 4.611ns (49.694%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  x7/clkdiv_reg[18]/Q
                         net (fo=15, routed)          1.400     7.163    x7/sel0[1]
    SLICE_X1Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.287 r  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.287    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.212     7.499 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.729     8.228    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.299     8.527 r  x7/A2G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.483    11.010    A2G_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.587 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.587    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.266ns  (logic 4.860ns (52.453%)  route 4.406ns (47.547%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  x7/clkdiv_reg[18]/Q
                         net (fo=15, routed)          1.400     7.163    x7/sel0[1]
    SLICE_X1Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.287 r  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.287    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.212     7.499 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.729     8.228    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I1_O)        0.328     8.556 r  x7/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.277    10.833    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.740    14.574 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.574    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.264ns  (logic 4.787ns (51.674%)  route 4.477ns (48.326%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  x7/clkdiv_reg[18]/Q
                         net (fo=15, routed)          1.400     7.163    x7/sel0[1]
    SLICE_X1Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.287 f  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.287    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.212     7.499 f  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.644     8.143    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I1_O)        0.294     8.437 r  x7/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.433    10.871    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701    14.572 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.572    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.260ns  (logic 4.646ns (50.177%)  route 4.614ns (49.823%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  x7/clkdiv_reg[18]/Q
                         net (fo=15, routed)          1.400     7.163    x7/sel0[1]
    SLICE_X1Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.287 r  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.287    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.212     7.499 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.724     8.223    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I2_O)        0.299     8.522 r  x7/A2G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.490    11.012    A2G_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.568 r  A2G_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.568    A2G[5]
    R10                                                               r  A2G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.630ns  (logic 4.652ns (53.904%)  route 3.978ns (46.096%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  x7/clkdiv_reg[18]/Q
                         net (fo=15, routed)          1.400     7.163    x7/sel0[1]
    SLICE_X1Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.287 r  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.287    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.212     7.499 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.640     8.139    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.299     8.438 r  x7/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.938    10.377    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.937 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.937    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.355ns  (logic 4.625ns (55.352%)  route 3.730ns (44.648%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  x7/clkdiv_reg[18]/Q
                         net (fo=15, routed)          1.400     7.163    x7/sel0[1]
    SLICE_X1Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.287 r  x7/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.287    x7/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I0_O)      0.212     7.499 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.644     8.143    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I4_O)        0.299     8.442 r  x7/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.686    10.129    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.662 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.662    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 4.368ns (53.853%)  route 3.743ns (46.147%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  x7/clkdiv_reg[18]/Q
                         net (fo=15, routed)          0.860     6.623    x7/sel0[1]
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.152     6.775 r  x7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.883     9.659    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760    13.419 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.419    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.923ns  (logic 4.365ns (55.097%)  route 3.558ns (44.903%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  x7/clkdiv_reg[18]/Q
                         net (fo=15, routed)          1.044     6.807    x7/sel0[1]
    SLICE_X1Y75          LUT3 (Prop_lut3_I2_O)        0.153     6.960 r  x7/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.514     9.474    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756    13.231 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.231    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x7/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.437ns (68.152%)  route 0.671ns (31.848%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  x7/clkdiv_reg[19]/Q
                         net (fo=18, routed)          0.242     1.893    x7/sel0[2]
    SLICE_X0Y76          LUT3 (Prop_lut3_I2_O)        0.045     1.938 r  x7/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.430     2.368    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.618 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.618    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.503ns (68.572%)  route 0.689ns (31.428%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  x7/clkdiv_reg[19]/Q
                         net (fo=18, routed)          0.242     1.893    x7/sel0[2]
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.045     1.938 r  x7/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.447     2.385    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.317     3.703 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.703    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.422ns (62.742%)  route 0.845ns (37.258%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  x7/clkdiv_reg[17]/Q
                         net (fo=15, routed)          0.208     1.859    x7/sel0[0]
    SLICE_X0Y76          LUT3 (Prop_lut3_I2_O)        0.045     1.904 r  x7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.637     2.541    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.777 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.777    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.511ns (65.205%)  route 0.806ns (34.795%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  x7/clkdiv_reg[19]/Q
                         net (fo=18, routed)          0.109     1.761    x7/sel0[2]
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.051     1.812 r  x7/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.697     2.509    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.319     3.828 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.828    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.461ns (62.973%)  route 0.859ns (37.027%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  x7/clkdiv_reg[17]/Q
                         net (fo=15, routed)          0.209     1.860    x7/sel0[0]
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.045     1.905 r  x7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.650     2.555    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.830 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.830    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.593ns (68.329%)  route 0.739ns (31.671%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  x7/clkdiv_reg[18]/Q
                         net (fo=15, routed)          0.104     1.755    x7/sel0[1]
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.800 r  x7/A2G_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.800    x7/A2G_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I1_O)      0.065     1.865 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.283     2.148    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I4_O)        0.108     2.256 r  x7/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.608    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.842 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.842    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.487ns (60.729%)  route 0.962ns (39.271%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  x7/clkdiv_reg[17]/Q
                         net (fo=15, routed)          0.208     1.859    x7/sel0[0]
    SLICE_X0Y76          LUT3 (Prop_lut3_I2_O)        0.048     1.907 r  x7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.754     2.661    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.959 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.959    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.620ns (65.878%)  route 0.839ns (34.122%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  x7/clkdiv_reg[18]/Q
                         net (fo=15, routed)          0.104     1.755    x7/sel0[1]
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.800 r  x7/A2G_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.800    x7/A2G_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I1_O)      0.065     1.865 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.282     2.147    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.108     2.255 r  x7/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.453     2.709    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.970 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.970    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.510ns (58.727%)  route 1.061ns (41.273%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  x7/clkdiv_reg[17]/Q
                         net (fo=15, routed)          0.209     1.860    x7/sel0[0]
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.049     1.909 r  x7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.852     2.761    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     4.081 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.081    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 1.659ns (62.160%)  route 1.010ns (37.840%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    x7/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  x7/clkdiv_reg[18]/Q
                         net (fo=15, routed)          0.104     1.755    x7/sel0[1]
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.800 r  x7/A2G_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.800    x7/A2G_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I1_O)      0.065     1.865 r  x7/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.295     2.160    x7/digit__20[0]
    SLICE_X1Y74          LUT5 (Prop_lut5_I1_O)        0.105     2.265 r  x7/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.611     2.876    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.303     4.179 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.179    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------





