Timing Analyzer report for DE2_115_D8M_RTL
Mon Jan 13 01:57:50 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'CLOCK3_50'
 16. Slow 1200mV 85C Model Setup: 'MIPI_PIXEL_CLK'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'MIPI_PIXEL_CLK'
 20. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 21. Slow 1200mV 85C Model Hold: 'CLOCK3_50'
 22. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 24. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 25. Slow 1200mV 85C Model Recovery: 'MIPI_PIXEL_CLK'
 26. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 28. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 29. Slow 1200mV 85C Model Removal: 'MIPI_PIXEL_CLK'
 30. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 31. Slow 1200mV 85C Model Metastability Summary
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 39. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 40. Slow 1200mV 0C Model Setup: 'CLOCK3_50'
 41. Slow 1200mV 0C Model Setup: 'MIPI_PIXEL_CLK'
 42. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Hold: 'MIPI_PIXEL_CLK'
 44. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 45. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 46. Slow 1200mV 0C Model Hold: 'CLOCK3_50'
 47. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 49. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 50. Slow 1200mV 0C Model Recovery: 'MIPI_PIXEL_CLK'
 51. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 54. Slow 1200mV 0C Model Removal: 'MIPI_PIXEL_CLK'
 55. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 56. Slow 1200mV 0C Model Metastability Summary
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
 63. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 64. Fast 1200mV 0C Model Setup: 'CLOCK3_50'
 65. Fast 1200mV 0C Model Setup: 'MIPI_PIXEL_CLK'
 66. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 67. Fast 1200mV 0C Model Hold: 'MIPI_PIXEL_CLK'
 68. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 69. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
 70. Fast 1200mV 0C Model Hold: 'CLOCK3_50'
 71. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
 73. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 74. Fast 1200mV 0C Model Recovery: 'MIPI_PIXEL_CLK'
 75. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 76. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 77. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
 78. Fast 1200mV 0C Model Removal: 'MIPI_PIXEL_CLK'
 79. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 80. Fast 1200mV 0C Model Metastability Summary
 81. Multicorner Timing Analysis Summary
 82. Board Trace Model Assignments
 83. Input Transition Times
 84. Signal Integrity Metrics (Slow 1200mv 0c Model)
 85. Signal Integrity Metrics (Slow 1200mv 85c Model)
 86. Signal Integrity Metrics (Fast 1200mv 0c Model)
 87. Setup Transfers
 88. Hold Transfers
 89. Recovery Transfers
 90. Removal Transfers
 91. Report TCCS
 92. Report RSKM
 93. Unconstrained Paths Summary
 94. Clock Status Summary
 95. Unconstrained Input Ports
 96. Unconstrained Output Ports
 97. Unconstrained Input Ports
 98. Unconstrained Output Ports
 99. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; DE2_115_D8M_RTL                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.32        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  32.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; DE2_115_D8M_RTL.sdc ; OK     ; Mon Jan 13 01:57:21 2020 ;
+---------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                         ;
+---------------------+------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000   ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK2_50           ; Base ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK2_50 }           ;
; CLOCK3_50           ; Base ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK3_50 }           ;
; CLOCK_50            ; Base ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
; MIPI_PIXEL_CLK      ; Base ; 40.000    ; 25.0 MHz  ; 0.000 ; 20.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { MIPI_PIXEL_CLK }      ;
; VGA_HS              ; Base ; 66666.666 ; 0.02 MHz  ; 0.000 ; 33333.333 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { VGA_HS }              ;
+---------------------+------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 66.5 MHz   ; 66.5 MHz        ; CLOCK2_50           ;      ;
; 72.98 MHz  ; 72.98 MHz       ; altera_reserved_tck ;      ;
; 115.73 MHz ; 115.73 MHz      ; CLOCK_50            ;      ;
; 129.72 MHz ; 129.72 MHz      ; MIPI_PIXEL_CLK      ;      ;
; 159.46 MHz ; 159.46 MHz      ; CLOCK3_50           ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK2_50           ; 4.963  ; 0.000         ;
; CLOCK_50            ; 8.347  ; 0.000         ;
; CLOCK3_50           ; 13.729 ; 0.000         ;
; MIPI_PIXEL_CLK      ; 32.291 ; 0.000         ;
; altera_reserved_tck ; 44.800 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.355 ; 0.000         ;
; MIPI_PIXEL_CLK      ; 0.359 ; 0.000         ;
; CLOCK2_50           ; 0.401 ; 0.000         ;
; CLOCK3_50           ; 0.402 ; 0.000         ;
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK2_50           ; 9.481  ; 0.000         ;
; CLOCK_50            ; 9.592  ; 0.000         ;
; MIPI_PIXEL_CLK      ; 16.484 ; 0.000         ;
; altera_reserved_tck ; 93.676 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.245 ; 0.000         ;
; CLOCK2_50           ; 1.711 ; 0.000         ;
; MIPI_PIXEL_CLK      ; 2.013 ; 0.000         ;
; CLOCK_50            ; 7.924 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+-----------+-----------------+
; Clock               ; Slack     ; End Point TNS   ;
+---------------------+-----------+-----------------+
; CLOCK2_50           ; 9.439     ; 0.000           ;
; CLOCK_50            ; 9.574     ; 0.000           ;
; CLOCK3_50           ; 9.723     ; 0.000           ;
; MIPI_PIXEL_CLK      ; 19.615    ; 0.000           ;
; altera_reserved_tck ; 49.494    ; 0.000           ;
; VGA_HS              ; 66662.456 ; 0.000           ;
+---------------------+-----------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.963 ; FOCUS_ADJ:adl|oB[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 14.927     ;
; 4.965 ; FOCUS_ADJ:adl|oB[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 14.925     ;
; 4.966 ; FOCUS_ADJ:adl|oB[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 14.924     ;
; 4.968 ; FOCUS_ADJ:adl|oB[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 14.922     ;
; 5.177 ; FOCUS_ADJ:adl|oG[2] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 14.715     ;
; 5.179 ; FOCUS_ADJ:adl|oG[2] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 14.713     ;
; 5.180 ; FOCUS_ADJ:adl|oG[2] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 14.712     ;
; 5.182 ; FOCUS_ADJ:adl|oG[2] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 14.710     ;
; 5.198 ; FOCUS_ADJ:adl|oB[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 14.688     ;
; 5.214 ; FOCUS_ADJ:adl|oG[1] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 14.678     ;
; 5.216 ; FOCUS_ADJ:adl|oG[1] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 14.676     ;
; 5.217 ; FOCUS_ADJ:adl|oG[1] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 14.675     ;
; 5.219 ; FOCUS_ADJ:adl|oG[1] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 14.673     ;
; 5.345 ; FOCUS_ADJ:adl|oG[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.553     ;
; 5.347 ; FOCUS_ADJ:adl|oG[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.551     ;
; 5.348 ; FOCUS_ADJ:adl|oG[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.550     ;
; 5.350 ; FOCUS_ADJ:adl|oG[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.548     ;
; 5.412 ; FOCUS_ADJ:adl|oB[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.265      ; 14.911     ;
; 5.412 ; FOCUS_ADJ:adl|oG[2] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 14.476     ;
; 5.428 ; FOCUS_ADJ:adl|oG[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.470     ;
; 5.430 ; FOCUS_ADJ:adl|oG[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.468     ;
; 5.431 ; FOCUS_ADJ:adl|oG[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.467     ;
; 5.433 ; FOCUS_ADJ:adl|oG[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.465     ;
; 5.433 ; FOCUS_ADJ:adl|oB[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.465     ;
; 5.435 ; FOCUS_ADJ:adl|oB[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.463     ;
; 5.436 ; FOCUS_ADJ:adl|oB[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.462     ;
; 5.438 ; FOCUS_ADJ:adl|oB[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.460     ;
; 5.449 ; FOCUS_ADJ:adl|oG[1] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 14.439     ;
; 5.527 ; FOCUS_ADJ:adl|oB[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 14.369     ;
; 5.528 ; FOCUS_ADJ:adl|oB[6] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.370     ;
; 5.530 ; FOCUS_ADJ:adl|oB[6] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.368     ;
; 5.531 ; FOCUS_ADJ:adl|oB[6] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.367     ;
; 5.533 ; FOCUS_ADJ:adl|oB[6] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.365     ;
; 5.560 ; FOCUS_ADJ:adl|oB[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[8].line_buffer_group_u|sram:line_buf_I|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.311      ; 14.809     ;
; 5.580 ; FOCUS_ADJ:adl|oG[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 14.314     ;
; 5.614 ; FOCUS_ADJ:adl|oB[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[1].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.222      ; 14.666     ;
; 5.626 ; FOCUS_ADJ:adl|oG[2] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.267      ; 14.699     ;
; 5.663 ; FOCUS_ADJ:adl|oG[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 14.231     ;
; 5.663 ; FOCUS_ADJ:adl|oG[1] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.267      ; 14.662     ;
; 5.665 ; FOCUS_ADJ:adl|oR[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 14.231     ;
; 5.666 ; FOCUS_ADJ:adl|oG[6] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.232     ;
; 5.667 ; FOCUS_ADJ:adl|oR[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 14.229     ;
; 5.668 ; FOCUS_ADJ:adl|oG[6] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.230     ;
; 5.668 ; FOCUS_ADJ:adl|oR[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 14.228     ;
; 5.668 ; FOCUS_ADJ:adl|oB[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 14.226     ;
; 5.669 ; FOCUS_ADJ:adl|oG[6] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.229     ;
; 5.670 ; FOCUS_ADJ:adl|oR[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 14.226     ;
; 5.671 ; FOCUS_ADJ:adl|oG[6] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.227     ;
; 5.687 ; FOCUS_ADJ:adl|oG[7] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 14.209     ;
; 5.689 ; FOCUS_ADJ:adl|oG[7] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 14.207     ;
; 5.690 ; FOCUS_ADJ:adl|oG[7] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 14.206     ;
; 5.692 ; FOCUS_ADJ:adl|oG[7] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 14.204     ;
; 5.694 ; FOCUS_ADJ:adl|oG[5] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.204     ;
; 5.696 ; FOCUS_ADJ:adl|oG[5] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.202     ;
; 5.697 ; FOCUS_ADJ:adl|oG[5] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.201     ;
; 5.698 ; FOCUS_ADJ:adl|oB[5] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.200     ;
; 5.699 ; FOCUS_ADJ:adl|oG[5] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.199     ;
; 5.700 ; FOCUS_ADJ:adl|oB[5] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.198     ;
; 5.700 ; FOCUS_ADJ:adl|oB[7] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 14.196     ;
; 5.701 ; FOCUS_ADJ:adl|oB[5] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.197     ;
; 5.702 ; FOCUS_ADJ:adl|oB[7] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 14.194     ;
; 5.703 ; FOCUS_ADJ:adl|oB[5] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.195     ;
; 5.703 ; FOCUS_ADJ:adl|oB[7] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 14.193     ;
; 5.705 ; FOCUS_ADJ:adl|oB[7] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 14.191     ;
; 5.727 ; FOCUS_ADJ:adl|oB[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][0][0][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 14.163     ;
; 5.741 ; FOCUS_ADJ:adl|oG[2] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.157     ;
; 5.755 ; FOCUS_ADJ:adl|oB[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[1].line_buffer_group_u|sram:line_buf_I|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.215      ; 14.518     ;
; 5.763 ; FOCUS_ADJ:adl|oB[6] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 14.131     ;
; 5.774 ; FOCUS_ADJ:adl|oG[2] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[8].line_buffer_group_u|sram:line_buf_I|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.313      ; 14.597     ;
; 5.776 ; FOCUS_ADJ:adl|oB[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[10].line_buffer_group_u|sram:line_buf_I|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.277      ; 14.559     ;
; 5.778 ; FOCUS_ADJ:adl|oG[1] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 14.120     ;
; 5.794 ; FOCUS_ADJ:adl|oR[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 14.094     ;
; 5.794 ; FOCUS_ADJ:adl|oG[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.273      ; 14.537     ;
; 5.796 ; FOCUS_ADJ:adl|oR[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 14.092     ;
; 5.797 ; FOCUS_ADJ:adl|oR[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 14.091     ;
; 5.799 ; FOCUS_ADJ:adl|oR[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 14.089     ;
; 5.811 ; FOCUS_ADJ:adl|oG[1] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[8].line_buffer_group_u|sram:line_buf_I|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.313      ; 14.560     ;
; 5.828 ; FOCUS_ADJ:adl|oG[2] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[1].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.224      ; 14.454     ;
; 5.831 ; FOCUS_ADJ:adl|oB[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][0][8][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.143     ; 14.044     ;
; 5.865 ; FOCUS_ADJ:adl|oG[1] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[1].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.224      ; 14.417     ;
; 5.871 ; FOCUS_ADJ:adl|oB[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_I|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.260      ; 14.447     ;
; 5.876 ; FOCUS_ADJ:adl|oR[2] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 14.012     ;
; 5.877 ; FOCUS_ADJ:adl|oG[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.273      ; 14.454     ;
; 5.878 ; FOCUS_ADJ:adl|oR[2] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 14.010     ;
; 5.879 ; FOCUS_ADJ:adl|oR[2] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 14.009     ;
; 5.881 ; FOCUS_ADJ:adl|oR[2] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 14.007     ;
; 5.882 ; FOCUS_ADJ:adl|oB[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.273      ; 14.449     ;
; 5.900 ; FOCUS_ADJ:adl|oR[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 13.992     ;
; 5.901 ; FOCUS_ADJ:adl|oG[6] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 13.993     ;
; 5.909 ; FOCUS_ADJ:adl|oG[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 13.995     ;
; 5.922 ; FOCUS_ADJ:adl|oG[7] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 13.970     ;
; 5.929 ; FOCUS_ADJ:adl|oG[5] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 13.965     ;
; 5.933 ; FOCUS_ADJ:adl|oB[5] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 13.961     ;
; 5.935 ; FOCUS_ADJ:adl|oB[7] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 13.957     ;
; 5.941 ; FOCUS_ADJ:adl|oG[2] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][0][0][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 13.951     ;
; 5.942 ; FOCUS_ADJ:adl|oG[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[8].line_buffer_group_u|sram:line_buf_I|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.319      ; 14.435     ;
; 5.950 ; FOCUS_ADJ:adl|oB[4] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[3].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.241      ; 14.349     ;
; 5.969 ; FOCUS_ADJ:adl|oG[2] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[1].line_buffer_group_u|sram:line_buf_I|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.217      ; 14.306     ;
; 5.977 ; FOCUS_ADJ:adl|oB[6] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.273      ; 14.354     ;
; 5.978 ; FOCUS_ADJ:adl|oG[1] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][0][0][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 13.914     ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 8.347  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.254     ; 8.417      ;
; 8.347  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.254     ; 8.417      ;
; 8.347  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.254     ; 8.417      ;
; 8.347  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.254     ; 8.417      ;
; 8.347  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.254     ; 8.417      ;
; 8.347  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.254     ; 8.417      ;
; 8.347  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.254     ; 8.417      ;
; 8.607  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 8.158      ;
; 8.607  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 8.158      ;
; 8.607  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 8.158      ;
; 8.607  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 8.158      ;
; 8.607  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 8.158      ;
; 8.607  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 8.158      ;
; 8.607  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 8.158      ;
; 8.607  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 8.158      ;
; 9.514  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.221     ; 7.283      ;
; 9.630  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mLENGTH[8] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.221     ; 7.167      ;
; 9.630  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.221     ; 7.167      ;
; 9.706  ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.254     ; 7.058      ;
; 9.706  ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.254     ; 7.058      ;
; 9.706  ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.254     ; 7.058      ;
; 9.706  ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.254     ; 7.058      ;
; 9.706  ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.254     ; 7.058      ;
; 9.706  ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.254     ; 7.058      ;
; 9.706  ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.254     ; 7.058      ;
; 9.966  ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 6.799      ;
; 9.966  ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 6.799      ;
; 9.966  ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 6.799      ;
; 9.966  ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 6.799      ;
; 9.966  ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 6.799      ;
; 9.966  ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 6.799      ;
; 9.966  ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 6.799      ;
; 9.966  ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.253     ; 6.799      ;
; 10.873 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.221     ; 5.924      ;
; 10.989 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mLENGTH[8] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.221     ; 5.808      ;
; 10.989 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.221     ; 5.808      ;
; 11.359 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.546      ;
; 11.359 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.546      ;
; 11.359 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.546      ;
; 11.359 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.546      ;
; 11.359 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.546      ;
; 11.359 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.546      ;
; 11.359 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.546      ;
; 11.476 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.429      ;
; 11.476 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.429      ;
; 11.476 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.429      ;
; 11.476 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.429      ;
; 11.476 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.429      ;
; 11.476 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.429      ;
; 11.476 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.429      ;
; 11.494 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.404      ;
; 11.494 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.404      ;
; 11.494 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.404      ;
; 11.494 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.404      ;
; 11.494 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.404      ;
; 11.494 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.404      ;
; 11.494 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.404      ;
; 11.614 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.284      ;
; 11.614 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.284      ;
; 11.614 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.284      ;
; 11.614 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.284      ;
; 11.614 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.284      ;
; 11.614 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.284      ;
; 11.614 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.284      ;
; 11.624 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.274      ;
; 11.624 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.274      ;
; 11.624 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.274      ;
; 11.624 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.274      ;
; 11.624 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.274      ;
; 11.624 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.274      ;
; 11.624 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.274      ;
; 11.651 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 8.255      ;
; 11.651 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 8.255      ;
; 11.651 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 8.255      ;
; 11.651 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 8.255      ;
; 11.651 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 8.255      ;
; 11.651 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 8.255      ;
; 11.651 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 8.255      ;
; 11.651 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 8.255      ;
; 11.674 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.231      ;
; 11.674 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.231      ;
; 11.674 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.231      ;
; 11.674 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.231      ;
; 11.674 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.231      ;
; 11.674 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.231      ;
; 11.674 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 8.231      ;
; 11.714 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.184      ;
; 11.714 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.184      ;
; 11.714 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.184      ;
; 11.714 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.184      ;
; 11.714 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.184      ;
; 11.714 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.184      ;
; 11.714 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.184      ;
; 11.720 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 8.184      ;
; 11.720 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 8.184      ;
; 11.720 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 8.184      ;
; 11.720 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 8.184      ;
; 11.720 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 8.184      ;
; 11.720 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 8.184      ;
; 11.720 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 8.184      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK3_50'                                                                                              ;
+--------+---------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.729 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.208      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.779 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.158      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.788 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.149      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.882 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 6.055      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.941 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.995      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 13.997 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.081     ; 5.940      ;
; 14.008 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.928      ;
; 14.008 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.928      ;
; 14.008 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.928      ;
; 14.008 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.082     ; 5.928      ;
+--------+---------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MIPI_PIXEL_CLK'                                                                                                                                                                                                                                    ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                                    ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 32.291 ; MIPI_PIXEL_D[9]                 ; D8M_LUT:g_lut|Pipe_Data[9]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.876      ; 8.603      ;
; 32.842 ; MIPI_PIXEL_D[3]                 ; D8M_LUT:g_lut|Pipe_Data[3]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.859      ; 8.035      ;
; 33.042 ; MIPI_PIXEL_D[0]                 ; D8M_LUT:g_lut|Pipe_Data[0]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.859      ; 7.835      ;
; 33.143 ; MIPI_PIXEL_D[1]                 ; D8M_LUT:g_lut|Pipe_Data[1]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.861      ; 7.736      ;
; 33.164 ; MIPI_PIXEL_HS                   ; D8M_LUT:g_lut|Pipe_HS                                                                                                                                      ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.880      ; 7.734      ;
; 33.209 ; MIPI_PIXEL_D[2]                 ; D8M_LUT:g_lut|Pipe_Data[2]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.859      ; 7.668      ;
; 33.255 ; MIPI_PIXEL_D[7]                 ; D8M_LUT:g_lut|Pipe_Data[7]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.859      ; 7.622      ;
; 34.045 ; MIPI_PIXEL_D[8]                 ; D8M_LUT:g_lut|Pipe_Data[8]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.867      ; 6.840      ;
; 34.319 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.080     ; 5.619      ;
; 34.490 ; MIPI_PIXEL_D[6]                 ; D8M_LUT:g_lut|Pipe_Data[6]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.859      ; 6.387      ;
; 34.497 ; MIPI_PIXEL_D[4]                 ; D8M_LUT:g_lut|Pipe_Data[4]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.863      ; 6.384      ;
; 34.532 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.080     ; 5.406      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[0]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[1]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[2]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[3]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[4]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[5]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[6]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[7]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[8]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[9]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[10]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[11]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[12]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[13]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[14]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.542 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[15]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.395      ;
; 34.556 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.077     ; 5.385      ;
; 34.647 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[0]                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.083     ; 5.288      ;
; 34.647 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.083     ; 5.288      ;
; 34.647 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.083     ; 5.288      ;
; 34.647 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]               ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.083     ; 5.288      ;
; 34.647 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[4]                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.083     ; 5.288      ;
; 34.654 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.345      ; 5.709      ;
; 34.655 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.345      ; 5.708      ;
; 34.669 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.345      ; 5.694      ;
; 34.689 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.080     ; 5.249      ;
; 34.690 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.345      ; 5.673      ;
; 34.705 ; MIPI_PIXEL_D[5]                 ; D8M_LUT:g_lut|Pipe_Data[5]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.859      ; 6.172      ;
; 34.708 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.080     ; 5.230      ;
; 34.732 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.083     ; 5.203      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[0]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[1]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[2]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[3]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[4]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[5]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[6]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[7]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[8]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[9]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[10]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[11]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[12]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[13]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[14]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.755 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[15]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.182      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[24]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[27]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[16]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[17]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[18]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[19]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[20]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[21]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[22]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[23]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[25]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[26]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[29]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[28]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[31]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.757 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[30]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.082     ; 5.179      ;
; 34.770 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_we_reg        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.269      ; 5.557      ;
; 34.770 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.269      ; 5.557      ;
; 34.772 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_datain_reg0   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.275      ; 5.561      ;
; 34.804 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~porta_we_reg       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.273      ; 5.527      ;
; 34.804 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~porta_address_reg0 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.273      ; 5.527      ;
; 34.806 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~porta_datain_reg0  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.279      ; 5.531      ;
; 34.814 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~porta_we_reg       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.273      ; 5.517      ;
; 34.814 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~porta_address_reg0 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.273      ; 5.517      ;
; 34.816 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~porta_datain_reg0  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.279      ; 5.521      ;
; 34.882 ; CLOCKMEM:ck3|CLK_DELAY[8]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.080     ; 5.056      ;
; 34.894 ; CLOCKMEM:ck3|CLK_DELAY[1]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.080     ; 5.044      ;
; 34.912 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CLK_DELAY[0]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.025      ;
; 34.912 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CLK_DELAY[1]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.025      ;
; 34.912 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CLK_DELAY[2]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.025      ;
; 34.912 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CLK_DELAY[3]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.025      ;
; 34.912 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CLK_DELAY[4]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.025      ;
; 34.912 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CLK_DELAY[5]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.025      ;
; 34.912 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CLK_DELAY[6]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.025      ;
; 34.912 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CLK_DELAY[7]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.025      ;
; 34.912 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CLK_DELAY[8]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.025      ;
; 34.912 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CLK_DELAY[9]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.025      ;
; 34.912 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CLK_DELAY[10]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.025      ;
; 34.912 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CLK_DELAY[11]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.025      ;
; 34.912 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CLK_DELAY[12]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.025      ;
; 34.912 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CLK_DELAY[13]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.025      ;
; 34.912 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CLK_DELAY[14]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.081     ; 5.025      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 5.373      ;
; 44.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 5.328      ;
; 45.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 5.163      ;
; 45.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 5.087      ;
; 45.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 5.035      ;
; 45.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.996      ;
; 45.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.995      ;
; 45.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 4.974      ;
; 45.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 4.973      ;
; 45.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 4.974      ;
; 45.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 4.812      ;
; 45.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 4.807      ;
; 45.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 4.792      ;
; 45.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.734      ;
; 45.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 4.653      ;
; 45.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 4.477      ;
; 45.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 4.179      ;
; 46.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 3.946      ;
; 46.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 3.860      ;
; 46.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 3.657      ;
; 46.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.512      ;
; 46.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 3.213      ;
; 46.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 3.206      ;
; 47.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.923      ;
; 47.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.765      ;
; 47.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.573      ;
; 47.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.579      ;
; 47.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.465      ;
; 47.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.323      ;
; 48.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.036      ;
; 86.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a98~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.221      ; 13.981     ;
; 86.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a46~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 13.942     ;
; 86.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a100~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.222      ; 13.661     ;
; 86.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a76~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.220      ; 13.653     ;
; 86.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a78~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.222      ; 13.324     ;
; 86.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a103~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.199      ; 13.258     ;
; 87.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a69~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 13.252     ;
; 87.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a84~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 12.899     ;
; 87.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a71~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.205      ; 12.888     ;
; 87.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a95~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.206      ; 12.880     ;
; 87.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a82~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.207      ; 12.865     ;
; 87.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a29~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.208      ; 12.550     ;
; 88.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a39~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 11.725     ;
; 88.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a93~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 11.581     ;
; 88.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a25~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 11.563     ;
; 88.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a102~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 11.567     ;
; 88.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a75~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 11.557     ;
; 88.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a42~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 11.544     ;
; 88.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a90~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 11.555     ;
; 88.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a88~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 11.551     ;
; 88.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a26~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 11.543     ;
; 88.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a18~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 11.537     ;
; 88.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a91~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 11.379     ;
; 88.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a41~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 11.279     ;
; 88.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a81~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 11.280     ;
; 88.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a9~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 11.231     ;
; 88.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a88~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 11.270     ;
; 88.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 11.264     ;
; 88.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a0~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 11.254     ;
; 89.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a74~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 11.224     ;
; 89.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 11.210     ;
; 89.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a87~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 11.224     ;
; 89.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a72~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 11.194     ;
; 89.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a33~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.137      ; 10.941     ;
; 89.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a91~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 10.990     ;
; 89.262 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a72~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 10.989     ;
; 89.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a26~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 10.983     ;
; 89.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a90~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 10.969     ;
; 89.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a85~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.137      ; 10.912     ;
; 89.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a27~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.176      ; 10.927     ;
; 89.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a32~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 10.889     ;
; 89.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a45~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 10.885     ;
; 89.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a27~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 10.908     ;
; 89.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a85~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 10.869     ;
; 89.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a45~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 10.874     ;
; 89.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a9~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.131      ; 10.856     ;
; 89.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 10.900     ;
; 89.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a43~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.161      ; 10.867     ;
; 89.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a89~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.180      ; 10.879     ;
; 89.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a24~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 10.880     ;
; 89.608 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a39~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 10.639     ;
; 89.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 10.631     ;
; 89.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a25~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 10.618     ;
; 89.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a74~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 10.588     ;
; 89.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a40~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 10.573     ;
; 89.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a31~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 10.575     ;
; 89.650 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a9~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.131      ; 10.539     ;
; 89.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a73~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.160      ; 10.559     ;
; 89.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a3~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 10.546     ;
; 89.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a43~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 10.555     ;
; 89.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a33~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 10.527     ;
; 89.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a96~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 10.555     ;
; 89.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a30~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 10.557     ;
; 89.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a93~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 10.558     ;
; 89.698 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a102~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 10.551     ;
; 89.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a40~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 10.507     ;
; 89.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a6~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 10.486     ;
; 89.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a75~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 10.533     ;
; 89.950 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 10.280     ;
; 89.950 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a42~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.180      ; 10.288     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.009      ;
; 0.357 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[1]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.011      ;
; 0.360 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[3]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.014      ;
; 0.370 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[2]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.024      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|RD_MASK[0]                                                                                                                                  ; Sdram_Control:u7|RD_MASK[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Write                                                                                                                                       ; Sdram_Control:u7|Write                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|WR_MASK[0]                                                                                                                                  ; Sdram_Control:u7|WR_MASK[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|ST[0]                                                                                                                                       ; Sdram_Control:u7|ST[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                    ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.695      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.697      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.698      ;
; 0.419 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.686      ;
; 0.427 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.695      ;
; 0.427 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.695      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MIPI_PIXEL_CLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.359 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[9]                                                                                                                            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_datain_reg0     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.447      ; 1.028      ;
; 0.385 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.098      ; 0.669      ;
; 0.402 ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                          ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                          ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.409 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.099      ; 0.694      ;
; 0.410 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.100      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.100      ; 0.697      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.695      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.695      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.695      ;
; 0.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.697      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.697      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.697      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.697      ;
; 0.415 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.698      ;
; 0.415 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.698      ;
; 0.416 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.699      ;
; 0.421 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[8]                                                   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.133      ; 0.740      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; D8M_LUT:g_lut|Pipe_Data[8]                                                                                                                                   ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[8]                                                                                                                            ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; D8M_LUT:g_lut|Pipe_VS                                                                                                                                        ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS                                                                                                                              ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.699      ;
; 0.442 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.709      ;
; 0.527 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.133      ; 0.846      ;
; 0.533 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.100      ; 0.819      ;
; 0.535 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.099      ; 0.820      ;
; 0.538 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.821      ;
; 0.551 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.818      ;
; 0.552 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.819      ;
; 0.553 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.820      ;
; 0.554 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.821      ;
; 0.569 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[10]                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.133      ; 0.888      ;
; 0.583 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[1]                                                                                                                            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~porta_datain_reg0     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.458      ; 1.263      ;
; 0.585 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.097      ; 0.868      ;
; 0.588 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[0]                                                   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.855      ;
; 0.589 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.856      ;
; 0.593 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.133      ; 0.912      ;
; 0.596 ; D8M_LUT:g_lut|Pipe_Data[5]                                                                                                                                   ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[5]                                                                                                                            ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.078      ; 0.860      ;
; 0.599 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[5]                                                   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.133      ; 0.919      ;
; 0.600 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.868      ;
; 0.621 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.133      ; 0.940      ;
; 0.622 ; D8M_LUT:g_lut|Pipe_Data[9]                                                                                                                                   ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[9]                                                                                                                            ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.889      ;
; 0.623 ; D8M_LUT:g_lut|Pipe_Data[3]                                                                                                                                   ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[3]                                                                                                                            ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.078      ; 0.887      ;
; 0.624 ; D8M_LUT:g_lut|Pipe_Data[0]                                                                                                                                   ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[0]                                                                                                                            ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.078      ; 0.888      ;
; 0.628 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.098      ; 0.912      ;
; 0.634 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[1]                                                   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.561      ; 1.381      ;
; 0.635 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~porta_address_reg0   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.432      ; 1.289      ;
; 0.636 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.903      ;
; 0.645 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[2]                                                                                                                            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~porta_datain_reg0     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.448      ; 1.315      ;
; 0.654 ; CLOCKMEM:ck3|CLK_DELAY[3]                                                                                                                                    ; CLOCKMEM:ck3|CLK_DELAY[3]                                                                                                                                    ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.081      ; 0.921      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; AUTO_FOCUS_ON:vd|PULSE[0]                                                                                                                                                                                                                                                                                                                   ; AUTO_FOCUS_ON:vd|PULSE[0]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; RESET_DELAY:u2|oRST_0                                                                                                                                                                                                                                                                                                                       ; RESET_DELAY:u2|oRST_0                                                                                                                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RESET_DELAY:u2|oRST_1                                                                                                                                                                                                                                                                                                                       ; RESET_DELAY:u2|oRST_1                                                                                                                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RESET_DELAY:u2|oRST_2                                                                                                                                                                                                                                                                                                                       ; RESET_DELAY:u2|oRST_2                                                                                                                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]                                                                                                                                                                                                                                                                                                    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]                                                                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.FC6_PROCESS                                                                                                                                                                                                          ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.FC6_PROCESS                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|y_decimate                                                                                                                                                                                                                     ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|y_decimate                                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.FC7_PROCESS                                                                                                                                                                                                          ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.FC7_PROCESS                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[1]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[1]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[2]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[2]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[1]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[1]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[2]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[2]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; FpsMonitor:uFps|rfps_h[2]                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_h[2]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; FpsMonitor:uFps|rfps_h[1]                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_h[1]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                                                                                                                                                                                                         ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[1]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[1]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[2]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[2]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[3]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[3]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.WAIT_FOR_EOF                                                                                                                                                                                                                                                                        ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.WAIT_FOR_EOF                                                                                                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.WAIT_FOR_CLASSIFICATION                                                                                                                                                                                                                                                             ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.WAIT_FOR_CLASSIFICATION                                                                                                                                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.SEND_PIX_TO_CNN                                                                                                                                                                                                                                                                     ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.SEND_PIX_TO_CNN                                                                                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[1]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[1]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[3]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[3]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[2]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[2]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                                                                                                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|x_decimate                                                                                                                                                                                                                     ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|x_decimate                                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.CONV2_PROCESS                                                                                                                                                                                                        ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.CONV2_PROCESS                                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_layer[0]                                                                                                                                                                                                                   ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_layer[0]                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV2_FILL_LINE_BUF                                                                                                                                                                                                          ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV2_FILL_LINE_BUF                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV2_SEND_TO_CNN                                                                                                                                                                                                            ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV2_SEND_TO_CNN                                                                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV4_FILL_LINE_BUF                                                                                                                                                                                                          ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV4_FILL_LINE_BUF                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[1]                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[1]                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[2]                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[2]                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.CONV4_layer                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.CONV4_layer                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.FC6_layer                                                                                                                                                                                                                    ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.FC6_layer                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.FC7_layer                                                                                                                                                                                                                    ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.FC7_layer                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.FF_FC7                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.FF_FC7                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.FF_FC6                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.FF_FC6                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; RESET_DELAY:u2|Cont[0]                                                                                                                                                                                                                                                                                                                      ; RESET_DELAY:u2|Cont[0]                                                                                                                                                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[0]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[0]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[0]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[0]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; FpsMonitor:uFps|rfps_h[0]                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_h[0]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[0]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[0]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[0]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[0]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|current_x[4]                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|current_x[4]                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|current_x[0]                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|current_x[0]                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[0]                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[0]                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.674      ;
; 0.442 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[1]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[2]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.708      ;
; 0.445 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                   ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                  ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                                               ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.674      ;
; 0.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a34~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.442      ; 1.209      ;
; 0.547 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.813      ;
; 0.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.447      ; 1.220      ;
; 0.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a38~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.442      ; 1.216      ;
; 0.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a50~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.447      ; 1.221      ;
; 0.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][96]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][96]                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[9][6][13]                                                                                                                                                                                                         ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[10][6][13]                                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[5][6][13]                                                                                                                                                                                                         ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[6][6][13]                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[6][6][13]                                                                                                                                                                                                         ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[7][6][13]                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.822      ;
; 0.557 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[7][6][13]                                                                                                                                                                                                         ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[8][6][13]                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.823      ;
; 0.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a35~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.442      ; 1.224      ;
; 0.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.439      ; 1.224      ;
; 0.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 1.236      ;
; 0.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a76~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.453      ; 1.242      ;
; 0.569 ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[3]                                                                                                                                                                                                                                                                                                         ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[3]                                                                                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.836      ;
; 0.572 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[13].mac_u|accum_row3_reg[31]                                                                                                                                                                                             ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[13].mac_u|mac_output[17]                                                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.840      ;
; 0.574 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a67~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.458      ; 1.254      ;
; 0.575 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[6].mac_u|accum_row3_reg[31]                                                                                                                                                                                              ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[6].mac_u|mac_output[17]                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.842      ;
; 0.576 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[12].mac_u|accum_row3_reg[31]                                                                                                                                                                                             ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[12].mac_u|mac_output[17]                                                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.840      ;
; 0.576 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[11].mac_u|accum_row3_reg[31]                                                                                                                                                                                             ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[11].mac_u|mac_output[17]                                                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.840      ;
; 0.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.440      ; 1.241      ;
; 0.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|regoutff ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.846      ;
; 0.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.846      ;
; 0.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|regoutff ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.847      ;
; 0.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.846      ;
; 0.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.846      ;
; 0.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.847      ;
; 0.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|regoutff ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.847      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK3_50'                                                                                               ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; CLOCKMEM:ck2|CK_1HZ        ; CLOCKMEM:ck2|CK_1HZ        ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.654 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.681 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 0.948      ;
; 0.972 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.079      ; 1.239      ;
; 0.974 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.242      ;
; 0.984 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.252      ;
; 0.985 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.253      ;
; 0.986 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.253      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.253      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.257      ;
; 0.990 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.256      ;
; 0.991 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.258      ;
; 0.993 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.079      ; 1.258      ;
; 0.993 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.260      ;
; 1.093 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.360      ;
; 1.093 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.360      ;
; 1.093 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.360      ;
; 1.093 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.360      ;
; 1.094 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.361      ;
; 1.095 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.361      ;
; 1.095 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.079      ; 1.360      ;
; 1.095 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.361      ;
; 1.095 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.361      ;
; 1.095 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.363      ;
; 1.098 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.365      ;
; 1.098 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.365      ;
; 1.098 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.365      ;
; 1.099 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.366      ;
; 1.100 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.080      ; 1.366      ;
; 1.100 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.081      ; 1.367      ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.686      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.688      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                                                                                                                                       ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.481  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.914     ; 7.663      ;
; 9.481  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.920     ; 7.657      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.205     ; 7.184      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.205     ; 7.184      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.205     ; 7.184      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.205     ; 7.184      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[10]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[9]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.200     ; 7.189      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.200     ; 7.189      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.200     ; 7.189      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.200     ; 7.189      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.200     ; 7.189      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.200     ; 7.189      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.200     ; 7.189      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.200     ; 7.189      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.200     ; 7.189      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.200     ; 7.189      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.199     ; 7.190      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.199     ; 7.190      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.199     ; 7.190      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.199     ; 7.190      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.199     ; 7.190      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.205     ; 7.184      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.205     ; 7.184      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.205     ; 7.184      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.205     ; 7.184      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.205     ; 7.184      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.205     ; 7.184      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.205     ; 7.184      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.202     ; 7.187      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.202     ; 7.187      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.202     ; 7.187      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.202     ; 7.187      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.202     ; 7.187      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.202     ; 7.187      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.202     ; 7.187      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.202     ; 7.187      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.202     ; 7.187      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.202     ; 7.187      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.202     ; 7.187      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.202     ; 7.187      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.202     ; 7.187      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.203     ; 7.186      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.203     ; 7.186      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.203     ; 7.186      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.203     ; 7.186      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.203     ; 7.186      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.203     ; 7.186      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.203     ; 7.186      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.203     ; 7.186      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.203     ; 7.186      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.203     ; 7.186      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.203     ; 7.186      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.203     ; 7.186      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.204     ; 7.185      ;
; 9.629  ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -3.205     ; 7.184      ;
; 10.043 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.786     ; 7.189      ;
; 10.043 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.786     ; 7.189      ;
; 10.043 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.786     ; 7.189      ;
; 10.043 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.786     ; 7.189      ;
; 10.043 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.788     ; 7.187      ;
; 10.043 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.788     ; 7.187      ;
; 10.043 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.788     ; 7.187      ;
; 10.043 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.789     ; 7.186      ;
; 10.043 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.789     ; 7.186      ;
; 10.043 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.789     ; 7.186      ;
; 10.043 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.789     ; 7.186      ;
; 10.044 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.796     ; 7.178      ;
; 10.044 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.796     ; 7.178      ;
; 10.044 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.796     ; 7.178      ;
; 10.044 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.796     ; 7.178      ;
; 10.044 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.796     ; 7.178      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                        ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.181      ;
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.181      ;
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.181      ;
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.181      ;
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.181      ;
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.181      ;
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.181      ;
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.181      ;
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.181      ;
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.181      ;
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.181      ;
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.181      ;
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.256     ; 7.170      ;
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.256     ; 7.170      ;
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.256     ; 7.170      ;
; 9.592 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.256     ; 7.170      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.180      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.180      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.180      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.180      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.180      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.180      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.180      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.180      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.180      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.180      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.180      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.245     ; 7.180      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.237     ; 7.188      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.242     ; 7.183      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.242     ; 7.183      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.242     ; 7.183      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.242     ; 7.183      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.242     ; 7.183      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.242     ; 7.183      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.243     ; 7.182      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[5]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.243     ; 7.182      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.243     ; 7.182      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.243     ; 7.182      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.243     ; 7.182      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.243     ; 7.182      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.243     ; 7.182      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.243     ; 7.182      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.243     ; 7.182      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[4]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.243     ; 7.182      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.244     ; 7.181      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[3]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.244     ; 7.181      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.242     ; 7.183      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.242     ; 7.183      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.242     ; 7.183      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.242     ; 7.183      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.242     ; 7.183      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.242     ; 7.183      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.244     ; 7.181      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[1]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.244     ; 7.181      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.244     ; 7.181      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[2]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.244     ; 7.181      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.246     ; 7.179      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.246     ; 7.179      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.246     ; 7.179      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.246     ; 7.179      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.246     ; 7.179      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.246     ; 7.179      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.244     ; 7.181      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[0]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.244     ; 7.181      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.244     ; 7.181      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.237     ; 7.188      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.244     ; 7.181      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.244     ; 7.181      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.237     ; 7.188      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.243     ; 7.182      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.237     ; 7.188      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.237     ; 7.188      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.243     ; 7.182      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.243     ; 7.182      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.237     ; 7.188      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.243     ; 7.182      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.237     ; 7.188      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.244     ; 7.181      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.237     ; 7.188      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.237     ; 7.188      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.234     ; 7.191      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.246     ; 7.179      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.237     ; 7.188      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.247     ; 7.178      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.234     ; 7.191      ;
; 9.593 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.237     ; 7.188      ;
; 9.594 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.250     ; 7.174      ;
; 9.594 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[7]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.250     ; 7.174      ;
; 9.594 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.250     ; 7.174      ;
; 9.594 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.250     ; 7.174      ;
; 9.594 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.250     ; 7.174      ;
; 9.594 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[10]                                                  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.250     ; 7.174      ;
; 9.594 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.250     ; 7.174      ;
; 9.594 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[10]                                              ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.250     ; 7.174      ;
; 9.594 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[8]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.250     ; 7.174      ;
; 9.594 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[7]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.250     ; 7.174      ;
; 9.594 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.250     ; 7.174      ;
; 9.594 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.250     ; 7.174      ;
; 9.594 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -3.250     ; 7.174      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MIPI_PIXEL_CLK'                                                                                                                                                                                                                       ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+
; 16.484 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.905      ; 6.439      ;
; 16.484 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.906      ; 6.440      ;
; 16.484 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.906      ; 6.440      ;
; 16.484 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.906      ; 6.440      ;
; 16.484 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.906      ; 6.440      ;
; 16.484 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.906      ; 6.440      ;
; 16.485 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.902      ; 6.435      ;
; 16.485 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.902      ; 6.435      ;
; 16.485 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.905      ; 6.438      ;
; 16.485 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.902      ; 6.435      ;
; 16.485 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.903      ; 6.436      ;
; 16.485 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.903      ; 6.436      ;
; 16.485 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.904      ; 6.437      ;
; 16.485 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.902      ; 6.435      ;
; 16.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.903      ; 6.435      ;
; 16.495 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.919      ; 6.442      ;
; 16.495 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.916      ; 6.439      ;
; 16.495 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.916      ; 6.439      ;
; 16.495 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.916      ; 6.439      ;
; 16.495 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.916      ; 6.439      ;
; 16.495 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.916      ; 6.439      ;
; 16.495 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.916      ; 6.439      ;
; 16.495 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.916      ; 6.439      ;
; 16.495 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.916      ; 6.439      ;
; 16.495 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.916      ; 6.439      ;
; 16.495 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.916      ; 6.439      ;
; 16.495 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.916      ; 6.439      ;
; 16.495 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.916      ; 6.439      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.909      ; 6.431      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.909      ; 6.431      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.909      ; 6.431      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.909      ; 6.431      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.909      ; 6.431      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.909      ; 6.431      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.915      ; 6.437      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.915      ; 6.437      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.915      ; 6.437      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.915      ; 6.437      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.918      ; 6.440      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.918      ; 6.440      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.918      ; 6.440      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.918      ; 6.440      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.918      ; 6.440      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.918      ; 6.440      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.918      ; 6.440      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.918      ; 6.440      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.918      ; 6.440      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.918      ; 6.440      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.918      ; 6.440      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.918      ; 6.440      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.918      ; 6.440      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.908      ; 6.430      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.908      ; 6.430      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.908      ; 6.430      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.908      ; 6.430      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.908      ; 6.430      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.908      ; 6.430      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.908      ; 6.430      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.908      ; 6.430      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.908      ; 6.430      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.908      ; 6.430      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.908      ; 6.430      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.908      ; 6.430      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.915      ; 6.437      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.909      ; 6.431      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.909      ; 6.431      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.909      ; 6.431      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.909      ; 6.431      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.909      ; 6.431      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.909      ; 6.431      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.909      ; 6.431      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.915      ; 6.437      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.915      ; 6.437      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.915      ; 6.437      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.915      ; 6.437      ;
; 16.496 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.909      ; 6.431      ;
; 16.874 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.296      ; 6.440      ;
; 16.874 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.296      ; 6.440      ;
; 16.874 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.296      ; 6.440      ;
; 16.874 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.296      ; 6.440      ;
; 16.874 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.296      ; 6.440      ;
; 16.874 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.296      ; 6.440      ;
; 16.874 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.296      ; 6.440      ;
; 16.874 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.296      ; 6.440      ;
; 16.874 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.296      ; 6.440      ;
; 16.874 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.296      ; 6.440      ;
; 16.874 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.296      ; 6.440      ;
; 16.874 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.296      ; 6.440      ;
; 16.874 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.296      ; 6.440      ;
; 16.874 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.296      ; 6.440      ;
; 16.875 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.294      ; 6.437      ;
; 16.875 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[9]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.294      ; 6.437      ;
; 16.875 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.294      ; 6.437      ;
; 16.875 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.294      ; 6.437      ;
; 16.875 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.298      ; 6.441      ;
; 16.875 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.298      ; 6.441      ;
; 16.875 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.298      ; 6.441      ;
; 16.875 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.298      ; 6.441      ;
; 16.875 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.298      ; 6.441      ;
; 16.917 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.337      ; 6.438      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.233      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.239      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.239      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.239      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.239      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.239      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.239      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.239      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.239      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.239      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.239      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.239      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.239      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.239      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.239      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.230      ;
; 93.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.192      ;
; 93.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.192      ;
; 93.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.192      ;
; 93.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.192      ;
; 93.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.192      ;
; 93.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.192      ;
; 93.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.192      ;
; 93.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.192      ;
; 93.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.192      ;
; 93.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.192      ;
; 93.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.192      ;
; 93.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.192      ;
; 93.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.192      ;
; 93.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.192      ;
; 93.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.192      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 6.191      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.258      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.258      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.258      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.258      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.258      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.258      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.258      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.258      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.258      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.258      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.258      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.258      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.258      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.258      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 6.192      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 6.192      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 6.192      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 6.192      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 6.192      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 6.192      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 6.192      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 6.192      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 6.192      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 6.192      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 6.192      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 6.192      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 6.192      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 6.192      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.257      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.257      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.255      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.255      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.255      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.255      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.255      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.255      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.255      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.257      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.509      ;
; 1.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.509      ;
; 1.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.509      ;
; 1.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.509      ;
; 1.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.509      ;
; 1.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.509      ;
; 1.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.509      ;
; 1.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.509      ;
; 1.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.509      ;
; 1.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.509      ;
; 1.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.509      ;
; 1.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.509      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.740      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.764      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.764      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.764      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.764      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.057      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.056      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.056      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.056      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.056      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.056      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.056      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.057      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.057      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.056      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.056      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.056      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.057      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.056      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.056      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.057      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.057      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.057      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.057      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.060      ;
; 2.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.294      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.881      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.881      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.881      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.881      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.881      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.881      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.881      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.881      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.881      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.881      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.881      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.881      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.881      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.881      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.872      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 5.838      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 5.838      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 5.838      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 5.838      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 5.838      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 5.838      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 5.838      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 5.838      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 5.838      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 5.838      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 5.838      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 5.838      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 5.838      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 5.838      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 5.876      ;
; 5.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.837      ;
; 5.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.837      ;
; 5.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.837      ;
; 5.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.837      ;
; 5.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.837      ;
; 5.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.837      ;
; 5.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.837      ;
; 5.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.837      ;
; 5.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.837      ;
; 5.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.837      ;
; 5.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.837      ;
; 5.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.837      ;
; 5.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.837      ;
; 5.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.837      ;
; 5.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.837      ;
; 5.593 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.838      ;
; 5.593 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.838      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                        ;
+-------+------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.711 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 1.983      ;
; 1.711 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 1.983      ;
; 1.711 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[9]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 1.983      ;
; 1.711 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[9]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 1.983      ;
; 1.738 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.009      ;
; 1.738 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.009      ;
; 1.738 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.009      ;
; 1.738 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.009      ;
; 1.738 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[5]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.009      ;
; 1.738 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[5]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.009      ;
; 1.756 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.025      ;
; 1.756 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.025      ;
; 1.756 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[8]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.025      ;
; 1.756 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[8]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.025      ;
; 2.078 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.338      ;
; 2.078 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.338      ;
; 2.078 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[7]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.338      ;
; 2.078 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[7]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.338      ;
; 2.085 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.343      ;
; 2.085 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.343      ;
; 2.085 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.343      ;
; 2.085 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.343      ;
; 2.085 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[3]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.343      ;
; 2.085 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[3]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.343      ;
; 2.085 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[4]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.343      ;
; 2.085 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[4]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.343      ;
; 2.131 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.386      ;
; 2.131 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.386      ;
; 2.131 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.386      ;
; 2.131 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.386      ;
; 2.131 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[2]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.386      ;
; 2.131 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[2]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.386      ;
; 2.356 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 2.612      ;
; 2.356 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 2.612      ;
; 2.356 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 2.612      ;
; 2.356 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 2.612      ;
; 2.356 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 2.612      ;
; 2.356 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 2.612      ;
; 2.356 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 2.612      ;
; 2.356 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 2.612      ;
; 2.360 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.618      ;
; 2.360 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.618      ;
; 2.360 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[6]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.618      ;
; 2.360 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[6]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.618      ;
; 3.774 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.528      ; 4.488      ;
; 3.774 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.528      ; 4.488      ;
; 3.808 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.494      ; 4.488      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[10]            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 4.495      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[9]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 4.495      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[8]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 4.495      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[7]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 4.495      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[6]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 4.495      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[5]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 4.495      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[4]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 4.495      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[3]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 4.495      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[2]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 4.495      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[1]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 4.495      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 4.492      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[10]            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.486      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[9]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.486      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[8]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.486      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[7]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.486      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[6]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.486      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[5]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.486      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[4]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.486      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[3]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.486      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[2]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.486      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[1]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.486      ;
; 4.215 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[0]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.486      ;
; 4.486 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.198      ;
; 4.486 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.198      ;
; 4.520 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.492      ; 5.198      ;
; 4.559 ; VGA_Controller:u1|V_Cont[4]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.271      ;
; 4.559 ; VGA_Controller:u1|V_Cont[4]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.271      ;
; 4.593 ; VGA_Controller:u1|V_Cont[4]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.492      ; 5.271      ;
; 4.607 ; VGA_Controller:u1|V_Cont[5]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.319      ;
; 4.607 ; VGA_Controller:u1|V_Cont[5]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.319      ;
; 4.641 ; VGA_Controller:u1|V_Cont[5]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.492      ; 5.319      ;
; 4.642 ; VGA_Controller:u1|V_Cont[2]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.354      ;
; 4.642 ; VGA_Controller:u1|V_Cont[2]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.354      ;
; 4.676 ; VGA_Controller:u1|V_Cont[2]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.492      ; 5.354      ;
; 4.734 ; VGA_Controller:u1|V_Cont[12] ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.446      ;
; 4.734 ; VGA_Controller:u1|V_Cont[12] ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.446      ;
; 4.768 ; VGA_Controller:u1|V_Cont[12] ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.492      ; 5.446      ;
; 4.780 ; VGA_Controller:u1|V_Cont[1]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.492      ;
; 4.780 ; VGA_Controller:u1|V_Cont[1]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.492      ;
; 4.784 ; VGA_Controller:u1|V_Cont[0]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.496      ;
; 4.784 ; VGA_Controller:u1|V_Cont[0]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.496      ;
; 4.797 ; VGA_Controller:u1|V_Cont[6]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.509      ;
; 4.797 ; VGA_Controller:u1|V_Cont[6]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.509      ;
; 4.814 ; VGA_Controller:u1|V_Cont[1]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.492      ; 5.492      ;
; 4.818 ; VGA_Controller:u1|V_Cont[0]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.492      ; 5.496      ;
; 4.831 ; VGA_Controller:u1|V_Cont[6]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.492      ; 5.509      ;
; 4.863 ; VGA_Controller:u1|V_Cont[9]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.575      ;
; 4.863 ; VGA_Controller:u1|V_Cont[9]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.526      ; 5.575      ;
; 4.897 ; VGA_Controller:u1|V_Cont[9]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.492      ; 5.575      ;
; 4.926 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 5.201      ;
; 4.927 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[10]            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 5.205      ;
; 4.927 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[9]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 5.205      ;
; 4.927 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[8]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 5.205      ;
+-------+------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MIPI_PIXEL_CLK'                                                                                                                                                                                                                       ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+
; 2.013 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.749      ; 5.948      ;
; 2.013 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.749      ; 5.948      ;
; 2.013 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[10]                                                  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.749      ; 5.948      ;
; 2.013 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.749      ; 5.948      ;
; 2.013 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.749      ; 5.948      ;
; 2.013 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.749      ; 5.948      ;
; 2.013 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.749      ; 5.948      ;
; 2.024 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.740      ; 5.950      ;
; 2.024 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.740      ; 5.950      ;
; 2.024 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.740      ; 5.950      ;
; 2.024 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.731      ; 5.941      ;
; 2.024 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.731      ; 5.941      ;
; 2.024 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.731      ; 5.941      ;
; 2.024 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.731      ; 5.941      ;
; 2.024 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.739      ; 5.949      ;
; 2.024 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.739      ; 5.949      ;
; 2.024 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.739      ; 5.949      ;
; 2.024 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.739      ; 5.949      ;
; 2.035 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.729      ; 5.950      ;
; 2.035 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.729      ; 5.950      ;
; 2.048 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.714      ; 5.948      ;
; 2.048 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.714      ; 5.948      ;
; 2.048 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.714      ; 5.948      ;
; 2.048 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.714      ; 5.948      ;
; 2.048 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.714      ; 5.948      ;
; 2.048 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.714      ; 5.948      ;
; 2.048 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.714      ; 5.948      ;
; 2.048 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.714      ; 5.948      ;
; 2.091 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.670      ; 5.947      ;
; 2.091 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[9]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.670      ; 5.947      ;
; 2.091 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.670      ; 5.947      ;
; 2.091 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.670      ; 5.947      ;
; 2.091 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.674      ; 5.951      ;
; 2.091 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.674      ; 5.951      ;
; 2.091 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.674      ; 5.951      ;
; 2.091 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.674      ; 5.951      ;
; 2.091 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.674      ; 5.951      ;
; 2.092 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.672      ; 5.950      ;
; 2.092 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.672      ; 5.950      ;
; 2.092 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.672      ; 5.950      ;
; 2.092 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.672      ; 5.950      ;
; 2.092 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.672      ; 5.950      ;
; 2.092 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.672      ; 5.950      ;
; 2.092 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.672      ; 5.950      ;
; 2.092 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.672      ; 5.950      ;
; 2.092 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.672      ; 5.950      ;
; 2.092 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.672      ; 5.950      ;
; 2.092 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.672      ; 5.950      ;
; 2.092 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.672      ; 5.950      ;
; 2.092 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.672      ; 5.950      ;
; 2.092 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.672      ; 5.950      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.275      ; 5.947      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.275      ; 5.947      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.275      ; 5.947      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.275      ; 5.947      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.278      ; 5.950      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.278      ; 5.950      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.278      ; 5.950      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.278      ; 5.950      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.278      ; 5.950      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.278      ; 5.950      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.278      ; 5.950      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.278      ; 5.950      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.278      ; 5.950      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.278      ; 5.950      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.278      ; 5.950      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.278      ; 5.950      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.278      ; 5.950      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.275      ; 5.947      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.275      ; 5.947      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.275      ; 5.947      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.275      ; 5.947      ;
; 2.486 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.275      ; 5.947      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.269      ; 5.942      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.269      ; 5.942      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.269      ; 5.942      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.269      ; 5.942      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.269      ; 5.942      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.279      ; 5.952      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.269      ; 5.942      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.268      ; 5.941      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.268      ; 5.941      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.268      ; 5.941      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.268      ; 5.941      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.268      ; 5.941      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.268      ; 5.941      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.268      ; 5.941      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.268      ; 5.941      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.268      ; 5.941      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.268      ; 5.941      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.268      ; 5.941      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.268      ; 5.941      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.269      ; 5.942      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.269      ; 5.942      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.269      ; 5.942      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.269      ; 5.942      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.269      ; 5.942      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.269      ; 5.942      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.269      ; 5.942      ;
; 2.487 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.276      ; 5.949      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                          ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.924 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.165     ; 5.945      ;
; 7.924 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.165     ; 5.945      ;
; 7.924 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.160     ; 5.950      ;
; 7.924 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.160     ; 5.950      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.168     ; 5.943      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.168     ; 5.943      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.162     ; 5.949      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.162     ; 5.949      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.162     ; 5.949      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.162     ; 5.949      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.162     ; 5.949      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.162     ; 5.949      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.162     ; 5.949      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.162     ; 5.949      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.162     ; 5.949      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.162     ; 5.949      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.162     ; 5.949      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.162     ; 5.949      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.162     ; 5.949      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.162     ; 5.949      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.164     ; 5.947      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.164     ; 5.947      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.164     ; 5.947      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.164     ; 5.947      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.164     ; 5.947      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.164     ; 5.947      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.164     ; 5.947      ;
; 7.925 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.163     ; 5.948      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.596     ; 5.946      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.596     ; 5.946      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.596     ; 5.946      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.596     ; 5.946      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.595     ; 5.947      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.595     ; 5.947      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.596     ; 5.946      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.595     ; 5.947      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.595     ; 5.947      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.595     ; 5.947      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.596     ; 5.946      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.596     ; 5.946      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.596     ; 5.946      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.596     ; 5.946      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.595     ; 5.947      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.599     ; 5.943      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.599     ; 5.943      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.599     ; 5.943      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.599     ; 5.943      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.599     ; 5.943      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[9]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.595     ; 5.947      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[6]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.595     ; 5.947      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.599     ; 5.943      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.599     ; 5.943      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.599     ; 5.943      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.599     ; 5.943      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.599     ; 5.943      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.599     ; 5.943      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.597     ; 5.945      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.597     ; 5.945      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.597     ; 5.945      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.597     ; 5.945      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.597     ; 5.945      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.597     ; 5.945      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.597     ; 5.945      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.597     ; 5.945      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.597     ; 5.945      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.597     ; 5.945      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.597     ; 5.945      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.597     ; 5.945      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.590     ; 5.952      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.592     ; 5.950      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[2]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.596     ; 5.946      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.593     ; 5.949      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[3]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.596     ; 5.946      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.592     ; 5.950      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.592     ; 5.950      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.592     ; 5.950      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.592     ; 5.950      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.592     ; 5.950      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.593     ; 5.949      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.593     ; 5.949      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[4]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.593     ; 5.949      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.593     ; 5.949      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.593     ; 5.949      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[5]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.595     ; 5.947      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.594     ; 5.948      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.594     ; 5.948      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.594     ; 5.948      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.594     ; 5.948      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.594     ; 5.948      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.594     ; 5.948      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[1]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.593     ; 5.949      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[1]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.596     ; 5.946      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.593     ; 5.949      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[0]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.596     ; 5.946      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.592     ; 5.950      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.592     ; 5.950      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.592     ; 5.950      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.592     ; 5.950      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.592     ; 5.950      ;
; 8.356 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.592     ; 5.950      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 65
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.323
Worst Case Available Settling Time: 18.660 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 72.53 MHz  ; 72.53 MHz       ; CLOCK2_50           ;      ;
; 78.3 MHz   ; 78.3 MHz        ; altera_reserved_tck ;      ;
; 127.62 MHz ; 127.62 MHz      ; CLOCK_50            ;      ;
; 138.05 MHz ; 138.05 MHz      ; MIPI_PIXEL_CLK      ;      ;
; 173.16 MHz ; 173.16 MHz      ; CLOCK3_50           ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK2_50           ; 6.213  ; 0.000         ;
; CLOCK_50            ; 9.380  ; 0.000         ;
; CLOCK3_50           ; 14.225 ; 0.000         ;
; MIPI_PIXEL_CLK      ; 32.756 ; 0.000         ;
; altera_reserved_tck ; 45.393 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; MIPI_PIXEL_CLK      ; 0.338 ; 0.000         ;
; CLOCK2_50           ; 0.353 ; 0.000         ;
; CLOCK_50            ; 0.353 ; 0.000         ;
; CLOCK3_50           ; 0.354 ; 0.000         ;
; altera_reserved_tck ; 0.354 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK2_50           ; 10.569 ; 0.000         ;
; CLOCK_50            ; 10.647 ; 0.000         ;
; MIPI_PIXEL_CLK      ; 16.971 ; 0.000         ;
; altera_reserved_tck ; 94.322 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.144 ; 0.000         ;
; CLOCK2_50           ; 1.533 ; 0.000         ;
; MIPI_PIXEL_CLK      ; 1.810 ; 0.000         ;
; CLOCK_50            ; 7.144 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+-----------+----------------+
; Clock               ; Slack     ; End Point TNS  ;
+---------------------+-----------+----------------+
; CLOCK2_50           ; 9.440     ; 0.000          ;
; CLOCK_50            ; 9.554     ; 0.000          ;
; CLOCK3_50           ; 9.718     ; 0.000          ;
; MIPI_PIXEL_CLK      ; 19.712    ; 0.000          ;
; altera_reserved_tck ; 49.410    ; 0.000          ;
; VGA_HS              ; 66662.456 ; 0.000          ;
+---------------------+-----------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.213 ; FOCUS_ADJ:adl|oB[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 13.688     ;
; 6.215 ; FOCUS_ADJ:adl|oB[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 13.686     ;
; 6.217 ; FOCUS_ADJ:adl|oB[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 13.684     ;
; 6.218 ; FOCUS_ADJ:adl|oB[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 13.683     ;
; 6.424 ; FOCUS_ADJ:adl|oB[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.121     ; 13.474     ;
; 6.443 ; FOCUS_ADJ:adl|oG[2]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 13.460     ;
; 6.445 ; FOCUS_ADJ:adl|oG[2]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 13.458     ;
; 6.447 ; FOCUS_ADJ:adl|oG[2]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 13.456     ;
; 6.448 ; FOCUS_ADJ:adl|oG[2]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 13.455     ;
; 6.459 ; FOCUS_ADJ:adl|oG[1]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 13.444     ;
; 6.461 ; FOCUS_ADJ:adl|oG[1]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 13.442     ;
; 6.463 ; FOCUS_ADJ:adl|oG[1]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 13.440     ;
; 6.464 ; FOCUS_ADJ:adl|oG[1]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 13.439     ;
; 6.547 ; FOCUS_ADJ:adl|oG[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.362     ;
; 6.549 ; FOCUS_ADJ:adl|oG[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.360     ;
; 6.551 ; FOCUS_ADJ:adl|oG[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.358     ;
; 6.552 ; FOCUS_ADJ:adl|oG[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.357     ;
; 6.619 ; FOCUS_ADJ:adl|oG[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.290     ;
; 6.621 ; FOCUS_ADJ:adl|oG[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.288     ;
; 6.623 ; FOCUS_ADJ:adl|oG[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.286     ;
; 6.623 ; FOCUS_ADJ:adl|oB[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.286     ;
; 6.624 ; FOCUS_ADJ:adl|oG[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.285     ;
; 6.625 ; FOCUS_ADJ:adl|oB[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.284     ;
; 6.627 ; FOCUS_ADJ:adl|oB[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.282     ;
; 6.628 ; FOCUS_ADJ:adl|oB[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.281     ;
; 6.654 ; FOCUS_ADJ:adl|oG[2]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.119     ; 13.246     ;
; 6.670 ; FOCUS_ADJ:adl|oG[1]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.119     ; 13.230     ;
; 6.684 ; FOCUS_ADJ:adl|oB[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.231      ; 13.597     ;
; 6.716 ; FOCUS_ADJ:adl|oB[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 13.192     ;
; 6.742 ; FOCUS_ADJ:adl|oB[6]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.167     ;
; 6.744 ; FOCUS_ADJ:adl|oB[6]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.165     ;
; 6.746 ; FOCUS_ADJ:adl|oB[6]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.163     ;
; 6.747 ; FOCUS_ADJ:adl|oB[6]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.162     ;
; 6.758 ; FOCUS_ADJ:adl|oG[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 13.148     ;
; 6.791 ; FOCUS_ADJ:adl|oR[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 13.116     ;
; 6.793 ; FOCUS_ADJ:adl|oR[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 13.114     ;
; 6.795 ; FOCUS_ADJ:adl|oR[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 13.112     ;
; 6.796 ; FOCUS_ADJ:adl|oR[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 13.111     ;
; 6.810 ; FOCUS_ADJ:adl|oB[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[8].line_buffer_group_u|sram:line_buf_I|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.274      ; 13.514     ;
; 6.829 ; FOCUS_ADJ:adl|oG[7]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 13.078     ;
; 6.830 ; FOCUS_ADJ:adl|oG[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 13.076     ;
; 6.831 ; FOCUS_ADJ:adl|oG[7]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 13.076     ;
; 6.833 ; FOCUS_ADJ:adl|oG[7]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 13.074     ;
; 6.834 ; FOCUS_ADJ:adl|oG[7]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 13.073     ;
; 6.834 ; FOCUS_ADJ:adl|oB[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 13.072     ;
; 6.840 ; FOCUS_ADJ:adl|oB[7]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 13.067     ;
; 6.842 ; FOCUS_ADJ:adl|oB[7]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 13.065     ;
; 6.844 ; FOCUS_ADJ:adl|oB[7]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 13.063     ;
; 6.845 ; FOCUS_ADJ:adl|oB[7]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 13.062     ;
; 6.858 ; FOCUS_ADJ:adl|oB[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[1].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.186      ; 13.378     ;
; 6.859 ; FOCUS_ADJ:adl|oG[6]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.050     ;
; 6.861 ; FOCUS_ADJ:adl|oG[6]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.048     ;
; 6.863 ; FOCUS_ADJ:adl|oG[6]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.046     ;
; 6.864 ; FOCUS_ADJ:adl|oG[6]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.045     ;
; 6.873 ; FOCUS_ADJ:adl|oG[5]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.036     ;
; 6.875 ; FOCUS_ADJ:adl|oG[5]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.034     ;
; 6.877 ; FOCUS_ADJ:adl|oG[5]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.032     ;
; 6.878 ; FOCUS_ADJ:adl|oB[5]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.031     ;
; 6.878 ; FOCUS_ADJ:adl|oG[5]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.031     ;
; 6.880 ; FOCUS_ADJ:adl|oB[5]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.029     ;
; 6.882 ; FOCUS_ADJ:adl|oB[5]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.027     ;
; 6.883 ; FOCUS_ADJ:adl|oB[5]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 13.026     ;
; 6.890 ; FOCUS_ADJ:adl|oG[1]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.233      ; 13.393     ;
; 6.914 ; FOCUS_ADJ:adl|oG[2]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.233      ; 13.369     ;
; 6.928 ; FOCUS_ADJ:adl|oB[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][0][0][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 12.973     ;
; 6.946 ; FOCUS_ADJ:adl|oG[2]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.109     ; 12.964     ;
; 6.953 ; FOCUS_ADJ:adl|oB[6]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 12.953     ;
; 6.962 ; FOCUS_ADJ:adl|oG[1]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.109     ; 12.948     ;
; 6.983 ; FOCUS_ADJ:adl|oR[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 12.916     ;
; 6.985 ; FOCUS_ADJ:adl|oR[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 12.914     ;
; 6.987 ; FOCUS_ADJ:adl|oR[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 12.912     ;
; 6.988 ; FOCUS_ADJ:adl|oR[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 12.911     ;
; 6.996 ; FOCUS_ADJ:adl|oB[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][0][8][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.132     ; 12.891     ;
; 7.001 ; FOCUS_ADJ:adl|oB[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[1].line_buffer_group_u|sram:line_buf_I|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.180      ; 13.229     ;
; 7.002 ; FOCUS_ADJ:adl|oR[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 12.902     ;
; 7.016 ; FOCUS_ADJ:adl|oG[1]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[8].line_buffer_group_u|sram:line_buf_I|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.276      ; 13.310     ;
; 7.018 ; FOCUS_ADJ:adl|oG[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.239      ; 13.271     ;
; 7.019 ; FOCUS_ADJ:adl|oB[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[10].line_buffer_group_u|sram:line_buf_I|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.244      ; 13.275     ;
; 7.040 ; FOCUS_ADJ:adl|oG[7]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 12.864     ;
; 7.040 ; FOCUS_ADJ:adl|oG[2]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[8].line_buffer_group_u|sram:line_buf_I|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.276      ; 13.286     ;
; 7.050 ; FOCUS_ADJ:adl|oG[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 12.866     ;
; 7.051 ; FOCUS_ADJ:adl|oB[7]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 12.853     ;
; 7.053 ; FOCUS_ADJ:adl|oR[2]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 12.846     ;
; 7.055 ; FOCUS_ADJ:adl|oR[2]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 12.844     ;
; 7.057 ; FOCUS_ADJ:adl|oR[2]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 12.842     ;
; 7.058 ; FOCUS_ADJ:adl|oR[2]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.120     ; 12.841     ;
; 7.064 ; FOCUS_ADJ:adl|oG[1]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[1].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.188      ; 13.174     ;
; 7.070 ; FOCUS_ADJ:adl|oG[6]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 12.836     ;
; 7.084 ; FOCUS_ADJ:adl|oG[5]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 12.822     ;
; 7.087 ; FOCUS_ADJ:adl|oB[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_I|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.227      ; 13.190     ;
; 7.088 ; FOCUS_ADJ:adl|oG[2]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[1].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.188      ; 13.150     ;
; 7.089 ; FOCUS_ADJ:adl|oB[5]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 12.817     ;
; 7.090 ; FOCUS_ADJ:adl|oG[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.239      ; 13.199     ;
; 7.094 ; FOCUS_ADJ:adl|oB[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.239      ; 13.195     ;
; 7.122 ; FOCUS_ADJ:adl|oG[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 12.794     ;
; 7.126 ; FOCUS_ADJ:adl|oB[3]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 12.790     ;
; 7.144 ; FOCUS_ADJ:adl|oG[4]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[8].line_buffer_group_u|sram:line_buf_I|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.282      ; 13.188     ;
; 7.158 ; FOCUS_ADJ:adl|oG[2]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][0][0][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 12.745     ;
; 7.161 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|bi_mem0:bi_mem0_u|q_a[16] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|fmap_III:fmap_III_u|sram:fmap_III_gen[15].mem_blks|mem~7                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 12.722     ;
; 7.174 ; FOCUS_ADJ:adl|oG[1]                                                                ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][0][0][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 12.729     ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 9.380  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.851     ; 7.788      ;
; 9.380  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.851     ; 7.788      ;
; 9.380  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.851     ; 7.788      ;
; 9.380  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.851     ; 7.788      ;
; 9.380  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.851     ; 7.788      ;
; 9.380  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.851     ; 7.788      ;
; 9.380  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.851     ; 7.788      ;
; 9.649  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 7.520      ;
; 9.649  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 7.520      ;
; 9.649  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 7.520      ;
; 9.649  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 7.520      ;
; 9.649  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 7.520      ;
; 9.649  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 7.520      ;
; 9.649  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 7.520      ;
; 9.649  ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 7.520      ;
; 10.532 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.816     ; 6.671      ;
; 10.691 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mLENGTH[8] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.815     ; 6.513      ;
; 10.692 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.851     ; 6.476      ;
; 10.692 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.851     ; 6.476      ;
; 10.692 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.851     ; 6.476      ;
; 10.692 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.851     ; 6.476      ;
; 10.692 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.851     ; 6.476      ;
; 10.692 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.851     ; 6.476      ;
; 10.692 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.851     ; 6.476      ;
; 10.750 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.816     ; 6.453      ;
; 10.961 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 6.208      ;
; 10.961 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 6.208      ;
; 10.961 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 6.208      ;
; 10.961 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 6.208      ;
; 10.961 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 6.208      ;
; 10.961 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 6.208      ;
; 10.961 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 6.208      ;
; 10.961 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.850     ; 6.208      ;
; 11.844 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.816     ; 5.359      ;
; 11.993 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.816     ; 5.210      ;
; 11.999 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mLENGTH[8] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.815     ; 5.205      ;
; 12.164 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.750      ;
; 12.164 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.750      ;
; 12.164 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.750      ;
; 12.164 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.750      ;
; 12.164 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.750      ;
; 12.164 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.750      ;
; 12.164 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.750      ;
; 12.238 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.669      ;
; 12.238 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.669      ;
; 12.238 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.669      ;
; 12.238 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.669      ;
; 12.238 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.669      ;
; 12.238 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.669      ;
; 12.238 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.669      ;
; 12.269 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.645      ;
; 12.269 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.645      ;
; 12.269 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.645      ;
; 12.269 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.645      ;
; 12.269 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.645      ;
; 12.269 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.645      ;
; 12.269 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.645      ;
; 12.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.553      ;
; 12.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.553      ;
; 12.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.553      ;
; 12.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.553      ;
; 12.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.553      ;
; 12.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.553      ;
; 12.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.553      ;
; 12.390 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.517      ;
; 12.390 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.517      ;
; 12.390 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.517      ;
; 12.390 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.517      ;
; 12.390 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.517      ;
; 12.390 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.517      ;
; 12.390 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.517      ;
; 12.408 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.506      ;
; 12.408 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.506      ;
; 12.408 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.506      ;
; 12.408 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.506      ;
; 12.408 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.506      ;
; 12.408 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.506      ;
; 12.408 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 7.506      ;
; 12.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 7.504      ;
; 12.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 7.504      ;
; 12.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 7.504      ;
; 12.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 7.504      ;
; 12.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 7.504      ;
; 12.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 7.504      ;
; 12.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 7.504      ;
; 12.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 7.504      ;
; 12.480 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.427      ;
; 12.480 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.427      ;
; 12.480 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.427      ;
; 12.480 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.427      ;
; 12.480 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.427      ;
; 12.480 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.427      ;
; 12.480 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.427      ;
; 12.482 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.431      ;
; 12.482 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.431      ;
; 12.482 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.431      ;
; 12.482 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.431      ;
; 12.482 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.431      ;
; 12.482 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.431      ;
; 12.482 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.431      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK3_50'                                                                                               ;
+--------+---------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.225 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.722      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.228 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.719      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.231 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.716      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.608      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.431 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.072     ; 5.516      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.452 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.493      ;
; 14.455 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.490      ;
; 14.455 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.490      ;
; 14.455 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.490      ;
; 14.455 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.074     ; 5.490      ;
+--------+---------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MIPI_PIXEL_CLK'                                                                                                                                                                                                                                     ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                                    ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 32.756 ; MIPI_PIXEL_D[9]                 ; D8M_LUT:g_lut|Pipe_Data[9]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.396      ; 7.659      ;
; 33.294 ; MIPI_PIXEL_D[3]                 ; D8M_LUT:g_lut|Pipe_Data[3]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.378      ; 7.103      ;
; 33.474 ; MIPI_PIXEL_D[0]                 ; D8M_LUT:g_lut|Pipe_Data[0]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.378      ; 6.923      ;
; 33.563 ; MIPI_PIXEL_D[1]                 ; D8M_LUT:g_lut|Pipe_Data[1]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.380      ; 6.836      ;
; 33.577 ; MIPI_PIXEL_HS                   ; D8M_LUT:g_lut|Pipe_HS                                                                                                                                      ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.400      ; 6.842      ;
; 33.609 ; MIPI_PIXEL_D[2]                 ; D8M_LUT:g_lut|Pipe_Data[2]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.378      ; 6.788      ;
; 33.658 ; MIPI_PIXEL_D[7]                 ; D8M_LUT:g_lut|Pipe_Data[7]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.378      ; 6.739      ;
; 34.370 ; MIPI_PIXEL_D[8]                 ; D8M_LUT:g_lut|Pipe_Data[8]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.386      ; 6.035      ;
; 34.770 ; MIPI_PIXEL_D[4]                 ; D8M_LUT:g_lut|Pipe_Data[4]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.382      ; 5.631      ;
; 34.772 ; MIPI_PIXEL_D[6]                 ; D8M_LUT:g_lut|Pipe_Data[6]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.378      ; 5.625      ;
; 34.777 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 5.170      ;
; 34.950 ; MIPI_PIXEL_D[5]                 ; D8M_LUT:g_lut|Pipe_Data[5]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 5.378      ; 5.447      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[0]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[1]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[2]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[3]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[4]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[5]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[6]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[7]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[8]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[9]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[10]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[11]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[12]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[13]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[14]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.972 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[15]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.975      ;
; 34.998 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.949      ;
; 35.056 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[0]                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.891      ;
; 35.056 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.891      ;
; 35.056 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.891      ;
; 35.056 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]               ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.891      ;
; 35.056 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[4]                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.891      ;
; 35.089 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.858      ;
; 35.101 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.320      ; 5.238      ;
; 35.102 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.320      ; 5.237      ;
; 35.110 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.320      ; 5.229      ;
; 35.132 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.067     ; 4.820      ;
; 35.151 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.796      ;
; 35.152 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.320      ; 5.187      ;
; 35.154 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.793      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[0]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[1]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[2]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[3]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[4]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[5]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[6]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[7]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[8]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[9]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[10]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[11]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[12]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[13]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[14]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.193 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[15]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.754      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[24]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[27]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[16]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[17]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[18]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[19]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[20]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[21]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[22]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[23]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[25]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[26]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[29]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[28]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[31]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.198 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[30]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.073     ; 4.748      ;
; 35.211 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_we_reg        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.236      ; 5.075      ;
; 35.211 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_datain_reg0   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.241      ; 5.080      ;
; 35.211 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.236      ; 5.075      ;
; 35.224 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~porta_we_reg       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.239      ; 5.065      ;
; 35.224 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~porta_datain_reg0  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.244      ; 5.070      ;
; 35.224 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~porta_address_reg0 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.239      ; 5.065      ;
; 35.233 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~porta_we_reg       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.239      ; 5.056      ;
; 35.233 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~porta_datain_reg0  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.244      ; 5.061      ;
; 35.233 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~porta_address_reg0 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.239      ; 5.056      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[0]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[1]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[2]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[3]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[4]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[5]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[6]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[7]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[8]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[9]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[10]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[11]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[12]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[13]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[14]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.284 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[15]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.663      ;
; 35.302 ; CLOCKMEM:ck3|CLK_DELAY[1]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.072     ; 4.645      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 4.863      ;
; 45.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.817      ;
; 45.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.718      ;
; 45.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 4.583      ;
; 45.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 4.555      ;
; 45.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 4.551      ;
; 45.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 4.514      ;
; 45.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.537      ;
; 45.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 4.460      ;
; 45.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.454      ;
; 45.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 4.392      ;
; 45.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 4.313      ;
; 45.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 4.309      ;
; 45.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 4.276      ;
; 46.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 4.200      ;
; 46.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 4.012      ;
; 46.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 3.759      ;
; 46.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 3.531      ;
; 46.774 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 3.468      ;
; 46.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 3.312      ;
; 47.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 3.177      ;
; 47.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 2.917      ;
; 47.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 2.903      ;
; 47.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 2.623      ;
; 47.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.482      ;
; 47.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 2.350      ;
; 47.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.317      ;
; 48.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.215      ;
; 48.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.078      ;
; 48.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.823      ;
; 87.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a98~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.195      ; 13.016     ;
; 87.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a46~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 12.987     ;
; 87.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a100~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 12.723     ;
; 87.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a76~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 12.717     ;
; 87.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a78~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 12.412     ;
; 87.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a103~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 12.321     ;
; 87.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a69~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.176      ; 12.315     ;
; 88.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a84~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.180      ; 11.991     ;
; 88.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a71~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 11.981     ;
; 88.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a95~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 11.974     ;
; 88.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a82~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 11.958     ;
; 88.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a29~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 11.667     ;
; 89.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a39~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 10.887     ;
; 89.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a25~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 10.724     ;
; 89.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a93~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 10.731     ;
; 89.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a90~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 10.723     ;
; 89.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a102~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 10.719     ;
; 89.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a88~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 10.714     ;
; 89.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a42~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 10.705     ;
; 89.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a26~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 10.711     ;
; 89.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a75~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 10.709     ;
; 89.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a18~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 10.690     ;
; 89.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a91~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 10.565     ;
; 89.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a88~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 10.509     ;
; 89.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a41~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.126      ; 10.453     ;
; 89.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a81~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.133      ; 10.453     ;
; 89.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a9~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 10.412     ;
; 89.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.160      ; 10.443     ;
; 89.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a0~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.160      ; 10.426     ;
; 89.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a74~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 10.407     ;
; 89.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 10.394     ;
; 89.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a87~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 10.400     ;
; 89.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a72~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 10.389     ;
; 89.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a91~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 10.251     ;
; 89.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a72~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 10.250     ;
; 89.978 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a26~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 10.244     ;
; 89.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a90~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 10.230     ;
; 90.017 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a85~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.115      ; 10.148     ;
; 90.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a27~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 10.188     ;
; 90.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a33~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 10.142     ;
; 90.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a45~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.125      ; 10.154     ;
; 90.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a9~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 10.135     ;
; 90.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a85~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 10.116     ;
; 90.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a32~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.121      ; 10.092     ;
; 90.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a45~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.121      ; 10.092     ;
; 90.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a27~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.152      ; 10.114     ;
; 90.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 10.095     ;
; 90.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a43~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 10.076     ;
; 90.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a24~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 10.078     ;
; 90.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a89~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 10.076     ;
; 90.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a39~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 9.923      ;
; 90.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 9.916      ;
; 90.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a25~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 9.902      ;
; 90.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a74~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 9.877      ;
; 90.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a9~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 9.832      ;
; 90.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a33~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.115      ; 9.829      ;
; 90.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a43~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.142      ; 9.845      ;
; 90.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a40~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.137      ; 9.809      ;
; 90.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a40~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.133      ; 9.800      ;
; 90.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a93~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 9.824      ;
; 90.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a31~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 9.791      ;
; 90.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a3~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.126      ; 9.775      ;
; 90.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a102~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 9.817      ;
; 90.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a73~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.136      ; 9.775      ;
; 90.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a96~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 9.773      ;
; 90.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a75~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 9.800      ;
; 90.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a30~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 9.775      ;
; 90.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a6~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 9.706      ;
; 90.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 9.588      ;
; 90.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a42~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 9.596      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MIPI_PIXEL_CLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.338 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.088      ; 0.597      ;
; 0.352 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[9]                                                                                                                            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_datain_reg0     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.399      ; 0.952      ;
; 0.353 ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                          ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                          ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.377 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.090      ; 0.638      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.089      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.638      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.089      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.639      ;
; 0.382 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.640      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.641      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.641      ;
; 0.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.642      ;
; 0.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.642      ;
; 0.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.642      ;
; 0.385 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[8]                                                   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.123      ; 0.679      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; D8M_LUT:g_lut|Pipe_Data[8]                                                                                                                                   ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[8]                                                                                                                            ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; D8M_LUT:g_lut|Pipe_VS                                                                                                                                        ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS                                                                                                                              ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.073      ; 0.642      ;
; 0.398 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.642      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.644      ;
; 0.474 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.123      ; 0.768      ;
; 0.490 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.089      ; 0.750      ;
; 0.491 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.089      ; 0.751      ;
; 0.494 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.752      ;
; 0.506 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.749      ;
; 0.507 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.752      ;
; 0.517 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[10]                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.123      ; 0.811      ;
; 0.533 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[0]                                                   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.776      ;
; 0.534 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.777      ;
; 0.535 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.087      ; 0.793      ;
; 0.543 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[5]                                                   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.123      ; 0.837      ;
; 0.545 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.123      ; 0.839      ;
; 0.546 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.073      ; 0.790      ;
; 0.546 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.073      ; 0.790      ;
; 0.548 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.073      ; 0.792      ;
; 0.549 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.792      ;
; 0.552 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[1]                                                                                                                            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~porta_datain_reg0     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.411      ; 1.164      ;
; 0.553 ; D8M_LUT:g_lut|Pipe_Data[5]                                                                                                                                   ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[5]                                                                                                                            ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.069      ; 0.793      ;
; 0.566 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.123      ; 0.860      ;
; 0.573 ; D8M_LUT:g_lut|Pipe_Data[9]                                                                                                                                   ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[9]                                                                                                                            ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.073      ; 0.817      ;
; 0.575 ; D8M_LUT:g_lut|Pipe_Data[3]                                                                                                                                   ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[3]                                                                                                                            ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.069      ; 0.815      ;
; 0.577 ; D8M_LUT:g_lut|Pipe_Data[0]                                                                                                                                   ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[0]                                                                                                                            ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.069      ; 0.817      ;
; 0.580 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.088      ; 0.839      ;
; 0.581 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.824      ;
; 0.598 ; CLOCKMEM:ck3|CLK_DELAY[3]                                                                                                                                    ; CLOCKMEM:ck3|CLK_DELAY[3]                                                                                                                                    ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; CLOCKMEM:ck3|CLK_DELAY[13]                                                                                                                                   ; CLOCKMEM:ck3|CLK_DELAY[13]                                                                                                                                   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; CLOCKMEM:ck3|CLK_DELAY[15]                                                                                                                                   ; CLOCKMEM:ck3|CLK_DELAY[15]                                                                                                                                   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[1]                                                   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.515      ; 1.284      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; AUTO_FOCUS_ON:vd|PULSE[0]                                                                                                                                                                                                                                                                                                                   ; AUTO_FOCUS_ON:vd|PULSE[0]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.FC6_PROCESS                                                                                                                                                                                                          ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.FC6_PROCESS                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|y_decimate                                                                                                                                                                                                                     ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|y_decimate                                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.FC7_PROCESS                                                                                                                                                                                                          ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.FC7_PROCESS                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[1]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[1]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[2]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[2]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[1]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[1]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[2]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[2]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; FpsMonitor:uFps|rfps_h[2]                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_h[2]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FpsMonitor:uFps|rfps_h[1]                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_h[1]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; RESET_DELAY:u2|oRST_0                                                                                                                                                                                                                                                                                                                       ; RESET_DELAY:u2|oRST_0                                                                                                                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; RESET_DELAY:u2|oRST_1                                                                                                                                                                                                                                                                                                                       ; RESET_DELAY:u2|oRST_1                                                                                                                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; RESET_DELAY:u2|oRST_2                                                                                                                                                                                                                                                                                                                       ; RESET_DELAY:u2|oRST_2                                                                                                                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                                                                                                                                                                                                         ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[1]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[1]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[2]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[2]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[3]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[3]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.WAIT_FOR_EOF                                                                                                                                                                                                                                                                        ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.WAIT_FOR_EOF                                                                                                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.WAIT_FOR_CLASSIFICATION                                                                                                                                                                                                                                                             ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.WAIT_FOR_CLASSIFICATION                                                                                                                                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.SEND_PIX_TO_CNN                                                                                                                                                                                                                                                                     ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.SEND_PIX_TO_CNN                                                                                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[1]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[1]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[3]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[3]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[2]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[2]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]                                                                                                                                                                                                                                                                                                    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]                                                                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                                                                                                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|x_decimate                                                                                                                                                                                                                     ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|x_decimate                                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.CONV2_PROCESS                                                                                                                                                                                                        ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.CONV2_PROCESS                                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_layer[0]                                                                                                                                                                                                                   ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_layer[0]                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV2_FILL_LINE_BUF                                                                                                                                                                                                          ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV2_FILL_LINE_BUF                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV2_SEND_TO_CNN                                                                                                                                                                                                            ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV2_SEND_TO_CNN                                                                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV4_FILL_LINE_BUF                                                                                                                                                                                                          ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV4_FILL_LINE_BUF                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.CONV4_layer                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.CONV4_layer                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.FC6_layer                                                                                                                                                                                                                    ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.FC6_layer                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.FC7_layer                                                                                                                                                                                                                    ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.FC7_layer                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.FF_FC7                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.FF_FC7                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[1]                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[1]                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[2]                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[2]                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.FF_FC6                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.FF_FC6                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.364 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[0]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[0]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[0]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[0]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; FpsMonitor:uFps|rfps_h[0]                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_h[0]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; RESET_DELAY:u2|Cont[0]                                                                                                                                                                                                                                                                                                                      ; RESET_DELAY:u2|Cont[0]                                                                                                                                                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[0]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[0]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[0]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[0]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|current_x[0]                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|current_x[0]                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|current_x[4]                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|current_x[4]                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[0]                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[0]                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.608      ;
; 0.398 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                   ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.608      ;
; 0.398 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                  ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.608      ;
; 0.398 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                                               ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.608      ;
; 0.402 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[1]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[2]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.645      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.738      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][96]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][96]                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.400      ; 1.108      ;
; 0.508 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[9][6][13]                                                                                                                                                                                                         ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[10][6][13]                                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a50~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.399      ; 1.109      ;
; 0.509 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[5][6][13]                                                                                                                                                                                                         ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[6][6][13]                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.752      ;
; 0.510 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[6][6][13]                                                                                                                                                                                                         ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[7][6][13]                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.753      ;
; 0.511 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[7][6][13]                                                                                                                                                                                                         ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[8][6][13]                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.754      ;
; 0.513 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.391      ; 1.105      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a35~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 1.112      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a34~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 1.114      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.400      ; 1.120      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a38~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.394      ; 1.117      ;
; 0.522 ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[3]                                                                                                                                                                                                                                                                                                         ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[3]                                                                                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.765      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a76~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.406      ; 1.130      ;
; 0.527 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[13].mac_u|accum_row3_reg[31]                                                                                                                                                                                             ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[13].mac_u|mac_output[17]                                                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 0.773      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a67~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.411      ; 1.141      ;
; 0.529 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.772      ;
; 0.531 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]                                                                                                                                                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 0.791      ;
; 0.531 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[11].mac_u|accum_row3_reg[31]                                                                                                                                                                                             ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[11].mac_u|mac_output[17]                                                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.773      ;
; 0.531 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[6].mac_u|accum_row3_reg[31]                                                                                                                                                                                              ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[6].mac_u|mac_output[17]                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.775      ;
; 0.532 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[12].mac_u|accum_row3_reg[31]                                                                                                                                                                                             ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[12].mac_u|mac_output[17]                                                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.773      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]                                                                                                                                                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 0.793      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]                                                                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 0.793      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]                                                                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 0.793      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]                                                                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 0.791      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]                                                                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 0.793      ;
; 0.534 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]                                                                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 0.792      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[1]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.942      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.942      ;
; 0.355 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|RD_MASK[0]                                                                                                                                  ; Sdram_Control:u7|RD_MASK[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Write                                                                                                                                       ; Sdram_Control:u7|Write                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|WR_MASK[0]                                                                                                                                  ; Sdram_Control:u7|WR_MASK[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|ST[0]                                                                                                                                       ; Sdram_Control:u7|ST[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                    ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.360 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[3]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.947      ;
; 0.365 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[2]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.952      ;
; 0.366 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.623      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.638      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.638      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.640      ;
; 0.382 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.641      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.642      ;
; 0.394 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[10]                                              ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                     ; Sdram_Control:u7|BA[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK3_50'                                                                                                ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; CLOCKMEM:ck2|CK_1HZ        ; CLOCKMEM:ck2|CK_1HZ        ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.598 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.623 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 0.866      ;
; 0.884 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.127      ;
; 0.885 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.070      ; 1.127      ;
; 0.886 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.136      ;
; 0.899 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.143      ;
; 0.901 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.144      ;
; 0.902 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.145      ;
; 0.902 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.145      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.070      ; 1.145      ;
; 0.904 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.147      ;
; 0.983 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.226      ;
; 0.984 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.227      ;
; 0.985 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.070      ; 1.226      ;
; 0.985 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.228      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.230      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.232      ;
; 0.994 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.237      ;
; 0.995 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.238      ;
; 0.995 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.238      ;
; 0.995 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.238      ;
; 0.995 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.238      ;
; 0.996 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.070      ; 1.237      ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.623      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.624      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.631      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.635      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                                                                                                                                        ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.569 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.546     ; 6.935      ;
; 10.569 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.552     ; 6.929      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.802     ; 6.538      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.803     ; 6.537      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.803     ; 6.537      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.802     ; 6.538      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.802     ; 6.538      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.803     ; 6.537      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.802     ; 6.538      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.802     ; 6.538      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.802     ; 6.538      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.802     ; 6.538      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.802     ; 6.538      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.803     ; 6.537      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.802     ; 6.538      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.802     ; 6.538      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.802     ; 6.538      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[9]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.802     ; 6.538      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.802     ; 6.538      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.802     ; 6.538      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.802     ; 6.538      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.798     ; 6.542      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.798     ; 6.542      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.798     ; 6.542      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.798     ; 6.542      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.798     ; 6.542      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.798     ; 6.542      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.798     ; 6.542      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.798     ; 6.542      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.798     ; 6.542      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.798     ; 6.542      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.797     ; 6.543      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.797     ; 6.543      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.797     ; 6.543      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.797     ; 6.543      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.797     ; 6.543      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.803     ; 6.537      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.803     ; 6.537      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.803     ; 6.537      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.803     ; 6.537      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.803     ; 6.537      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.803     ; 6.537      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.803     ; 6.537      ;
; 10.679 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.803     ; 6.537      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.801     ; 6.538      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[10]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.801     ; 6.538      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.801     ; 6.538      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.801     ; 6.538      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.801     ; 6.538      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.801     ; 6.538      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.801     ; 6.538      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.801     ; 6.538      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.801     ; 6.538      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.801     ; 6.538      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.801     ; 6.538      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.801     ; 6.538      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.801     ; 6.538      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.801     ; 6.538      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.799     ; 6.540      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.799     ; 6.540      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.799     ; 6.540      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.799     ; 6.540      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.799     ; 6.540      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.799     ; 6.540      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.799     ; 6.540      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.799     ; 6.540      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.799     ; 6.540      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.799     ; 6.540      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.799     ; 6.540      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.799     ; 6.540      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.799     ; 6.540      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.800     ; 6.539      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.800     ; 6.539      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.800     ; 6.539      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.800     ; 6.539      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.800     ; 6.539      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.800     ; 6.539      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.800     ; 6.539      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.800     ; 6.539      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.800     ; 6.539      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.800     ; 6.539      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.800     ; 6.539      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.800     ; 6.539      ;
; 10.680 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.801     ; 6.538      ;
; 11.060 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.417     ; 6.542      ;
; 11.060 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.417     ; 6.542      ;
; 11.060 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.417     ; 6.542      ;
; 11.060 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.417     ; 6.542      ;
; 11.061 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.427     ; 6.531      ;
; 11.061 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.427     ; 6.531      ;
; 11.061 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.427     ; 6.531      ;
; 11.061 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.427     ; 6.531      ;
; 11.061 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.427     ; 6.531      ;
; 11.061 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.427     ; 6.531      ;
; 11.061 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.427     ; 6.531      ;
; 11.061 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.418     ; 6.540      ;
; 11.061 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.418     ; 6.540      ;
; 11.061 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.418     ; 6.540      ;
; 11.061 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.419     ; 6.539      ;
; 11.061 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -2.419     ; 6.539      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                          ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.839     ; 6.533      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.839     ; 6.533      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.839     ; 6.533      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.839     ; 6.533      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.846     ; 6.526      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.846     ; 6.526      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.846     ; 6.526      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.846     ; 6.526      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.846     ; 6.526      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.846     ; 6.526      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.839     ; 6.533      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.839     ; 6.533      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.839     ; 6.533      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.839     ; 6.533      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.846     ; 6.526      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[7]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.845     ; 6.527      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.845     ; 6.527      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.845     ; 6.527      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.845     ; 6.527      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.845     ; 6.527      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.843     ; 6.529      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.843     ; 6.529      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.843     ; 6.529      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.843     ; 6.529      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.843     ; 6.529      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[8]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.843     ; 6.529      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[10] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.843     ; 6.529      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[10] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.843     ; 6.529      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[10] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.843     ; 6.529      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[10] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.843     ; 6.529      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.843     ; 6.529      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.843     ; 6.529      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.846     ; 6.526      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.844     ; 6.528      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.844     ; 6.528      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.844     ; 6.528      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.844     ; 6.528      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.844     ; 6.528      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.844     ; 6.528      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.844     ; 6.528      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.844     ; 6.528      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.845     ; 6.527      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.845     ; 6.527      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.845     ; 6.527      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.845     ; 6.527      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.845     ; 6.527      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.844     ; 6.528      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[6]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.844     ; 6.528      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[9]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.844     ; 6.528      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.846     ; 6.526      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.839     ; 6.533      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.839     ; 6.533      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.839     ; 6.533      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.839     ; 6.533      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.831     ; 6.541      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[9]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.844     ; 6.528      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.836     ; 6.536      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.836     ; 6.536      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.836     ; 6.536      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.836     ; 6.536      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.836     ; 6.536      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.836     ; 6.536      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.837     ; 6.535      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[5]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.837     ; 6.535      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[6]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.844     ; 6.528      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.837     ; 6.535      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.837     ; 6.535      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.837     ; 6.535      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.837     ; 6.535      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.837     ; 6.535      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.837     ; 6.535      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.837     ; 6.535      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[4]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.837     ; 6.535      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[3]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.836     ; 6.536      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.836     ; 6.536      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.836     ; 6.536      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.836     ; 6.536      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.836     ; 6.536      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.836     ; 6.536      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[1]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[2]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.838     ; 6.534      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.840     ; 6.532      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.840     ; 6.532      ;
; 10.647 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -2.840     ; 6.532      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MIPI_PIXEL_CLK'                                                                                                                                                                                                                        ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+
; 16.971 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.704      ; 5.752      ;
; 16.971 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.705      ; 5.753      ;
; 16.971 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.705      ; 5.753      ;
; 16.971 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.705      ; 5.753      ;
; 16.971 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.705      ; 5.753      ;
; 16.971 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.705      ; 5.753      ;
; 16.973 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.702      ; 5.748      ;
; 16.973 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.702      ; 5.748      ;
; 16.973 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.705      ; 5.751      ;
; 16.973 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.702      ; 5.748      ;
; 16.973 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.703      ; 5.749      ;
; 16.973 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.703      ; 5.749      ;
; 16.973 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.704      ; 5.750      ;
; 16.973 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.702      ; 5.748      ;
; 16.975 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.703      ; 5.747      ;
; 16.982 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.719      ; 5.756      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.709      ; 5.745      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.709      ; 5.745      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.709      ; 5.745      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.709      ; 5.745      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.709      ; 5.745      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.709      ; 5.745      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.714      ; 5.750      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.714      ; 5.750      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.714      ; 5.750      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.714      ; 5.750      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.718      ; 5.754      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.718      ; 5.754      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.718      ; 5.754      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.718      ; 5.754      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.718      ; 5.754      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.718      ; 5.754      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.718      ; 5.754      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.718      ; 5.754      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.718      ; 5.754      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.718      ; 5.754      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.718      ; 5.754      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.718      ; 5.754      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.718      ; 5.754      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.708      ; 5.744      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.708      ; 5.744      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.708      ; 5.744      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.708      ; 5.744      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.708      ; 5.744      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.708      ; 5.744      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.708      ; 5.744      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.708      ; 5.744      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.708      ; 5.744      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.708      ; 5.744      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.708      ; 5.744      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.708      ; 5.744      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.714      ; 5.750      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.709      ; 5.745      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.709      ; 5.745      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.709      ; 5.745      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.709      ; 5.745      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.709      ; 5.745      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.709      ; 5.745      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.709      ; 5.745      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.714      ; 5.750      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.716      ; 5.752      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.716      ; 5.752      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.716      ; 5.752      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.716      ; 5.752      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.716      ; 5.752      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.716      ; 5.752      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.716      ; 5.752      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.716      ; 5.752      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.716      ; 5.752      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.716      ; 5.752      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.716      ; 5.752      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.716      ; 5.752      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.714      ; 5.750      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.714      ; 5.750      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.714      ; 5.750      ;
; 16.983 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 2.709      ; 5.745      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.065      ; 5.755      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.065      ; 5.755      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.065      ; 5.755      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.065      ; 5.755      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.065      ; 5.755      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.063      ; 5.753      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.063      ; 5.753      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.063      ; 5.753      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.063      ; 5.753      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.063      ; 5.753      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.063      ; 5.753      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.063      ; 5.753      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.063      ; 5.753      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.063      ; 5.753      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.063      ; 5.753      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.063      ; 5.753      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.063      ; 5.753      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.063      ; 5.753      ;
; 17.329 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.063      ; 5.753      ;
; 17.330 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.061      ; 5.750      ;
; 17.330 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[9]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.061      ; 5.750      ;
; 17.330 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.061      ; 5.750      ;
; 17.330 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.061      ; 5.750      ;
; 17.369 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 3.101      ; 5.751      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.608      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.608      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.608      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.608      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.608      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.608      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.608      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.608      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.608      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.608      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.608      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.608      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.608      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.608      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.598      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.601      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.560      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.560      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.560      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.560      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.560      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.560      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.563      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.563      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.563      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.563      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.563      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.563      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.563      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.563      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.563      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.563      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.563      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.563      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.563      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.563      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.560      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.560      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.560      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.560      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.560      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.560      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.560      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.560      ;
; 94.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.560      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.625      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.625      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.625      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.625      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.625      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.625      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.625      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.625      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.625      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.625      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.625      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.614      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.614      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.614      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.613      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.613      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.613      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.613      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.613      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.613      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.613      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.613      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.611      ;
; 94.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.611      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.385      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.385      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.385      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.385      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.385      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.385      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.385      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.385      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.385      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.385      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.385      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.385      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.598      ;
; 1.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.619      ;
; 1.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.619      ;
; 1.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.619      ;
; 1.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.619      ;
; 1.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.864      ;
; 1.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.892      ;
; 1.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.892      ;
; 1.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.892      ;
; 1.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.892      ;
; 1.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.892      ;
; 1.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.892      ;
; 1.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.892      ;
; 1.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.892      ;
; 1.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.893      ;
; 1.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.893      ;
; 1.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.893      ;
; 1.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.893      ;
; 1.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.893      ;
; 1.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.893      ;
; 1.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.893      ;
; 1.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.893      ;
; 1.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.893      ;
; 1.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.893      ;
; 1.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.893      ;
; 1.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.101      ;
; 5.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 5.347      ;
; 5.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 5.347      ;
; 5.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 5.347      ;
; 5.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 5.347      ;
; 5.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 5.347      ;
; 5.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 5.347      ;
; 5.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 5.347      ;
; 5.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 5.347      ;
; 5.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 5.347      ;
; 5.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 5.347      ;
; 5.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 5.347      ;
; 5.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 5.347      ;
; 5.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 5.347      ;
; 5.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 5.347      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.338      ;
; 5.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 5.341      ;
; 5.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 5.301      ;
; 5.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 5.301      ;
; 5.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 5.301      ;
; 5.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 5.301      ;
; 5.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 5.301      ;
; 5.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 5.301      ;
; 5.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 5.301      ;
; 5.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 5.301      ;
; 5.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 5.301      ;
; 5.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 5.301      ;
; 5.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 5.301      ;
; 5.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 5.301      ;
; 5.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 5.301      ;
; 5.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 5.301      ;
; 5.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 5.301      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.303      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.303      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.303      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.303      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.303      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.303      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.303      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.303      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.303      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.303      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 5.305      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 5.305      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 5.305      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 5.305      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 5.305      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 5.305      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.533 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.781      ;
; 1.533 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.781      ;
; 1.533 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[9]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.781      ;
; 1.533 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[9]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.781      ;
; 1.576 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.823      ;
; 1.576 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.823      ;
; 1.576 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[8]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.823      ;
; 1.576 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[8]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.823      ;
; 1.582 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.828      ;
; 1.582 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.828      ;
; 1.582 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.828      ;
; 1.582 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.828      ;
; 1.582 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[5]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.828      ;
; 1.582 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[5]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.828      ;
; 1.884 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 2.118      ;
; 1.884 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 2.118      ;
; 1.884 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[7]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 2.118      ;
; 1.884 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[7]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 2.118      ;
; 1.892 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.124      ;
; 1.892 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.124      ;
; 1.892 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.124      ;
; 1.892 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.124      ;
; 1.892 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[3]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.124      ;
; 1.892 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[3]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.124      ;
; 1.892 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[4]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.124      ;
; 1.892 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[4]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.124      ;
; 1.942 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.172      ;
; 1.942 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.172      ;
; 1.942 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.172      ;
; 1.942 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.172      ;
; 1.942 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[2]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.172      ;
; 1.942 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[2]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.172      ;
; 2.120 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.350      ;
; 2.120 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.350      ;
; 2.120 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.350      ;
; 2.120 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.350      ;
; 2.120 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.350      ;
; 2.120 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.350      ;
; 2.120 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.350      ;
; 2.120 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.350      ;
; 2.122 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.354      ;
; 2.122 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.354      ;
; 2.122 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[6]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.354      ;
; 2.122 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[6]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.354      ;
; 3.416 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.486      ; 4.073      ;
; 3.416 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.486      ; 4.073      ;
; 3.450 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.452      ; 4.073      ;
; 3.821 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[10]            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 4.071      ;
; 3.821 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[9]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 4.071      ;
; 3.821 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[8]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 4.071      ;
; 3.821 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[7]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 4.071      ;
; 3.821 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[6]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 4.071      ;
; 3.821 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[5]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 4.071      ;
; 3.821 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[4]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 4.071      ;
; 3.821 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[3]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 4.071      ;
; 3.821 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[2]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 4.071      ;
; 3.821 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[1]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 4.071      ;
; 3.821 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[0]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 4.071      ;
; 3.822 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[10]            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 4.081      ;
; 3.822 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[9]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 4.081      ;
; 3.822 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[8]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 4.081      ;
; 3.822 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[7]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 4.081      ;
; 3.822 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[6]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 4.081      ;
; 3.822 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[5]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 4.081      ;
; 3.822 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[4]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 4.081      ;
; 3.822 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[3]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 4.081      ;
; 3.822 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[2]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 4.081      ;
; 3.822 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[1]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 4.081      ;
; 3.822 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 4.077      ;
; 4.003 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.658      ;
; 4.003 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.658      ;
; 4.037 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.450      ; 4.658      ;
; 4.064 ; VGA_Controller:u1|V_Cont[4]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.719      ;
; 4.064 ; VGA_Controller:u1|V_Cont[4]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.719      ;
; 4.098 ; VGA_Controller:u1|V_Cont[4]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.450      ; 4.719      ;
; 4.113 ; VGA_Controller:u1|V_Cont[5]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.768      ;
; 4.113 ; VGA_Controller:u1|V_Cont[5]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.768      ;
; 4.147 ; VGA_Controller:u1|V_Cont[5]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.450      ; 4.768      ;
; 4.175 ; VGA_Controller:u1|V_Cont[2]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.830      ;
; 4.175 ; VGA_Controller:u1|V_Cont[2]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.830      ;
; 4.209 ; VGA_Controller:u1|V_Cont[2]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.450      ; 4.830      ;
; 4.218 ; VGA_Controller:u1|V_Cont[12] ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.873      ;
; 4.218 ; VGA_Controller:u1|V_Cont[12] ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.873      ;
; 4.252 ; VGA_Controller:u1|V_Cont[12] ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.450      ; 4.873      ;
; 4.290 ; VGA_Controller:u1|V_Cont[6]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.945      ;
; 4.290 ; VGA_Controller:u1|V_Cont[6]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.945      ;
; 4.324 ; VGA_Controller:u1|V_Cont[6]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.450      ; 4.945      ;
; 4.325 ; VGA_Controller:u1|V_Cont[1]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.980      ;
; 4.325 ; VGA_Controller:u1|V_Cont[1]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.980      ;
; 4.333 ; VGA_Controller:u1|V_Cont[0]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.988      ;
; 4.333 ; VGA_Controller:u1|V_Cont[0]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.988      ;
; 4.336 ; VGA_Controller:u1|V_Cont[9]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.991      ;
; 4.336 ; VGA_Controller:u1|V_Cont[9]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.484      ; 4.991      ;
; 4.359 ; VGA_Controller:u1|V_Cont[1]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.450      ; 4.980      ;
; 4.367 ; VGA_Controller:u1|V_Cont[0]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.450      ; 4.988      ;
; 4.370 ; VGA_Controller:u1|V_Cont[9]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.450      ; 4.991      ;
; 4.407 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[10]            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 4.664      ;
; 4.407 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[9]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 4.664      ;
; 4.407 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[8]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 4.664      ;
; 4.407 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[7]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 4.664      ;
+-------+------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MIPI_PIXEL_CLK'                                                                                                                                                                                                                        ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+
; 1.810 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.473      ; 5.454      ;
; 1.810 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.473      ; 5.454      ;
; 1.810 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[10]                                                  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.473      ; 5.454      ;
; 1.810 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.473      ; 5.454      ;
; 1.810 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.473      ; 5.454      ;
; 1.810 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.473      ; 5.454      ;
; 1.810 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.473      ; 5.454      ;
; 1.820 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.466      ; 5.457      ;
; 1.820 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.466      ; 5.457      ;
; 1.820 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.466      ; 5.457      ;
; 1.820 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.456      ; 5.447      ;
; 1.820 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.456      ; 5.447      ;
; 1.820 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.456      ; 5.447      ;
; 1.820 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.456      ; 5.447      ;
; 1.820 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.464      ; 5.455      ;
; 1.820 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.464      ; 5.455      ;
; 1.820 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.464      ; 5.455      ;
; 1.820 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.464      ; 5.455      ;
; 1.832 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.453      ; 5.456      ;
; 1.832 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.453      ; 5.456      ;
; 1.845 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.438      ; 5.454      ;
; 1.845 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.438      ; 5.454      ;
; 1.845 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.438      ; 5.454      ;
; 1.845 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.438      ; 5.454      ;
; 1.845 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.438      ; 5.454      ;
; 1.845 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.438      ; 5.454      ;
; 1.845 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.438      ; 5.454      ;
; 1.845 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.438      ; 5.454      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.397      ; 5.454      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[9]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.397      ; 5.454      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.397      ; 5.454      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.397      ; 5.454      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.401      ; 5.458      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.401      ; 5.458      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.401      ; 5.458      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.401      ; 5.458      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.401      ; 5.458      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.399      ; 5.456      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.399      ; 5.456      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.399      ; 5.456      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.399      ; 5.456      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.399      ; 5.456      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.399      ; 5.456      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.399      ; 5.456      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.399      ; 5.456      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.399      ; 5.456      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.399      ; 5.456      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.399      ; 5.456      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.399      ; 5.456      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.399      ; 5.456      ;
; 1.886 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.399      ; 5.456      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.041      ; 5.458      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.038      ; 5.455      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.038      ; 5.455      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.038      ; 5.455      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.038      ; 5.455      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.038      ; 5.455      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.038      ; 5.455      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.038      ; 5.455      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.038      ; 5.455      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.038      ; 5.455      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.038      ; 5.455      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.038      ; 5.455      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.038      ; 5.455      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.030      ; 5.448      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.030      ; 5.448      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.030      ; 5.448      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.030      ; 5.448      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.030      ; 5.448      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.030      ; 5.448      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.036      ; 5.454      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.036      ; 5.454      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.036      ; 5.454      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.036      ; 5.454      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.039      ; 5.457      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.039      ; 5.457      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.039      ; 5.457      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.039      ; 5.457      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.039      ; 5.457      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.039      ; 5.457      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.039      ; 5.457      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.039      ; 5.457      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.039      ; 5.457      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.039      ; 5.457      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.039      ; 5.457      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.039      ; 5.457      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.039      ; 5.457      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.029      ; 5.447      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.029      ; 5.447      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.029      ; 5.447      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.029      ; 5.447      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.029      ; 5.447      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.029      ; 5.447      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.029      ; 5.447      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.029      ; 5.447      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.029      ; 5.447      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.029      ; 5.447      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.029      ; 5.447      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.029      ; 5.447      ;
; 2.247 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 3.036      ; 5.454      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.866     ; 5.449      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.866     ; 5.449      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.861     ; 5.454      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.861     ; 5.454      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.861     ; 5.454      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.861     ; 5.454      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.861     ; 5.454      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.861     ; 5.454      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.861     ; 5.454      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.859     ; 5.456      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.861     ; 5.454      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.861     ; 5.454      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.861     ; 5.454      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.861     ; 5.454      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.861     ; 5.454      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.861     ; 5.454      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.861     ; 5.454      ;
; 7.144 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.859     ; 5.456      ;
; 7.145 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.864     ; 5.452      ;
; 7.145 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.864     ; 5.452      ;
; 7.145 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.862     ; 5.454      ;
; 7.145 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.862     ; 5.454      ;
; 7.145 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.862     ; 5.454      ;
; 7.145 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.862     ; 5.454      ;
; 7.145 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.862     ; 5.454      ;
; 7.145 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.862     ; 5.454      ;
; 7.145 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.862     ; 5.454      ;
; 7.145 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.862     ; 5.454      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.260     ; 5.452      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.260     ; 5.452      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.260     ; 5.452      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.260     ; 5.452      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.259     ; 5.453      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.259     ; 5.453      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.260     ; 5.452      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.259     ; 5.453      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.259     ; 5.453      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.259     ; 5.453      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.260     ; 5.452      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.260     ; 5.452      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.260     ; 5.452      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.260     ; 5.452      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.259     ; 5.453      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.262     ; 5.450      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.262     ; 5.450      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.262     ; 5.450      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.262     ; 5.450      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.262     ; 5.450      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.262     ; 5.450      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.262     ; 5.450      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.262     ; 5.450      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.263     ; 5.449      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.263     ; 5.449      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.263     ; 5.449      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.263     ; 5.449      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.263     ; 5.449      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.262     ; 5.450      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.262     ; 5.450      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[9]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.259     ; 5.453      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[6]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.259     ; 5.453      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.263     ; 5.449      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.263     ; 5.449      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.263     ; 5.449      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.263     ; 5.449      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.263     ; 5.449      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.263     ; 5.449      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.254     ; 5.458      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[9]                                               ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.262     ; 5.450      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.256     ; 5.456      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[2]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.260     ; 5.452      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.257     ; 5.455      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[3]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.260     ; 5.452      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.256     ; 5.456      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.256     ; 5.456      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.256     ; 5.456      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.256     ; 5.456      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.256     ; 5.456      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.257     ; 5.455      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.257     ; 5.455      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[4]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.257     ; 5.455      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.257     ; 5.455      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.257     ; 5.455      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[5]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.259     ; 5.453      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[1]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.257     ; 5.455      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[1]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.260     ; 5.452      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.257     ; 5.455      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[0]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.260     ; 5.452      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.256     ; 5.456      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.256     ; 5.456      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.256     ; 5.456      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.256     ; 5.456      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.256     ; 5.456      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.256     ; 5.456      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.257     ; 5.455      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[0]                                               ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.257     ; 5.455      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[2]                                               ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.257     ; 5.455      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[4]                                               ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.257     ; 5.455      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[6]                                               ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.262     ; 5.450      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[5]                                               ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.257     ; 5.455      ;
; 7.541 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[1]                                               ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -2.257     ; 5.455      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 65
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.323
Worst Case Available Settling Time: 18.786 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK2_50           ; 12.234 ; 0.000         ;
; CLOCK_50            ; 13.665 ; 0.000         ;
; CLOCK3_50           ; 16.942 ; 0.000         ;
; MIPI_PIXEL_CLK      ; 32.764 ; 0.000         ;
; altera_reserved_tck ; 47.713 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; MIPI_PIXEL_CLK      ; 0.138 ; 0.000         ;
; CLOCK_50            ; 0.150 ; 0.000         ;
; CLOCK2_50           ; 0.180 ; 0.000         ;
; CLOCK3_50           ; 0.181 ; 0.000         ;
; altera_reserved_tck ; 0.181 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK2_50           ; 14.248 ; 0.000         ;
; CLOCK_50            ; 14.289 ; 0.000         ;
; MIPI_PIXEL_CLK      ; 17.750 ; 0.000         ;
; altera_reserved_tck ; 96.548 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.579 ; 0.000         ;
; CLOCK2_50           ; 0.804 ; 0.000         ;
; MIPI_PIXEL_CLK      ; 1.301 ; 0.000         ;
; CLOCK_50            ; 4.209 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+-----------+----------------+
; Clock               ; Slack     ; End Point TNS  ;
+---------------------+-----------+----------------+
; CLOCK_50            ; 9.154     ; 0.000          ;
; CLOCK2_50           ; 9.162     ; 0.000          ;
; CLOCK3_50           ; 9.261     ; 0.000          ;
; MIPI_PIXEL_CLK      ; 19.091    ; 0.000          ;
; altera_reserved_tck ; 49.285    ; 0.000          ;
; VGA_HS              ; 66662.666 ; 0.000          ;
+---------------------+-----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.234 ; FOCUS_ADJ:adl|oB[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 7.694      ;
; 12.236 ; FOCUS_ADJ:adl|oB[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 7.692      ;
; 12.238 ; FOCUS_ADJ:adl|oB[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 7.690      ;
; 12.239 ; FOCUS_ADJ:adl|oB[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 7.689      ;
; 12.306 ; FOCUS_ADJ:adl|oG[2]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 7.624      ;
; 12.308 ; FOCUS_ADJ:adl|oG[2]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 7.622      ;
; 12.310 ; FOCUS_ADJ:adl|oG[2]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 7.620      ;
; 12.311 ; FOCUS_ADJ:adl|oG[2]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 7.619      ;
; 12.358 ; FOCUS_ADJ:adl|oG[1]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 7.572      ;
; 12.359 ; FOCUS_ADJ:adl|oB[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 7.568      ;
; 12.360 ; FOCUS_ADJ:adl|oG[1]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 7.570      ;
; 12.362 ; FOCUS_ADJ:adl|oG[1]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 7.568      ;
; 12.363 ; FOCUS_ADJ:adl|oG[1]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 7.567      ;
; 12.431 ; FOCUS_ADJ:adl|oG[2]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 7.498      ;
; 12.438 ; FOCUS_ADJ:adl|oB[6]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.498      ;
; 12.440 ; FOCUS_ADJ:adl|oB[6]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.496      ;
; 12.442 ; FOCUS_ADJ:adl|oB[6]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.494      ;
; 12.443 ; FOCUS_ADJ:adl|oB[6]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.493      ;
; 12.447 ; FOCUS_ADJ:adl|oG[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.489      ;
; 12.449 ; FOCUS_ADJ:adl|oG[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.487      ;
; 12.451 ; FOCUS_ADJ:adl|oG[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.485      ;
; 12.452 ; FOCUS_ADJ:adl|oG[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.484      ;
; 12.463 ; FOCUS_ADJ:adl|oG[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.473      ;
; 12.463 ; FOCUS_ADJ:adl|oB[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.473      ;
; 12.465 ; FOCUS_ADJ:adl|oG[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.471      ;
; 12.465 ; FOCUS_ADJ:adl|oB[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.471      ;
; 12.467 ; FOCUS_ADJ:adl|oG[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.469      ;
; 12.467 ; FOCUS_ADJ:adl|oB[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.469      ;
; 12.468 ; FOCUS_ADJ:adl|oG[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.468      ;
; 12.468 ; FOCUS_ADJ:adl|oB[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.468      ;
; 12.483 ; FOCUS_ADJ:adl|oG[1]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 7.446      ;
; 12.509 ; FOCUS_ADJ:adl|oG[6]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.427      ;
; 12.511 ; FOCUS_ADJ:adl|oG[6]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.425      ;
; 12.513 ; FOCUS_ADJ:adl|oG[6]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.423      ;
; 12.514 ; FOCUS_ADJ:adl|oG[6]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.422      ;
; 12.525 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|fmap_II:fmap_II_u|sram:fmap_II_gen[0].mem_blks|rd_addr_reg[1]   ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|ifmap_chunk[1][22]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.080      ; 7.447      ;
; 12.531 ; FOCUS_ADJ:adl|oB[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 7.406      ;
; 12.531 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|fmap_II:fmap_II_u|sram:fmap_II_gen[0].mem_blks|rd_addr_reg[1]   ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|ifmap_chunk[1][132]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.053      ; 7.414      ;
; 12.547 ; FOCUS_ADJ:adl|oG[7]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 7.387      ;
; 12.549 ; FOCUS_ADJ:adl|oG[7]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 7.385      ;
; 12.551 ; FOCUS_ADJ:adl|oG[7]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 7.383      ;
; 12.552 ; FOCUS_ADJ:adl|oG[7]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 7.382      ;
; 12.554 ; FOCUS_ADJ:adl|oB[7]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 7.380      ;
; 12.555 ; FOCUS_ADJ:adl|oG[5]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.381      ;
; 12.556 ; FOCUS_ADJ:adl|oB[7]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 7.378      ;
; 12.556 ; FOCUS_ADJ:adl|oB[5]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.380      ;
; 12.557 ; FOCUS_ADJ:adl|oG[5]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.379      ;
; 12.558 ; FOCUS_ADJ:adl|oB[7]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 7.376      ;
; 12.558 ; FOCUS_ADJ:adl|oB[5]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.378      ;
; 12.559 ; FOCUS_ADJ:adl|oB[7]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 7.375      ;
; 12.559 ; FOCUS_ADJ:adl|oG[5]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.377      ;
; 12.560 ; FOCUS_ADJ:adl|oB[5]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.376      ;
; 12.560 ; FOCUS_ADJ:adl|oG[5]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.376      ;
; 12.561 ; FOCUS_ADJ:adl|oB[5]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 7.375      ;
; 12.563 ; FOCUS_ADJ:adl|oB[6]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 7.372      ;
; 12.572 ; FOCUS_ADJ:adl|oG[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 7.363      ;
; 12.588 ; FOCUS_ADJ:adl|oG[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 7.347      ;
; 12.588 ; FOCUS_ADJ:adl|oB[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 7.347      ;
; 12.592 ; FOCUS_ADJ:adl|oR[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 7.342      ;
; 12.594 ; FOCUS_ADJ:adl|oR[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 7.340      ;
; 12.596 ; FOCUS_ADJ:adl|oR[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 7.338      ;
; 12.597 ; FOCUS_ADJ:adl|oR[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 7.337      ;
; 12.603 ; FOCUS_ADJ:adl|oG[2]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 7.336      ;
; 12.634 ; FOCUS_ADJ:adl|oG[6]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 7.301      ;
; 12.646 ; FOCUS_ADJ:adl|oB[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][0][0][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 7.285      ;
; 12.648 ; FOCUS_ADJ:adl|oR[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 7.281      ;
; 12.650 ; FOCUS_ADJ:adl|oR[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 7.279      ;
; 12.652 ; FOCUS_ADJ:adl|oR[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 7.277      ;
; 12.653 ; FOCUS_ADJ:adl|oR[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 7.276      ;
; 12.655 ; FOCUS_ADJ:adl|oG[1]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 7.284      ;
; 12.663 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|bi_mem0:bi_mem0_u|q_a[16]                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|fmap_III:fmap_III_u|sram:fmap_III_gen[31].mem_blks|mem~7                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 7.233      ;
; 12.667 ; FOCUS_ADJ:adl|oR[2]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][5][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 7.262      ;
; 12.669 ; FOCUS_ADJ:adl|oR[2]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][4][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 7.260      ;
; 12.671 ; FOCUS_ADJ:adl|oR[2]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][1][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 7.258      ;
; 12.672 ; FOCUS_ADJ:adl|oG[7]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 7.261      ;
; 12.672 ; FOCUS_ADJ:adl|oR[2]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][3][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 7.257      ;
; 12.676 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|bi_mem0:bi_mem0_u|q_a[16]                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|fmap_III:fmap_III_u|sram:fmap_III_gen[15].mem_blks|mem~7                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 7.220      ;
; 12.679 ; FOCUS_ADJ:adl|oB[7]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 7.254      ;
; 12.680 ; FOCUS_ADJ:adl|oG[5]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 7.255      ;
; 12.681 ; FOCUS_ADJ:adl|oB[5]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 7.254      ;
; 12.687 ; FOCUS_ADJ:adl|oB[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][0][8][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 7.229      ;
; 12.713 ; FOCUS_ADJ:adl|oB[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|ff_line_buffer_groups:ff_line_buffer_groups_u|line_buffer_group:line_buf_group_generation[5].line_buffer_group_u|sram:line_buf_II|altsyncram:mem_rtl_0|altsyncram_l7h1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.130      ; 7.446      ;
; 12.717 ; FOCUS_ADJ:adl|oR[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 7.216      ;
; 12.718 ; FOCUS_ADJ:adl|oG[2]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][0][0][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 7.215      ;
; 12.718 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|fmap_II:fmap_II_u|sram:fmap_II_gen[0].mem_blks|rd_addr_reg[1]   ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|ifmap_chunk[1][29]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.080      ; 7.254      ;
; 12.735 ; FOCUS_ADJ:adl|oB[6]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 7.210      ;
; 12.744 ; FOCUS_ADJ:adl|oG[4]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 7.201      ;
; 12.759 ; FOCUS_ADJ:adl|oG[2]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][0][8][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 7.159      ;
; 12.760 ; FOCUS_ADJ:adl|oG[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 7.185      ;
; 12.760 ; FOCUS_ADJ:adl|oB[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][6][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 7.185      ;
; 12.762 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|fmap_III:fmap_III_u|sram:fmap_III_gen[31].mem_blks|mem~7                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 7.140      ;
; 12.770 ; FOCUS_ADJ:adl|oG[1]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][0][0][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 7.163      ;
; 12.773 ; FOCUS_ADJ:adl|oR[3]                                                                                                      ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|reg_buffer[2][2][2][8]                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 7.155      ;
; 12.775 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt[3] ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|fmap_III:fmap_III_u|sram:fmap_III_gen[15].mem_blks|mem~7                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 7.127      ;
; 12.784 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|delay_sreg[2]     ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|fmap_II:fmap_II_u|sram:fmap_II_gen[78].mem_blks|mem~127                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 7.142      ;
; 12.784 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|delay_sreg[2]     ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|fmap_II:fmap_II_u|sram:fmap_II_gen[78].mem_blks|mem~126                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 7.142      ;
; 12.784 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|delay_sreg[2]     ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|fmap_II:fmap_II_u|sram:fmap_II_gen[78].mem_blks|mem~125                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 7.142      ;
; 12.784 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|delay_sreg[2]     ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|fmap_II:fmap_II_u|sram:fmap_II_gen[78].mem_blks|mem~124                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 7.142      ;
; 12.784 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|delay_sreg[2]     ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|fmap_II:fmap_II_u|sram:fmap_II_gen[78].mem_blks|mem~123                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 7.142      ;
; 12.784 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|delay_sreg[2]     ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|fmap_II:fmap_II_u|sram:fmap_II_gen[78].mem_blks|mem~122                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 7.142      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 13.665 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 4.546      ;
; 13.665 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 4.546      ;
; 13.665 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 4.546      ;
; 13.665 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 4.546      ;
; 13.665 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 4.546      ;
; 13.665 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 4.546      ;
; 13.665 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 4.546      ;
; 13.803 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 4.408      ;
; 13.803 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 4.408      ;
; 13.803 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 4.408      ;
; 13.803 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 4.408      ;
; 13.803 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 4.408      ;
; 13.803 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 4.408      ;
; 13.803 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 4.408      ;
; 13.803 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 4.408      ;
; 14.307 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.763     ; 3.937      ;
; 14.366 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|mLENGTH[8] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.763     ; 3.878      ;
; 14.379 ; RESET_DELAY:u2|oRST_1                                                                                                        ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.763     ; 3.865      ;
; 14.446 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 3.765      ;
; 14.446 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 3.765      ;
; 14.446 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 3.765      ;
; 14.446 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 3.765      ;
; 14.446 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 3.765      ;
; 14.446 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 3.765      ;
; 14.446 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 3.765      ;
; 14.584 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 3.627      ;
; 14.584 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 3.627      ;
; 14.584 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 3.627      ;
; 14.584 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 3.627      ;
; 14.584 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 3.627      ;
; 14.584 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 3.627      ;
; 14.584 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 3.627      ;
; 14.584 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.796     ; 3.627      ;
; 15.088 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.763     ; 3.156      ;
; 15.147 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|mLENGTH[8] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.763     ; 3.097      ;
; 15.160 ; RESET_DELAY:u2|oRST_0                                                                                                        ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.763     ; 3.084      ;
; 15.648 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.288      ;
; 15.648 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.288      ;
; 15.648 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.288      ;
; 15.648 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.288      ;
; 15.648 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.288      ;
; 15.648 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.288      ;
; 15.648 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.288      ;
; 15.715 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.221      ;
; 15.715 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.221      ;
; 15.715 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.221      ;
; 15.715 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.221      ;
; 15.715 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.221      ;
; 15.715 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.221      ;
; 15.715 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.221      ;
; 15.769 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.160      ;
; 15.769 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.160      ;
; 15.769 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.160      ;
; 15.769 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.160      ;
; 15.769 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.160      ;
; 15.769 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.160      ;
; 15.769 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.160      ;
; 15.771 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.165      ;
; 15.771 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.165      ;
; 15.771 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.165      ;
; 15.771 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.165      ;
; 15.771 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.165      ;
; 15.771 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.165      ;
; 15.771 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.165      ;
; 15.771 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.165      ;
; 15.789 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.140      ;
; 15.789 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.140      ;
; 15.789 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.140      ;
; 15.789 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.140      ;
; 15.789 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.140      ;
; 15.789 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.140      ;
; 15.789 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.140      ;
; 15.823 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.106      ;
; 15.823 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.106      ;
; 15.823 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.106      ;
; 15.823 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.106      ;
; 15.823 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.106      ;
; 15.823 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.106      ;
; 15.823 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.106      ;
; 15.824 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.112      ;
; 15.824 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.112      ;
; 15.824 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.112      ;
; 15.824 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.112      ;
; 15.824 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.112      ;
; 15.824 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.112      ;
; 15.824 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.112      ;
; 15.838 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.098      ;
; 15.838 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.098      ;
; 15.838 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.098      ;
; 15.838 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.098      ;
; 15.838 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.098      ;
; 15.838 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.098      ;
; 15.838 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.098      ;
; 15.838 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.098      ;
; 15.842 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.093      ;
; 15.842 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.093      ;
; 15.842 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.093      ;
; 15.842 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.093      ;
; 15.842 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.093      ;
; 15.842 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.093      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK3_50'                                                                                               ;
+--------+---------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.942 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.023      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.970 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.995      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 16.975 ; CLOCKMEM:ck2|CLK_DELAY[3] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.990      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.021 ; CLOCKMEM:ck2|CLK_DELAY[4] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.053 ; CLOCKMEM:ck2|CLK_DELAY[5] ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.910      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.080 ; CLOCKMEM:ck2|CLK_DELAY[2] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.885      ;
; 17.081 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.882      ;
; 17.081 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.882      ;
; 17.081 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.882      ;
; 17.081 ; CLOCKMEM:ck2|CLK_DELAY[6] ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.882      ;
+--------+---------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MIPI_PIXEL_CLK'                                                                                                                                                                                                                                     ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                                    ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 32.764 ; MIPI_PIXEL_D[9]                 ; D8M_LUT:g_lut|Pipe_Data[9]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 2.772      ; 5.015      ;
; 33.023 ; MIPI_PIXEL_D[3]                 ; D8M_LUT:g_lut|Pipe_Data[3]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 2.752      ; 4.736      ;
; 33.134 ; MIPI_PIXEL_D[0]                 ; D8M_LUT:g_lut|Pipe_Data[0]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 2.752      ; 4.625      ;
; 33.202 ; MIPI_PIXEL_D[1]                 ; D8M_LUT:g_lut|Pipe_Data[1]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 2.754      ; 4.559      ;
; 33.232 ; MIPI_PIXEL_HS                   ; D8M_LUT:g_lut|Pipe_HS                                                                                                                                      ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 2.773      ; 4.548      ;
; 33.256 ; MIPI_PIXEL_D[7]                 ; D8M_LUT:g_lut|Pipe_Data[7]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 2.752      ; 4.503      ;
; 33.269 ; MIPI_PIXEL_D[2]                 ; D8M_LUT:g_lut|Pipe_Data[2]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 2.752      ; 4.490      ;
; 33.697 ; MIPI_PIXEL_D[8]                 ; D8M_LUT:g_lut|Pipe_Data[8]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 2.758      ; 4.068      ;
; 33.942 ; MIPI_PIXEL_D[4]                 ; D8M_LUT:g_lut|Pipe_Data[4]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 2.756      ; 3.821      ;
; 33.956 ; MIPI_PIXEL_D[6]                 ; D8M_LUT:g_lut|Pipe_Data[6]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 2.752      ; 3.803      ;
; 34.116 ; MIPI_PIXEL_D[5]                 ; D8M_LUT:g_lut|Pipe_Data[5]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 2.752      ; 3.643      ;
; 35.104 ; MIPI_PIXEL_VS                   ; D8M_LUT:g_lut|Pipe_VS                                                                                                                                      ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 2.766      ; 2.669      ;
; 37.146 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.033     ; 2.828      ;
; 37.164 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[0]                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.041     ; 2.802      ;
; 37.164 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.041     ; 2.802      ;
; 37.164 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.041     ; 2.802      ;
; 37.164 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]               ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.041     ; 2.802      ;
; 37.164 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[4]                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.041     ; 2.802      ;
; 37.182 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.166      ; 2.991      ;
; 37.183 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.166      ; 2.990      ;
; 37.188 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.041     ; 2.778      ;
; 37.194 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.166      ; 2.979      ;
; 37.197 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.166      ; 2.976      ;
; 37.200 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.041     ; 2.766      ;
; 37.240 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_we_reg        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.133      ; 2.922      ;
; 37.240 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.133      ; 2.922      ;
; 37.242 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_datain_reg0   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.136      ; 2.923      ;
; 37.261 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~porta_we_reg       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.135      ; 2.903      ;
; 37.261 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~porta_address_reg0 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.135      ; 2.903      ;
; 37.263 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~porta_datain_reg0  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.138      ; 2.904      ;
; 37.266 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~porta_we_reg       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.136      ; 2.899      ;
; 37.266 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~porta_address_reg0 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.136      ; 2.899      ;
; 37.268 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~porta_datain_reg0  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.139      ; 2.900      ;
; 37.301 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.041     ; 2.665      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[0]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[1]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[2]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[3]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[4]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[5]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[6]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[7]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[8]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[9]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[10]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[11]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[12]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[13]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[14]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.339 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[15]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.626      ;
; 37.363 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.166      ; 2.810      ;
; 37.372 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.041     ; 2.594      ;
; 37.377 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.041     ; 2.589      ;
; 37.378 ; CLOCKMEM:ck3|CLK_DELAY[6]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.041     ; 2.588      ;
; 37.380 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.033     ; 2.594      ;
; 37.383 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.166      ; 2.790      ;
; 37.410 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~porta_we_reg        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.141      ; 2.760      ;
; 37.410 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~porta_address_reg0  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.141      ; 2.760      ;
; 37.412 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~porta_datain_reg0   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; 0.144      ; 2.761      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[0]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[1]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[2]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[3]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[4]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[5]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[6]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[7]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[8]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[9]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[10]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[11]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[12]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[13]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[14]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.452 ; CLOCKMEM:ck3|CLK_DELAY[7]       ; CLOCKMEM:ck3|CLK_DELAY[15]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.513      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[24]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[27]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[16]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[17]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[18]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[19]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[20]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[21]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[22]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[23]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[25]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[26]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[29]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[28]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[31]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.460 ; CLOCKMEM:ck3|CLK_DELAY[9]       ; CLOCKMEM:ck3|CLK_DELAY[30]                                                                                                                                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.043     ; 2.504      ;
; 37.468 ; CLOCKMEM:ck3|CLK_DELAY[8]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.041     ; 2.498      ;
; 37.472 ; CLOCKMEM:ck3|CLK_DELAY[1]       ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                        ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.041     ; 2.494      ;
; 37.528 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[0]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.437      ;
; 37.528 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[1]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.437      ;
; 37.528 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[2]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.437      ;
; 37.528 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[3]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.437      ;
; 37.528 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[4]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.437      ;
; 37.528 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[5]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.437      ;
; 37.528 ; CLOCKMEM:ck3|CLK_DELAY[2]       ; CLOCKMEM:ck3|CLK_DELAY[6]                                                                                                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 40.000       ; -0.042     ; 2.437      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.740      ;
; 47.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.714      ;
; 47.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 2.633      ;
; 47.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.584      ;
; 47.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 2.553      ;
; 47.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.542      ;
; 47.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 2.501      ;
; 47.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 2.505      ;
; 47.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 2.465      ;
; 47.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 2.450      ;
; 47.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 2.446      ;
; 48.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 2.436      ;
; 48.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 2.416      ;
; 48.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 2.338      ;
; 48.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 2.302      ;
; 48.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.247      ;
; 48.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.140      ;
; 48.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.976      ;
; 48.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.939      ;
; 48.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.858      ;
; 48.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.763      ;
; 48.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.546      ;
; 48.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.543      ;
; 48.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.448      ;
; 49.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.352      ;
; 49.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.242      ;
; 49.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.262      ;
; 49.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.218      ;
; 49.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.126      ;
; 49.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.012      ;
; 92.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a98~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 7.512      ;
; 92.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a46~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.107      ; 7.492      ;
; 92.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a76~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 7.334      ;
; 92.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a100~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 7.329      ;
; 92.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a78~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.112      ; 7.143      ;
; 92.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a103~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 7.126      ;
; 93.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a69~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 7.119      ;
; 93.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a71~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 6.915      ;
; 93.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a84~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 6.914      ;
; 93.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a95~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 6.907      ;
; 93.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a82~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 6.891      ;
; 93.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a29~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 6.717      ;
; 93.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a39~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 6.298      ;
; 93.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a25~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 6.232      ;
; 93.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a88~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.087      ; 6.234      ;
; 93.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a42~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 6.226      ;
; 93.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a90~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 6.224      ;
; 93.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a26~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 6.213      ;
; 93.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a93~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.085      ; 6.194      ;
; 93.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a75~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.085      ; 6.184      ;
; 93.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a102~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 6.181      ;
; 93.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a18~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 6.163      ;
; 93.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a88~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 6.139      ;
; 94.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a41~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.051      ; 6.071      ;
; 94.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a81~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.057      ; 6.072      ;
; 94.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a91~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 6.109      ;
; 94.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a9~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.031      ; 6.036      ;
; 94.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.085      ; 6.068      ;
; 94.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a74~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.067      ; 6.040      ;
; 94.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.071      ; 6.038      ;
; 94.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a72~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 6.021      ;
; 94.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a0~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.078      ; 6.000      ;
; 94.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a72~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 6.013      ;
; 94.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a91~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 6.013      ;
; 94.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a26~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 6.006      ;
; 94.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a87~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.081      ; 5.984      ;
; 94.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a45~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.050      ; 5.946      ;
; 94.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a90~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 5.993      ;
; 94.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a85~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.044      ; 5.939      ;
; 94.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a9~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.036      ; 5.926      ;
; 94.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a27~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 5.944      ;
; 94.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a33~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.039      ; 5.866      ;
; 94.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a85~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.039      ; 5.863      ;
; 94.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a45~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.045      ; 5.844      ;
; 94.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a32~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.045      ; 5.837      ;
; 94.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a27~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.075      ; 5.866      ;
; 94.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a43~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.063      ; 5.843      ;
; 94.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.071      ; 5.801      ;
; 94.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a24~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 5.795      ;
; 94.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a39~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 5.812      ;
; 94.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 5.803      ;
; 94.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a89~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 5.787      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a93~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 5.797      ;
; 94.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a33~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.044      ; 5.747      ;
; 94.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a25~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.088      ; 5.790      ;
; 94.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a102~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 5.789      ;
; 94.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a75~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 5.784      ;
; 94.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a9~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.036      ; 5.718      ;
; 94.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a74~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 5.752      ;
; 94.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a40~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.062      ; 5.726      ;
; 94.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a43~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.068      ; 5.730      ;
; 94.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a40~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.057      ; 5.662      ;
; 94.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a3~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.051      ; 5.647      ;
; 94.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a31~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.058      ; 5.615      ;
; 94.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a73~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.054      ; 5.601      ;
; 94.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a96~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.063      ; 5.608      ;
; 94.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a30~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.067      ; 5.609      ;
; 94.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a91~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 5.627      ;
; 94.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.076      ; 5.600      ;
; 94.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a42~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.085      ; 5.608      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MIPI_PIXEL_CLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.138 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[9]                                                                                                                            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_datain_reg0     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.233      ; 0.475      ;
; 0.173 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.178 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.051      ; 0.313      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.051      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                          ; CLOCKMEM:ck3|CK_1HZ                                                                                                                                          ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.315      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.316      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.317      ;
; 0.184 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.049      ; 0.317      ;
; 0.186 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; D8M_LUT:g_lut|Pipe_VS                                                                                                                                        ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_VS                                                                                                                              ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; D8M_LUT:g_lut|Pipe_Data[8]                                                                                                                                   ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[8]                                                                                                                            ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[8]                                                   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.065      ; 0.339      ;
; 0.190 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.041      ; 0.316      ;
; 0.200 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.326      ;
; 0.238 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.051      ; 0.373      ;
; 0.240 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[1]                                                                                                                            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~porta_datain_reg0     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.245      ; 0.589      ;
; 0.240 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.374      ;
; 0.241 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.375      ;
; 0.243 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.065      ; 0.392      ;
; 0.246 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.372      ;
; 0.246 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.043      ; 0.373      ;
; 0.247 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.043      ; 0.374      ;
; 0.248 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.043      ; 0.375      ;
; 0.248 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.043      ; 0.375      ;
; 0.249 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[10]                                                  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.065      ; 0.398      ;
; 0.249 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.375      ;
; 0.255 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.389      ;
; 0.259 ; D8M_LUT:g_lut|Pipe_Data[5]                                                                                                                                   ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[5]                                                                                                                            ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.039      ; 0.382      ;
; 0.260 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10] ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.043      ; 0.388      ;
; 0.262 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.388      ;
; 0.265 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.065      ; 0.414      ;
; 0.267 ; D8M_LUT:g_lut|Pipe_Data[9]                                                                                                                                   ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[9]                                                                                                                            ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.043      ; 0.394      ;
; 0.267 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[5]                                                   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.065      ; 0.416      ;
; 0.269 ; D8M_LUT:g_lut|Pipe_Data[3]                                                                                                                                   ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[3]                                                                                                                            ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.039      ; 0.392      ;
; 0.271 ; D8M_LUT:g_lut|Pipe_Data[0]                                                                                                                                   ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[0]                                                                                                                            ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.039      ; 0.394      ;
; 0.272 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~porta_address_reg0   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.226      ; 0.602      ;
; 0.272 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[0]                                                   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.398      ;
; 0.273 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.399      ;
; 0.275 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[1]                                                   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.272      ; 0.631      ;
; 0.278 ; D8M_LUT:g_lut|NEW_MIPI_PIXEL_D[2]                                                                                                                            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~porta_datain_reg0     ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.234      ; 0.616      ;
; 0.280 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.050      ; 0.414      ;
; 0.285 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~porta_address_reg0   ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.227      ; 0.616      ;
; 0.286 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.065      ; 0.435      ;
; 0.288 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; MIPI_PIXEL_CLK ; MIPI_PIXEL_CLK ; 0.000        ; 0.042      ; 0.414      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.150 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.474      ;
; 0.153 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[1]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.477      ;
; 0.156 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[3]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.480      ;
; 0.160 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[2]                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.484      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.313      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.315      ;
; 0.182 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|RD_MASK[0]                                                                                                                                  ; Sdram_Control:u7|RD_MASK[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Write                                                                                                                                       ; Sdram_Control:u7|Write                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|WR_MASK[0]                                                                                                                                  ; Sdram_Control:u7|WR_MASK[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|ST[0]                                                                                                                                       ; Sdram_Control:u7|ST[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                    ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; AUTO_FOCUS_ON:vd|PULSE[0]                                                                                                                                                                                                                                                                                                                   ; AUTO_FOCUS_ON:vd|PULSE[0]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; FpsMonitor:uFps|rfps_h[2]                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_h[2]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FpsMonitor:uFps|rfps_h[1]                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_h[1]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RESET_DELAY:u2|oRST_0                                                                                                                                                                                                                                                                                                                       ; RESET_DELAY:u2|oRST_0                                                                                                                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RESET_DELAY:u2|oRST_1                                                                                                                                                                                                                                                                                                                       ; RESET_DELAY:u2|oRST_1                                                                                                                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RESET_DELAY:u2|oRST_2                                                                                                                                                                                                                                                                                                                       ; RESET_DELAY:u2|oRST_2                                                                                                                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.FC6_PROCESS                                                                                                                                                                                                          ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.FC6_PROCESS                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|y_decimate                                                                                                                                                                                                                     ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|y_decimate                                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.FC7_PROCESS                                                                                                                                                                                                          ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.FC7_PROCESS                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[1]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[1]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[2]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[2]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|x_decimate                                                                                                                                                                                                                     ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|x_decimate                                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[1]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[1]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[2]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[2]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.CONV2_PROCESS                                                                                                                                                                                                        ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_state.CONV2_PROCESS                                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_layer[0]                                                                                                                                                                                                                   ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|rcv_layer[0]                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                                                                                                                                                                                                         ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[1]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[1]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[2]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[2]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[3]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[3]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.WAIT_FOR_EOF                                                                                                                                                                                                                                                                        ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.WAIT_FOR_EOF                                                                                                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.WAIT_FOR_CLASSIFICATION                                                                                                                                                                                                                                                             ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.WAIT_FOR_CLASSIFICATION                                                                                                                                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.SEND_PIX_TO_CNN                                                                                                                                                                                                                                                                     ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|state.SEND_PIX_TO_CNN                                                                                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[1]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[1]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[3]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[3]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[2]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[2]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]                                                                                                                                                                                                                                                                                                    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]                                                                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                                                                                                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                                                                                                                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV2_FILL_LINE_BUF                                                                                                                                                                                                          ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV2_FILL_LINE_BUF                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV2_SEND_TO_CNN                                                                                                                                                                                                            ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV2_SEND_TO_CNN                                                                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV4_FILL_LINE_BUF                                                                                                                                                                                                          ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.CONV4_FILL_LINE_BUF                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.CONV4_layer                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.CONV4_layer                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.FC6_layer                                                                                                                                                                                                                    ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.FC6_layer                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.FC7_layer                                                                                                                                                                                                                    ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|layer.FC7_layer                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.FF_FC7                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.FF_FC7                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[1]                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[1]                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[2]                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[2]                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.FF_FC6                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|state.FF_FC6                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; FpsMonitor:uFps|rfps_h[0]                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_h[0]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; RESET_DELAY:u2|Cont[0]                                                                                                                                                                                                                                                                                                                      ; RESET_DELAY:u2|Cont[0]                                                                                                                                                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[0]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_y[0]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[0]                                                                                                                                                                                                                  ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|pool_cnt_x[0]                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|current_x[4]                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|current_x[4]                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[0]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[0]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[0]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u4|count_t[0]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|current_x[0]                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|current_x[0]                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[0]                                                                                                                                                                                                                       ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u|send_fmap[0]                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.314      ;
; 0.203 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[1]                                                                                                                                                                                                                                                               ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3|count_t[2]                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.328      ;
; 0.208 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                   ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                  ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                                               ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                                                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.314      ;
; 0.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.234      ; 0.565      ;
; 0.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.221      ; 0.553      ;
; 0.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a50~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.233      ; 0.566      ;
; 0.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a34~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.226      ; 0.561      ;
; 0.232 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a67~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.242      ; 0.578      ;
; 0.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a38~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.226      ; 0.563      ;
; 0.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.234      ; 0.571      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a76~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.238      ; 0.579      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a35~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.226      ; 0.568      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.231      ; 0.579      ;
; 0.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][96]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][96]                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.588      ;
; 0.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.576      ;
; 0.248 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[9][6][13]                                                                                                                                                                                                         ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[10][6][13]                                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[13].mac_u|accum_row3_reg[31]                                                                                                                                                                                             ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[13].mac_u|mac_output[17]                                                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.376      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[5][6][13]                                                                                                                                                                                                         ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[6][6][13]                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[6][6][13]                                                                                                                                                                                                         ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[7][6][13]                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.376      ;
; 0.251 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[6].mac_u|accum_row3_reg[31]                                                                                                                                                                                              ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[6].mac_u|mac_output[17]                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.377      ;
; 0.252 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[21][14][3]                                                                                                                                                                                                        ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[22][14][3]                                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 0.381      ;
; 0.252 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[12].mac_u|accum_row3_reg[31]                                                                                                                                                                                             ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[12].mac_u|mac_output[17]                                                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.376      ;
; 0.252 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[7][6][13]                                                                                                                                                                                                         ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[8][6][13]                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.377      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.224      ; 0.581      ;
; 0.253 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[20][7][9]                                                                                                                                                                                                         ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u|my_pool_bufs[21][7][9]                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.378      ;
; 0.253 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]                                                                                                                                                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.050      ; 0.387      ;
; 0.253 ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[11].mac_u|accum_row3_reg[31]                                                                                                                                                                                             ; mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[11].mac_u|mac_output[17]                                                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.376      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ram_block1a96~porta_datain_reg0                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.583      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.381      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK3_50'                                                                                                ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; CLOCKMEM:ck2|CK_1HZ        ; CLOCKMEM:ck2|CK_1HZ        ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.297 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.428      ;
; 0.310 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.436      ;
; 0.447 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.040      ; 0.572      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.575      ;
; 0.457 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.589      ;
; 0.510 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.636      ;
; 0.510 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.636      ;
; 0.510 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.636      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.040      ; 0.635      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.042      ; 0.640      ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                                                                                                                                        ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.248 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.632     ; 4.149      ;
; 14.248 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.638     ; 4.143      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.768     ; 3.948      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.768     ; 3.948      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.768     ; 3.948      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.768     ; 3.948      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.768     ; 3.948      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.943      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.943      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.943      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.943      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.943      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.943      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.943      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.943      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.943      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.943      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.943      ;
; 14.291 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.943      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.774     ; 3.941      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.774     ; 3.941      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.774     ; 3.941      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.774     ; 3.941      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[10]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[9]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.771     ; 3.944      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.771     ; 3.944      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.771     ; 3.944      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.771     ; 3.944      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.771     ; 3.944      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.771     ; 3.944      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.771     ; 3.944      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.771     ; 3.944      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.771     ; 3.944      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.771     ; 3.944      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.774     ; 3.941      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.774     ; 3.941      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.774     ; 3.941      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.774     ; 3.941      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.774     ; 3.941      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.774     ; 3.941      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.774     ; 3.941      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.772     ; 3.943      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.772     ; 3.943      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.772     ; 3.943      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.772     ; 3.943      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.772     ; 3.943      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.772     ; 3.943      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.772     ; 3.943      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.772     ; 3.943      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.772     ; 3.943      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.772     ; 3.943      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.772     ; 3.943      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.772     ; 3.943      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.772     ; 3.943      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.773     ; 3.942      ;
; 14.292 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.774     ; 3.941      ;
; 14.486 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.577     ; 3.944      ;
; 14.486 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.577     ; 3.944      ;
; 14.486 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.577     ; 3.944      ;
; 14.486 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.577     ; 3.944      ;
; 14.486 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.578     ; 3.943      ;
; 14.486 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.578     ; 3.943      ;
; 14.486 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.578     ; 3.943      ;
; 14.486 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.578     ; 3.943      ;
; 14.487 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.577     ; 3.943      ;
; 14.487 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.577     ; 3.943      ;
; 14.487 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.577     ; 3.943      ;
; 14.488 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.587     ; 3.932      ;
; 14.488 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.587     ; 3.932      ;
; 14.488 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.587     ; 3.932      ;
; 14.488 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.587     ; 3.932      ;
; 14.488 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -1.587     ; 3.932      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                          ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.788     ; 3.930      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.788     ; 3.930      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.788     ; 3.930      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.788     ; 3.930      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.788     ; 3.930      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.788     ; 3.930      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.788     ; 3.930      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.932      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.932      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.932      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.932      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.932      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[8]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.932      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[10] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.932      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[10] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.932      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[10] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.932      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[10] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.932      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.932      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.932      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.788     ; 3.930      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.931      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.931      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.931      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.931      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.931      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.931      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.931      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.931      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.931      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[6]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.931      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[9]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.931      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.788     ; 3.930      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[9]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.931      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[6]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.931      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.788     ; 3.930      ;
; 14.289 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.931      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.931      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[7]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.930      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.930      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.930      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.930      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.930      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[7]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.931      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.931      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.931      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10] ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.931      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[10]                                                  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.931      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.930      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.930      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.930      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.930      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.787     ; 3.930      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.931      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.774     ; 3.943      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[10]                                              ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.931      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[8]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.931      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[7]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.786     ; 3.931      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[5]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[4]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[3]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.779     ; 3.938      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[1]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[2]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[2]                                               ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.780     ; 3.937      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.781     ; 3.936      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.781     ; 3.936      ;
; 14.290 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]  ; CLOCK2_50    ; CLOCK_50    ; 20.000       ; -1.781     ; 3.936      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MIPI_PIXEL_CLK'                                                                                                                                                                                                                        ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+
; 17.750 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.286      ; 3.543      ;
; 17.751 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.287      ; 3.543      ;
; 17.751 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.287      ; 3.543      ;
; 17.751 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.287      ; 3.543      ;
; 17.751 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.287      ; 3.543      ;
; 17.751 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.287      ; 3.543      ;
; 17.752 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.284      ; 3.539      ;
; 17.752 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.284      ; 3.539      ;
; 17.752 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.286      ; 3.541      ;
; 17.752 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.284      ; 3.539      ;
; 17.752 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.285      ; 3.540      ;
; 17.752 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.285      ; 3.540      ;
; 17.752 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.285      ; 3.540      ;
; 17.752 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.284      ; 3.539      ;
; 17.754 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.283      ; 3.536      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.294      ; 3.544      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.291      ; 3.541      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.291      ; 3.541      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.291      ; 3.541      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.291      ; 3.541      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.543      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.543      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.543      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.543      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.543      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.543      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.543      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.543      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.543      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.543      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.543      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.543      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.543      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.291      ; 3.541      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.291      ; 3.541      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.291      ; 3.541      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.291      ; 3.541      ;
; 17.757 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.291      ; 3.541      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.283      ; 3.532      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.283      ; 3.532      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.283      ; 3.532      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.283      ; 3.532      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.283      ; 3.532      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.283      ; 3.532      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.282      ; 3.531      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.282      ; 3.531      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.282      ; 3.531      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.282      ; 3.531      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.282      ; 3.531      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.282      ; 3.531      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.282      ; 3.531      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.282      ; 3.531      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.282      ; 3.531      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.282      ; 3.531      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.282      ; 3.531      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.282      ; 3.531      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.283      ; 3.532      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.283      ; 3.532      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.283      ; 3.532      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.283      ; 3.532      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.283      ; 3.532      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.283      ; 3.532      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.283      ; 3.532      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.542      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.542      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.542      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.542      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.542      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.542      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.542      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.542      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.542      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.542      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.542      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.293      ; 3.542      ;
; 17.758 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.283      ; 3.532      ;
; 17.936 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.470      ; 3.541      ;
; 17.936 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[9]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.470      ; 3.541      ;
; 17.936 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.470      ; 3.541      ;
; 17.936 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.470      ; 3.541      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.473      ; 3.543      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.473      ; 3.543      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.473      ; 3.543      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.473      ; 3.543      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.473      ; 3.543      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.472      ; 3.542      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.472      ; 3.542      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.472      ; 3.542      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.472      ; 3.542      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.472      ; 3.542      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.472      ; 3.542      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.472      ; 3.542      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.472      ; 3.542      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.472      ; 3.542      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.472      ; 3.542      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.472      ; 3.542      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.472      ; 3.542      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.472      ; 3.542      ;
; 17.937 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.472      ; 3.542      ;
; 17.956 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 20.000       ; 1.490      ; 3.541      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.400      ;
; 96.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.400      ;
; 96.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.400      ;
; 96.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.400      ;
; 96.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.400      ;
; 96.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.400      ;
; 96.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.400      ;
; 96.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.400      ;
; 96.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.400      ;
; 96.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.400      ;
; 96.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.400      ;
; 96.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.400      ;
; 96.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.400      ;
; 96.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.400      ;
; 96.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.392      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.388      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.355      ;
; 96.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.359      ;
; 96.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.359      ;
; 96.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.359      ;
; 96.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.359      ;
; 96.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.359      ;
; 96.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.359      ;
; 96.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.359      ;
; 96.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.359      ;
; 96.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.359      ;
; 96.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.359      ;
; 96.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.359      ;
; 96.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.359      ;
; 96.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.359      ;
; 96.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.359      ;
; 96.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.350      ;
; 96.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.350      ;
; 96.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.350      ;
; 96.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.350      ;
; 96.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.350      ;
; 96.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.350      ;
; 96.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.350      ;
; 96.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.350      ;
; 96.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.350      ;
; 96.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.350      ;
; 96.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.350      ;
; 96.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.350      ;
; 96.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.350      ;
; 96.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.350      ;
; 96.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.350      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.402      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
; 96.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.408      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.704      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.828      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.847      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.847      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.847      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.847      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.964      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.982      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.982      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.982      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.982      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.982      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.982      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.982      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.982      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.984      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.984      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.984      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.984      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.984      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.984      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.984      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.984      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.984      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.984      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.984      ;
; 0.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.102      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.007      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.007      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.007      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.007      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.007      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.007      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.007      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.007      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.007      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.007      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.007      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.007      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.007      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.007      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.996      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.999      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 2.969      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 2.969      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 2.969      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 2.969      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 2.969      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 2.969      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 2.969      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 2.969      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 2.969      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 2.969      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 2.969      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 2.969      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 2.969      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 2.969      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.008      ; 2.962      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.008      ; 2.962      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 2.965      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.008      ; 2.962      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.008      ; 2.962      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.008      ; 2.962      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.008      ; 2.962      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 2.965      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 2.965      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 2.965      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 2.965      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 2.965      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 2.965      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 2.965      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 2.965      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 2.965      ;
; 2.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 2.965      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.804 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 0.934      ;
; 0.804 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 0.934      ;
; 0.804 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[9]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 0.934      ;
; 0.804 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[9]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 0.934      ;
; 0.819 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 0.948      ;
; 0.819 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 0.948      ;
; 0.819 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 0.948      ;
; 0.819 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 0.948      ;
; 0.819 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[5]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 0.948      ;
; 0.819 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[5]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 0.948      ;
; 0.820 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.948      ;
; 0.820 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.948      ;
; 0.820 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[8]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.948      ;
; 0.820 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[8]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.948      ;
; 0.998 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.034      ; 1.116      ;
; 0.998 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.034      ; 1.116      ;
; 0.998 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[7]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.034      ; 1.116      ;
; 0.998 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[7]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.034      ; 1.116      ;
; 1.003 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.119      ;
; 1.003 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.119      ;
; 1.003 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.119      ;
; 1.003 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.119      ;
; 1.003 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[3]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.119      ;
; 1.003 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[3]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.119      ;
; 1.003 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[4]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.119      ;
; 1.003 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[4]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.119      ;
; 1.022 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.136      ;
; 1.022 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.136      ;
; 1.022 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.136      ;
; 1.022 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.136      ;
; 1.022 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[2]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.136      ;
; 1.022 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[2]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.136      ;
; 1.136 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.250      ;
; 1.136 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.250      ;
; 1.136 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.250      ;
; 1.136 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.250      ;
; 1.136 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.250      ;
; 1.136 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.250      ;
; 1.136 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.250      ;
; 1.136 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.250      ;
; 1.139 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.255      ;
; 1.139 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.255      ;
; 1.139 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD0[6]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.255      ;
; 1.139 ; RAW2RGB_J:u4|RD_EN           ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|rD1[6]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.255      ;
; 1.951 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.259      ; 2.294      ;
; 1.951 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.259      ; 2.294      ;
; 1.967 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.243      ; 2.294      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[10]            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.303      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[9]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.303      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[8]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.303      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[7]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.303      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[6]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.303      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[5]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.303      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[4]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.303      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[3]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.303      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[2]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.303      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[1]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.303      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 2.298      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[10]            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.293      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[9]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.293      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[8]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.293      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[7]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.293      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[6]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.293      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[5]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.293      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[4]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.293      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[3]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.293      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[2]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.293      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[1]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.293      ;
; 2.160 ; VGA_Controller:u1|V_Cont[3]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[0]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.293      ;
; 2.291 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.632      ;
; 2.291 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.632      ;
; 2.307 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.241      ; 2.632      ;
; 2.320 ; VGA_Controller:u1|V_Cont[4]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.661      ;
; 2.320 ; VGA_Controller:u1|V_Cont[4]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.661      ;
; 2.336 ; VGA_Controller:u1|V_Cont[4]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.241      ; 2.661      ;
; 2.337 ; VGA_Controller:u1|V_Cont[2]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.678      ;
; 2.337 ; VGA_Controller:u1|V_Cont[2]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.678      ;
; 2.339 ; VGA_Controller:u1|V_Cont[5]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.680      ;
; 2.339 ; VGA_Controller:u1|V_Cont[5]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.680      ;
; 2.353 ; VGA_Controller:u1|V_Cont[2]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.241      ; 2.678      ;
; 2.355 ; VGA_Controller:u1|V_Cont[5]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.241      ; 2.680      ;
; 2.408 ; VGA_Controller:u1|V_Cont[1]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.749      ;
; 2.408 ; VGA_Controller:u1|V_Cont[1]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.749      ;
; 2.409 ; VGA_Controller:u1|V_Cont[0]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.750      ;
; 2.409 ; VGA_Controller:u1|V_Cont[0]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.750      ;
; 2.412 ; VGA_Controller:u1|V_Cont[12] ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.753      ;
; 2.412 ; VGA_Controller:u1|V_Cont[12] ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.753      ;
; 2.424 ; VGA_Controller:u1|V_Cont[1]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.241      ; 2.749      ;
; 2.425 ; VGA_Controller:u1|V_Cont[0]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.241      ; 2.750      ;
; 2.428 ; VGA_Controller:u1|V_Cont[12] ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.241      ; 2.753      ;
; 2.434 ; VGA_Controller:u1|V_Cont[6]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.775      ;
; 2.434 ; VGA_Controller:u1|V_Cont[6]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.775      ;
; 2.450 ; VGA_Controller:u1|V_Cont[6]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.241      ; 2.775      ;
; 2.467 ; VGA_Controller:u1|V_Cont[9]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.808      ;
; 2.467 ; VGA_Controller:u1|V_Cont[9]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.257      ; 2.808      ;
; 2.483 ; VGA_Controller:u1|V_Cont[9]  ; RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.241      ; 2.808      ;
; 2.500 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[10]            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.641      ;
; 2.500 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[9]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.641      ;
; 2.500 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[8]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.641      ;
; 2.500 ; VGA_Controller:u1|V_Cont[7]  ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[7]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.641      ;
+-------+------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MIPI_PIXEL_CLK'                                                                                                                                                                                                                        ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+
; 1.301 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.698      ; 3.083      ;
; 1.301 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.698      ; 3.083      ;
; 1.301 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[10]                                                  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.698      ; 3.083      ;
; 1.301 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.698      ; 3.083      ;
; 1.301 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.698      ; 3.083      ;
; 1.301 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.698      ; 3.083      ;
; 1.301 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.698      ; 3.083      ;
; 1.307 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.693      ; 3.084      ;
; 1.307 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.693      ; 3.084      ;
; 1.307 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.693      ; 3.084      ;
; 1.308 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.681      ; 3.073      ;
; 1.308 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.681      ; 3.073      ;
; 1.308 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.681      ; 3.073      ;
; 1.308 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.681      ; 3.073      ;
; 1.308 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.692      ; 3.084      ;
; 1.308 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.692      ; 3.084      ;
; 1.308 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.692      ; 3.084      ;
; 1.308 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10] ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.692      ; 3.084      ;
; 1.316 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.683      ; 3.083      ;
; 1.316 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.683      ; 3.083      ;
; 1.316 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.683      ; 3.083      ;
; 1.316 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.683      ; 3.083      ;
; 1.316 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.683      ; 3.083      ;
; 1.316 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.683      ; 3.083      ;
; 1.316 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.683      ; 3.083      ;
; 1.316 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.683      ; 3.083      ;
; 1.316 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.685      ; 3.085      ;
; 1.316 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.685      ; 3.085      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.663      ; 3.082      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[9]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.663      ; 3.082      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.663      ; 3.082      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.663      ; 3.082      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.084      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.084      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.084      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.084      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.084      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.084      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.084      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.084      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.084      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.084      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.084      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.084      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.084      ;
; 1.335 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.084      ;
; 1.336 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.085      ;
; 1.336 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.085      ;
; 1.336 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.085      ;
; 1.336 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.085      ;
; 1.336 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.665      ; 3.085      ;
; 1.521 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.479      ; 3.084      ;
; 1.521 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.479      ; 3.084      ;
; 1.521 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.479      ; 3.084      ;
; 1.521 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.479      ; 3.084      ;
; 1.521 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.479      ; 3.084      ;
; 1.521 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.479      ; 3.084      ;
; 1.521 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.479      ; 3.084      ;
; 1.521 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.479      ; 3.084      ;
; 1.521 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.479      ; 3.084      ;
; 1.521 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.479      ; 3.084      ;
; 1.521 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.479      ; 3.084      ;
; 1.521 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.479      ; 3.084      ;
; 1.521 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.479      ; 3.084      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.468      ; 3.074      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.468      ; 3.074      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.468      ; 3.074      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.468      ; 3.074      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.468      ; 3.074      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.479      ; 3.085      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.468      ; 3.074      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.476      ; 3.082      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.476      ; 3.082      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.476      ; 3.082      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.476      ; 3.082      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.467      ; 3.073      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.467      ; 3.073      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.467      ; 3.073      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.467      ; 3.073      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.467      ; 3.073      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.467      ; 3.073      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.467      ; 3.073      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.467      ; 3.073      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.467      ; 3.073      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.467      ; 3.073      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.467      ; 3.073      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.467      ; 3.073      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.476      ; 3.082      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.468      ; 3.074      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.468      ; 3.074      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.468      ; 3.074      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.468      ; 3.074      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.468      ; 3.074      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.468      ; 3.074      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.468      ; 3.074      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[7]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.476      ; 3.082      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.478      ; 3.084      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.478      ; 3.084      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.478      ; 3.084      ;
; 1.522 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; CLOCK2_50    ; MIPI_PIXEL_CLK ; 0.000        ; 1.478      ; 3.084      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.209 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.082      ;
; 4.209 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.082      ;
; 4.209 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.082      ;
; 4.209 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.082      ;
; 4.209 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.082      ;
; 4.209 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.082      ;
; 4.209 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.082      ;
; 4.209 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.082      ;
; 4.209 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.082      ;
; 4.209 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.082      ;
; 4.209 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.082      ;
; 4.209 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.082      ;
; 4.209 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.082      ;
; 4.209 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.082      ;
; 4.210 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.216     ; 3.078      ;
; 4.210 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.216     ; 3.078      ;
; 4.210 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.215     ; 3.079      ;
; 4.210 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.215     ; 3.079      ;
; 4.210 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.083      ;
; 4.210 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.212     ; 3.082      ;
; 4.210 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.212     ; 3.082      ;
; 4.210 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.212     ; 3.082      ;
; 4.210 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.212     ; 3.082      ;
; 4.210 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.212     ; 3.082      ;
; 4.210 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.212     ; 3.082      ;
; 4.210 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.212     ; 3.082      ;
; 4.210 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.212     ; 3.082      ;
; 4.210 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.211     ; 3.083      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.411     ; 3.085      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.413     ; 3.083      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.413     ; 3.083      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.413     ; 3.083      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.413     ; 3.083      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[3]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.413     ; 3.083      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.413     ; 3.083      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.413     ; 3.083      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.413     ; 3.083      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.413     ; 3.083      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.413     ; 3.083      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.413     ; 3.083      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.413     ; 3.083      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.413     ; 3.083      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.411     ; 3.085      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.411     ; 3.085      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.413     ; 3.083      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.411     ; 3.085      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.411     ; 3.085      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.411     ; 3.085      ;
; 4.412 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.411     ; 3.085      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.417     ; 3.080      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.417     ; 3.080      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.417     ; 3.080      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.417     ; 3.080      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.416     ; 3.081      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.416     ; 3.081      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.417     ; 3.080      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.416     ; 3.081      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.416     ; 3.081      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.416     ; 3.081      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.417     ; 3.080      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.417     ; 3.080      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.417     ; 3.080      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.417     ; 3.080      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.416     ; 3.081      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[9]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[9]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.416     ; 3.081      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[6]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.416     ; 3.081      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.419     ; 3.078      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[8]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.418     ; 3.079      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.418     ; 3.079      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.418     ; 3.079      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.418     ; 3.079      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.418     ; 3.079      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.418     ; 3.079      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.418     ; 3.079      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[10] ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.418     ; 3.079      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[8]                                                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.418     ; 3.079      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdptr_g[10]                                                  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.418     ; 3.079      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.418     ; 3.079      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.418     ; 3.079      ;
; 4.413 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; -1.418     ; 3.079      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 65
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.323
Worst Case Available Settling Time: 19.300 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 4.963  ; 0.138 ; 9.481    ; 0.579   ; 9.154               ;
;  CLOCK2_50           ; 4.963  ; 0.180 ; 9.481    ; 0.804   ; 9.162               ;
;  CLOCK3_50           ; 13.729 ; 0.181 ; N/A      ; N/A     ; 9.261               ;
;  CLOCK_50            ; 8.347  ; 0.150 ; 9.592    ; 4.209   ; 9.154               ;
;  MIPI_PIXEL_CLK      ; 32.291 ; 0.138 ; 16.484   ; 1.301   ; 19.091              ;
;  VGA_HS              ; N/A    ; N/A   ; N/A      ; N/A     ; 66662.456           ;
;  altera_reserved_tck ; 44.800 ; 0.181 ; 93.676   ; 0.579   ; 49.285              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50           ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  MIPI_PIXEL_CLK      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  VGA_HS              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAMERA_PWDN_n       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_CS_n           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_MCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_REFCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_RESET_n        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAMERA_I2C_SCL      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAMERA_I2C_SDA      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_I2C_SCL        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_I2C_SDA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CAMERA_I2C_SCL          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CAMERA_I2C_SDA          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_I2C_SCL            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_I2C_SDA            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_VS           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_HS           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[8]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[9]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_CLK          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; CAMERA_PWDN_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_CS_n           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_MCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_REFCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_RESET_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; CAMERA_I2C_SCL      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; CAMERA_I2C_SDA      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_I2C_SCL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_I2C_SDA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.151 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.151 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; CAMERA_PWDN_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_CS_n           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_MCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_REFCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_RESET_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; CAMERA_I2C_SCL      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; CAMERA_I2C_SDA      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_I2C_SCL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_I2C_SDA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; CAMERA_PWDN_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_CS_n           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_MCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_REFCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_RESET_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; CAMERA_I2C_SCL      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; CAMERA_I2C_SDA      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_I2C_SCL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_I2C_SDA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 9513       ; 0        ; 64       ; 0        ;
; CLOCK2_50           ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK2_50           ; false path ; 0        ; 0        ; 0        ;
; CLOCK2_50           ; CLOCK2_50           ; 51755903   ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK2_50           ; 11         ; 0        ; 0        ; 0        ;
; MIPI_PIXEL_CLK      ; CLOCK2_50           ; 9          ; 0        ; 0        ; 0        ;
; CLOCK3_50           ; CLOCK3_50           ; 1585       ; 0        ; 0        ; 0        ;
; CLOCK2_50           ; CLOCK_50            ; 47         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 6107       ; 0        ; 0        ; 0        ;
; MIPI_PIXEL_CLK      ; CLOCK_50            ; 11         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; MIPI_PIXEL_CLK      ; 11         ; 0        ; 0        ; 0        ;
; MIPI_PIXEL_CLK      ; MIPI_PIXEL_CLK      ; 2083       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 9513       ; 0        ; 64       ; 0        ;
; CLOCK2_50           ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK2_50           ; false path ; 0        ; 0        ; 0        ;
; CLOCK2_50           ; CLOCK2_50           ; 51755903   ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK2_50           ; 11         ; 0        ; 0        ; 0        ;
; MIPI_PIXEL_CLK      ; CLOCK2_50           ; 9          ; 0        ; 0        ; 0        ;
; CLOCK3_50           ; CLOCK3_50           ; 1585       ; 0        ; 0        ; 0        ;
; CLOCK2_50           ; CLOCK_50            ; 47         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 6107       ; 0        ; 0        ; 0        ;
; MIPI_PIXEL_CLK      ; CLOCK_50            ; 11         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; MIPI_PIXEL_CLK      ; 11         ; 0        ; 0        ; 0        ;
; MIPI_PIXEL_CLK      ; MIPI_PIXEL_CLK      ; 2083       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 540        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK2_50           ; false path ; 0        ; 0        ; 0        ;
; CLOCK2_50           ; CLOCK2_50           ; 21930      ; 0        ; 0        ; 0        ;
; CLOCK2_50           ; CLOCK_50            ; 309        ; 0        ; 0        ; 0        ;
; CLOCK2_50           ; MIPI_PIXEL_CLK      ; 127        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 540        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK2_50           ; false path ; 0        ; 0        ; 0        ;
; CLOCK2_50           ; CLOCK2_50           ; 21930      ; 0        ; 0        ; 0        ;
; CLOCK2_50           ; CLOCK_50            ; 309        ; 0        ; 0        ; 0        ;
; CLOCK2_50           ; MIPI_PIXEL_CLK      ; 127        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 7     ; 7    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 415   ; 415  ;
; Unconstrained Output Ports      ; 116   ; 116  ;
; Unconstrained Output Port Paths ; 1358  ; 1358 ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                    ;
+----------------------------------------------------------------------------+---------------------+------+---------------+
; Target                                                                     ; Clock               ; Type ; Status        ;
+----------------------------------------------------------------------------+---------------------+------+---------------+
; CLOCK2_50                                                                  ; CLOCK2_50           ; Base ; Constrained   ;
; CLOCK3_50                                                                  ; CLOCK3_50           ; Base ; Constrained   ;
; CLOCK_50                                                                   ; CLOCK_50            ; Base ; Constrained   ;
; FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS                        ;                     ; Base ; Unconstrained ;
; FOCUS_ADJ:adl|I2C_DELAY:i2c|READY                                          ;                     ; Base ; Unconstrained ;
; FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C                                    ;                     ; Base ; Unconstrained ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                              ;                     ; Base ; Unconstrained ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ  ;                     ; Base ; Unconstrained ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ ;                     ; Base ; Unconstrained ;
; MIPI_PIXEL_CLK                                                             ; MIPI_PIXEL_CLK      ; Base ; Constrained   ;
; VGA_Controller:u1|V_Cont[0]                                                ;                     ; Base ; Unconstrained ;
; VGA_HS                                                                     ; VGA_HS              ; Base ; Constrained   ;
; altera_reserved_tck                                                        ; altera_reserved_tck ; Base ; Constrained   ;
+----------------------------------------------------------------------------+---------------------+------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; CAMERA_I2C_SDA      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK2_50           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK3_50           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK_50            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; CAMERA_I2C_SCL      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CAMERA_I2C_SDA      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SCL        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_REFCLK         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_RESET_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; CAMERA_I2C_SDA      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK2_50           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK3_50           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK_50            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; CAMERA_I2C_SCL      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CAMERA_I2C_SDA      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SCL        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_REFCLK         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_RESET_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jan 13 01:57:13 2020
Info: Command: quartus_sta DE2_115_D8M_RTL -c DE2_115_D8M_RTL
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0ej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_jej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_115_D8M_RTL.sdc'
Warning (332049): Ignored create_clock at DE2_115_D8M_RTL.sdc(25): Time value "60 Hz" is not valid File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 25
    Info (332050): create_clock -period "60 Hz"  -name  VGA_VS [get_ports VGA_VS] File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 25
Warning (332049): Ignored create_clock at DE2_115_D8M_RTL.sdc(25): Option -period: Invalid clock period File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 25
Warning (332174): Ignored filter at DE2_115_D8M_RTL.sdc(35): VGA_CLK could not be matched with a clock File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 35
Warning (332049): Ignored set_output_delay at DE2_115_D8M_RTL.sdc(35): Argument -clock is not an object ID File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 35
    Info (332050): set_output_delay 5.0 -clock "VGA_CLK" [get_ports {VGA_R[*]}] File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 35
Warning (332049): Ignored set_output_delay at DE2_115_D8M_RTL.sdc(36): Argument -clock is not an object ID File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 36
    Info (332050): set_output_delay 5.0 -clock "VGA_CLK" [get_ports {VGA_G[*]}] File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 36
Warning (332049): Ignored set_output_delay at DE2_115_D8M_RTL.sdc(37): Argument -clock is not an object ID File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 37
    Info (332050): set_output_delay 5.0 -clock "VGA_CLK" [get_ports {VGA_B[*]}] File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 37
Warning (332174): Ignored filter at DE2_115_D8M_RTL.sdc(38): VGA_DE could not be matched with a port File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 38
Warning (332049): Ignored set_output_delay at DE2_115_D8M_RTL.sdc(38): Argument <targets> is an empty collection File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 38
    Info (332050): set_output_delay 5.0 -clock "VGA_CLK" [get_ports VGA_DE] File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 38
Warning (332049): Ignored set_output_delay at DE2_115_D8M_RTL.sdc(38): Argument -clock is not an object ID File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 38
Warning (332049): Ignored set_output_delay at DE2_115_D8M_RTL.sdc(39): Argument -clock is not an object ID File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 39
    Info (332050): set_output_delay 5.0 -clock "VGA_CLK" [get_ports VGA_VS] File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 39
Warning (332049): Ignored set_output_delay at DE2_115_D8M_RTL.sdc(40): Argument -clock is not an object ID File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 40
    Info (332050): set_output_delay 5.0 -clock "VGA_CLK" [get_ports VGA_HS] File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc Line: 40
Warning (332060): Node: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~1 is being clocked by FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C
Warning (332060): Node: FOCUS_ADJ:adl|I2C_DELAY:i2c|READY was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~1 is being clocked by FOCUS_ADJ:adl|I2C_DELAY:i2c|READY
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[3] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SCLO is being clocked by FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: VGA_Controller:u1|V_Cont[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|I2C_DELAY:i2c|READY is being clocked by VGA_Controller:u1|V_Cont[0]
Warning (332060): Node: FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|VCM_END is being clocked by FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_ref1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u6|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u6|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_ref|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK2_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)
    Critical Warning (332169): From MIPI_PIXEL_CLK (Rise) to CLOCK2_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK3_50 (Rise) to CLOCK3_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK2_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From MIPI_PIXEL_CLK (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK2_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)
    Critical Warning (332169): From MIPI_PIXEL_CLK (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.963
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.963               0.000 CLOCK2_50 
    Info (332119):     8.347               0.000 CLOCK_50 
    Info (332119):    13.729               0.000 CLOCK3_50 
    Info (332119):    32.291               0.000 MIPI_PIXEL_CLK 
    Info (332119):    44.800               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 CLOCK_50 
    Info (332119):     0.359               0.000 MIPI_PIXEL_CLK 
    Info (332119):     0.401               0.000 CLOCK2_50 
    Info (332119):     0.402               0.000 CLOCK3_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 9.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.481               0.000 CLOCK2_50 
    Info (332119):     9.592               0.000 CLOCK_50 
    Info (332119):    16.484               0.000 MIPI_PIXEL_CLK 
    Info (332119):    93.676               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.245
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.245               0.000 altera_reserved_tck 
    Info (332119):     1.711               0.000 CLOCK2_50 
    Info (332119):     2.013               0.000 MIPI_PIXEL_CLK 
    Info (332119):     7.924               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.439               0.000 CLOCK2_50 
    Info (332119):     9.574               0.000 CLOCK_50 
    Info (332119):     9.723               0.000 CLOCK3_50 
    Info (332119):    19.615               0.000 MIPI_PIXEL_CLK 
    Info (332119):    49.494               0.000 altera_reserved_tck 
    Info (332119): 66662.456               0.000 VGA_HS 
Info (332114): Report Metastability: Found 65 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 65
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.323
    Info (332114): Worst Case Available Settling Time: 18.660 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~1 is being clocked by FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C
Warning (332060): Node: FOCUS_ADJ:adl|I2C_DELAY:i2c|READY was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~1 is being clocked by FOCUS_ADJ:adl|I2C_DELAY:i2c|READY
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[3] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SCLO is being clocked by FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: VGA_Controller:u1|V_Cont[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|I2C_DELAY:i2c|READY is being clocked by VGA_Controller:u1|V_Cont[0]
Warning (332060): Node: FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|VCM_END is being clocked by FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_ref1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u6|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u6|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_ref|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK2_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)
    Critical Warning (332169): From MIPI_PIXEL_CLK (Rise) to CLOCK2_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK3_50 (Rise) to CLOCK3_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK2_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From MIPI_PIXEL_CLK (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK2_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)
    Critical Warning (332169): From MIPI_PIXEL_CLK (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 6.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.213               0.000 CLOCK2_50 
    Info (332119):     9.380               0.000 CLOCK_50 
    Info (332119):    14.225               0.000 CLOCK3_50 
    Info (332119):    32.756               0.000 MIPI_PIXEL_CLK 
    Info (332119):    45.393               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 MIPI_PIXEL_CLK 
    Info (332119):     0.353               0.000 CLOCK2_50 
    Info (332119):     0.353               0.000 CLOCK_50 
    Info (332119):     0.354               0.000 CLOCK3_50 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 10.569
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.569               0.000 CLOCK2_50 
    Info (332119):    10.647               0.000 CLOCK_50 
    Info (332119):    16.971               0.000 MIPI_PIXEL_CLK 
    Info (332119):    94.322               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.144               0.000 altera_reserved_tck 
    Info (332119):     1.533               0.000 CLOCK2_50 
    Info (332119):     1.810               0.000 MIPI_PIXEL_CLK 
    Info (332119):     7.144               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.440               0.000 CLOCK2_50 
    Info (332119):     9.554               0.000 CLOCK_50 
    Info (332119):     9.718               0.000 CLOCK3_50 
    Info (332119):    19.712               0.000 MIPI_PIXEL_CLK 
    Info (332119):    49.410               0.000 altera_reserved_tck 
    Info (332119): 66662.456               0.000 VGA_HS 
Info (332114): Report Metastability: Found 65 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 65
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.323
    Info (332114): Worst Case Available Settling Time: 18.786 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~1 is being clocked by FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C
Warning (332060): Node: FOCUS_ADJ:adl|I2C_DELAY:i2c|READY was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~1 is being clocked by FOCUS_ADJ:adl|I2C_DELAY:i2c|READY
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[3] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SCLO is being clocked by FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: VGA_Controller:u1|V_Cont[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|I2C_DELAY:i2c|READY is being clocked by VGA_Controller:u1|V_Cont[0]
Warning (332060): Node: FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|VCM_END is being clocked by FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_ref1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u6|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u6|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_ref|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK2_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)
    Critical Warning (332169): From MIPI_PIXEL_CLK (Rise) to CLOCK2_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK3_50 (Rise) to CLOCK3_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK2_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From MIPI_PIXEL_CLK (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK2_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)
    Critical Warning (332169): From MIPI_PIXEL_CLK (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 12.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.234               0.000 CLOCK2_50 
    Info (332119):    13.665               0.000 CLOCK_50 
    Info (332119):    16.942               0.000 CLOCK3_50 
    Info (332119):    32.764               0.000 MIPI_PIXEL_CLK 
    Info (332119):    47.713               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.138               0.000 MIPI_PIXEL_CLK 
    Info (332119):     0.150               0.000 CLOCK_50 
    Info (332119):     0.180               0.000 CLOCK2_50 
    Info (332119):     0.181               0.000 CLOCK3_50 
    Info (332119):     0.181               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.248
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.248               0.000 CLOCK2_50 
    Info (332119):    14.289               0.000 CLOCK_50 
    Info (332119):    17.750               0.000 MIPI_PIXEL_CLK 
    Info (332119):    96.548               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.579
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.579               0.000 altera_reserved_tck 
    Info (332119):     0.804               0.000 CLOCK2_50 
    Info (332119):     1.301               0.000 MIPI_PIXEL_CLK 
    Info (332119):     4.209               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.154               0.000 CLOCK_50 
    Info (332119):     9.162               0.000 CLOCK2_50 
    Info (332119):     9.261               0.000 CLOCK3_50 
    Info (332119):    19.091               0.000 MIPI_PIXEL_CLK 
    Info (332119):    49.285               0.000 altera_reserved_tck 
    Info (332119): 66662.666               0.000 VGA_HS 
Info (332114): Report Metastability: Found 65 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 65
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.323
    Info (332114): Worst Case Available Settling Time: 19.300 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 1592 megabytes
    Info: Processing ended: Mon Jan 13 01:57:50 2020
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:45


