
FREERTOS_.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a98  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08007c38  08007c38  00017c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007da8  08007da8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08007da8  08007da8  00017da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007db0  08007db0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007db0  08007db0  00017db0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007db4  08007db4  00017db4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007db8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bd8  20000074  08007e2c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004c4c  08007e2c  00024c4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b3db  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032da  00000000  00000000  0003b47f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001688  00000000  00000000  0003e760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001578  00000000  00000000  0003fde8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001854d  00000000  00000000  00041360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a72e  00000000  00000000  000598ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b66c  00000000  00000000  00073fdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010f647  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006624  00000000  00000000  0010f698  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007c20 	.word	0x08007c20

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08007c20 	.word	0x08007c20

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_ldivmod>:
 8000290:	b97b      	cbnz	r3, 80002b2 <__aeabi_ldivmod+0x22>
 8000292:	b972      	cbnz	r2, 80002b2 <__aeabi_ldivmod+0x22>
 8000294:	2900      	cmp	r1, #0
 8000296:	bfbe      	ittt	lt
 8000298:	2000      	movlt	r0, #0
 800029a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800029e:	e006      	blt.n	80002ae <__aeabi_ldivmod+0x1e>
 80002a0:	bf08      	it	eq
 80002a2:	2800      	cmpeq	r0, #0
 80002a4:	bf1c      	itt	ne
 80002a6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80002aa:	f04f 30ff 	movne.w	r0, #4294967295
 80002ae:	f000 b9bf 	b.w	8000630 <__aeabi_idiv0>
 80002b2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ba:	2900      	cmp	r1, #0
 80002bc:	db09      	blt.n	80002d2 <__aeabi_ldivmod+0x42>
 80002be:	2b00      	cmp	r3, #0
 80002c0:	db1a      	blt.n	80002f8 <__aeabi_ldivmod+0x68>
 80002c2:	f000 f84d 	bl	8000360 <__udivmoddi4>
 80002c6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ce:	b004      	add	sp, #16
 80002d0:	4770      	bx	lr
 80002d2:	4240      	negs	r0, r0
 80002d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	db1b      	blt.n	8000314 <__aeabi_ldivmod+0x84>
 80002dc:	f000 f840 	bl	8000360 <__udivmoddi4>
 80002e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002e8:	b004      	add	sp, #16
 80002ea:	4240      	negs	r0, r0
 80002ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f0:	4252      	negs	r2, r2
 80002f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002f6:	4770      	bx	lr
 80002f8:	4252      	negs	r2, r2
 80002fa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fe:	f000 f82f 	bl	8000360 <__udivmoddi4>
 8000302:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000306:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030a:	b004      	add	sp, #16
 800030c:	4240      	negs	r0, r0
 800030e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000312:	4770      	bx	lr
 8000314:	4252      	negs	r2, r2
 8000316:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800031a:	f000 f821 	bl	8000360 <__udivmoddi4>
 800031e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000322:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000326:	b004      	add	sp, #16
 8000328:	4252      	negs	r2, r2
 800032a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800032e:	4770      	bx	lr

08000330 <__aeabi_uldivmod>:
 8000330:	b953      	cbnz	r3, 8000348 <__aeabi_uldivmod+0x18>
 8000332:	b94a      	cbnz	r2, 8000348 <__aeabi_uldivmod+0x18>
 8000334:	2900      	cmp	r1, #0
 8000336:	bf08      	it	eq
 8000338:	2800      	cmpeq	r0, #0
 800033a:	bf1c      	itt	ne
 800033c:	f04f 31ff 	movne.w	r1, #4294967295
 8000340:	f04f 30ff 	movne.w	r0, #4294967295
 8000344:	f000 b974 	b.w	8000630 <__aeabi_idiv0>
 8000348:	f1ad 0c08 	sub.w	ip, sp, #8
 800034c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000350:	f000 f806 	bl	8000360 <__udivmoddi4>
 8000354:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000358:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800035c:	b004      	add	sp, #16
 800035e:	4770      	bx	lr

08000360 <__udivmoddi4>:
 8000360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000364:	9d08      	ldr	r5, [sp, #32]
 8000366:	4604      	mov	r4, r0
 8000368:	468e      	mov	lr, r1
 800036a:	2b00      	cmp	r3, #0
 800036c:	d14d      	bne.n	800040a <__udivmoddi4+0xaa>
 800036e:	428a      	cmp	r2, r1
 8000370:	4694      	mov	ip, r2
 8000372:	d969      	bls.n	8000448 <__udivmoddi4+0xe8>
 8000374:	fab2 f282 	clz	r2, r2
 8000378:	b152      	cbz	r2, 8000390 <__udivmoddi4+0x30>
 800037a:	fa01 f302 	lsl.w	r3, r1, r2
 800037e:	f1c2 0120 	rsb	r1, r2, #32
 8000382:	fa20 f101 	lsr.w	r1, r0, r1
 8000386:	fa0c fc02 	lsl.w	ip, ip, r2
 800038a:	ea41 0e03 	orr.w	lr, r1, r3
 800038e:	4094      	lsls	r4, r2
 8000390:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000394:	0c21      	lsrs	r1, r4, #16
 8000396:	fbbe f6f8 	udiv	r6, lr, r8
 800039a:	fa1f f78c 	uxth.w	r7, ip
 800039e:	fb08 e316 	mls	r3, r8, r6, lr
 80003a2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003a6:	fb06 f107 	mul.w	r1, r6, r7
 80003aa:	4299      	cmp	r1, r3
 80003ac:	d90a      	bls.n	80003c4 <__udivmoddi4+0x64>
 80003ae:	eb1c 0303 	adds.w	r3, ip, r3
 80003b2:	f106 30ff 	add.w	r0, r6, #4294967295
 80003b6:	f080 811f 	bcs.w	80005f8 <__udivmoddi4+0x298>
 80003ba:	4299      	cmp	r1, r3
 80003bc:	f240 811c 	bls.w	80005f8 <__udivmoddi4+0x298>
 80003c0:	3e02      	subs	r6, #2
 80003c2:	4463      	add	r3, ip
 80003c4:	1a5b      	subs	r3, r3, r1
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003cc:	fb08 3310 	mls	r3, r8, r0, r3
 80003d0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003d4:	fb00 f707 	mul.w	r7, r0, r7
 80003d8:	42a7      	cmp	r7, r4
 80003da:	d90a      	bls.n	80003f2 <__udivmoddi4+0x92>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e4:	f080 810a 	bcs.w	80005fc <__udivmoddi4+0x29c>
 80003e8:	42a7      	cmp	r7, r4
 80003ea:	f240 8107 	bls.w	80005fc <__udivmoddi4+0x29c>
 80003ee:	4464      	add	r4, ip
 80003f0:	3802      	subs	r0, #2
 80003f2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003f6:	1be4      	subs	r4, r4, r7
 80003f8:	2600      	movs	r6, #0
 80003fa:	b11d      	cbz	r5, 8000404 <__udivmoddi4+0xa4>
 80003fc:	40d4      	lsrs	r4, r2
 80003fe:	2300      	movs	r3, #0
 8000400:	e9c5 4300 	strd	r4, r3, [r5]
 8000404:	4631      	mov	r1, r6
 8000406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040a:	428b      	cmp	r3, r1
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0xc2>
 800040e:	2d00      	cmp	r5, #0
 8000410:	f000 80ef 	beq.w	80005f2 <__udivmoddi4+0x292>
 8000414:	2600      	movs	r6, #0
 8000416:	e9c5 0100 	strd	r0, r1, [r5]
 800041a:	4630      	mov	r0, r6
 800041c:	4631      	mov	r1, r6
 800041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000422:	fab3 f683 	clz	r6, r3
 8000426:	2e00      	cmp	r6, #0
 8000428:	d14a      	bne.n	80004c0 <__udivmoddi4+0x160>
 800042a:	428b      	cmp	r3, r1
 800042c:	d302      	bcc.n	8000434 <__udivmoddi4+0xd4>
 800042e:	4282      	cmp	r2, r0
 8000430:	f200 80f9 	bhi.w	8000626 <__udivmoddi4+0x2c6>
 8000434:	1a84      	subs	r4, r0, r2
 8000436:	eb61 0303 	sbc.w	r3, r1, r3
 800043a:	2001      	movs	r0, #1
 800043c:	469e      	mov	lr, r3
 800043e:	2d00      	cmp	r5, #0
 8000440:	d0e0      	beq.n	8000404 <__udivmoddi4+0xa4>
 8000442:	e9c5 4e00 	strd	r4, lr, [r5]
 8000446:	e7dd      	b.n	8000404 <__udivmoddi4+0xa4>
 8000448:	b902      	cbnz	r2, 800044c <__udivmoddi4+0xec>
 800044a:	deff      	udf	#255	; 0xff
 800044c:	fab2 f282 	clz	r2, r2
 8000450:	2a00      	cmp	r2, #0
 8000452:	f040 8092 	bne.w	800057a <__udivmoddi4+0x21a>
 8000456:	eba1 010c 	sub.w	r1, r1, ip
 800045a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800045e:	fa1f fe8c 	uxth.w	lr, ip
 8000462:	2601      	movs	r6, #1
 8000464:	0c20      	lsrs	r0, r4, #16
 8000466:	fbb1 f3f7 	udiv	r3, r1, r7
 800046a:	fb07 1113 	mls	r1, r7, r3, r1
 800046e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000472:	fb0e f003 	mul.w	r0, lr, r3
 8000476:	4288      	cmp	r0, r1
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x12c>
 800047a:	eb1c 0101 	adds.w	r1, ip, r1
 800047e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000482:	d202      	bcs.n	800048a <__udivmoddi4+0x12a>
 8000484:	4288      	cmp	r0, r1
 8000486:	f200 80cb 	bhi.w	8000620 <__udivmoddi4+0x2c0>
 800048a:	4643      	mov	r3, r8
 800048c:	1a09      	subs	r1, r1, r0
 800048e:	b2a4      	uxth	r4, r4
 8000490:	fbb1 f0f7 	udiv	r0, r1, r7
 8000494:	fb07 1110 	mls	r1, r7, r0, r1
 8000498:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800049c:	fb0e fe00 	mul.w	lr, lr, r0
 80004a0:	45a6      	cmp	lr, r4
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x156>
 80004a4:	eb1c 0404 	adds.w	r4, ip, r4
 80004a8:	f100 31ff 	add.w	r1, r0, #4294967295
 80004ac:	d202      	bcs.n	80004b4 <__udivmoddi4+0x154>
 80004ae:	45a6      	cmp	lr, r4
 80004b0:	f200 80bb 	bhi.w	800062a <__udivmoddi4+0x2ca>
 80004b4:	4608      	mov	r0, r1
 80004b6:	eba4 040e 	sub.w	r4, r4, lr
 80004ba:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004be:	e79c      	b.n	80003fa <__udivmoddi4+0x9a>
 80004c0:	f1c6 0720 	rsb	r7, r6, #32
 80004c4:	40b3      	lsls	r3, r6
 80004c6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004ca:	ea4c 0c03 	orr.w	ip, ip, r3
 80004ce:	fa20 f407 	lsr.w	r4, r0, r7
 80004d2:	fa01 f306 	lsl.w	r3, r1, r6
 80004d6:	431c      	orrs	r4, r3
 80004d8:	40f9      	lsrs	r1, r7
 80004da:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004de:	fa00 f306 	lsl.w	r3, r0, r6
 80004e2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004e6:	0c20      	lsrs	r0, r4, #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fb09 1118 	mls	r1, r9, r8, r1
 80004f0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004f4:	fb08 f00e 	mul.w	r0, r8, lr
 80004f8:	4288      	cmp	r0, r1
 80004fa:	fa02 f206 	lsl.w	r2, r2, r6
 80004fe:	d90b      	bls.n	8000518 <__udivmoddi4+0x1b8>
 8000500:	eb1c 0101 	adds.w	r1, ip, r1
 8000504:	f108 3aff 	add.w	sl, r8, #4294967295
 8000508:	f080 8088 	bcs.w	800061c <__udivmoddi4+0x2bc>
 800050c:	4288      	cmp	r0, r1
 800050e:	f240 8085 	bls.w	800061c <__udivmoddi4+0x2bc>
 8000512:	f1a8 0802 	sub.w	r8, r8, #2
 8000516:	4461      	add	r1, ip
 8000518:	1a09      	subs	r1, r1, r0
 800051a:	b2a4      	uxth	r4, r4
 800051c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000520:	fb09 1110 	mls	r1, r9, r0, r1
 8000524:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000528:	fb00 fe0e 	mul.w	lr, r0, lr
 800052c:	458e      	cmp	lr, r1
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x1e2>
 8000530:	eb1c 0101 	adds.w	r1, ip, r1
 8000534:	f100 34ff 	add.w	r4, r0, #4294967295
 8000538:	d26c      	bcs.n	8000614 <__udivmoddi4+0x2b4>
 800053a:	458e      	cmp	lr, r1
 800053c:	d96a      	bls.n	8000614 <__udivmoddi4+0x2b4>
 800053e:	3802      	subs	r0, #2
 8000540:	4461      	add	r1, ip
 8000542:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000546:	fba0 9402 	umull	r9, r4, r0, r2
 800054a:	eba1 010e 	sub.w	r1, r1, lr
 800054e:	42a1      	cmp	r1, r4
 8000550:	46c8      	mov	r8, r9
 8000552:	46a6      	mov	lr, r4
 8000554:	d356      	bcc.n	8000604 <__udivmoddi4+0x2a4>
 8000556:	d053      	beq.n	8000600 <__udivmoddi4+0x2a0>
 8000558:	b15d      	cbz	r5, 8000572 <__udivmoddi4+0x212>
 800055a:	ebb3 0208 	subs.w	r2, r3, r8
 800055e:	eb61 010e 	sbc.w	r1, r1, lr
 8000562:	fa01 f707 	lsl.w	r7, r1, r7
 8000566:	fa22 f306 	lsr.w	r3, r2, r6
 800056a:	40f1      	lsrs	r1, r6
 800056c:	431f      	orrs	r7, r3
 800056e:	e9c5 7100 	strd	r7, r1, [r5]
 8000572:	2600      	movs	r6, #0
 8000574:	4631      	mov	r1, r6
 8000576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	40d8      	lsrs	r0, r3
 8000580:	fa0c fc02 	lsl.w	ip, ip, r2
 8000584:	fa21 f303 	lsr.w	r3, r1, r3
 8000588:	4091      	lsls	r1, r2
 800058a:	4301      	orrs	r1, r0
 800058c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000590:	fa1f fe8c 	uxth.w	lr, ip
 8000594:	fbb3 f0f7 	udiv	r0, r3, r7
 8000598:	fb07 3610 	mls	r6, r7, r0, r3
 800059c:	0c0b      	lsrs	r3, r1, #16
 800059e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005a2:	fb00 f60e 	mul.w	r6, r0, lr
 80005a6:	429e      	cmp	r6, r3
 80005a8:	fa04 f402 	lsl.w	r4, r4, r2
 80005ac:	d908      	bls.n	80005c0 <__udivmoddi4+0x260>
 80005ae:	eb1c 0303 	adds.w	r3, ip, r3
 80005b2:	f100 38ff 	add.w	r8, r0, #4294967295
 80005b6:	d22f      	bcs.n	8000618 <__udivmoddi4+0x2b8>
 80005b8:	429e      	cmp	r6, r3
 80005ba:	d92d      	bls.n	8000618 <__udivmoddi4+0x2b8>
 80005bc:	3802      	subs	r0, #2
 80005be:	4463      	add	r3, ip
 80005c0:	1b9b      	subs	r3, r3, r6
 80005c2:	b289      	uxth	r1, r1
 80005c4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005c8:	fb07 3316 	mls	r3, r7, r6, r3
 80005cc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005d0:	fb06 f30e 	mul.w	r3, r6, lr
 80005d4:	428b      	cmp	r3, r1
 80005d6:	d908      	bls.n	80005ea <__udivmoddi4+0x28a>
 80005d8:	eb1c 0101 	adds.w	r1, ip, r1
 80005dc:	f106 38ff 	add.w	r8, r6, #4294967295
 80005e0:	d216      	bcs.n	8000610 <__udivmoddi4+0x2b0>
 80005e2:	428b      	cmp	r3, r1
 80005e4:	d914      	bls.n	8000610 <__udivmoddi4+0x2b0>
 80005e6:	3e02      	subs	r6, #2
 80005e8:	4461      	add	r1, ip
 80005ea:	1ac9      	subs	r1, r1, r3
 80005ec:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005f0:	e738      	b.n	8000464 <__udivmoddi4+0x104>
 80005f2:	462e      	mov	r6, r5
 80005f4:	4628      	mov	r0, r5
 80005f6:	e705      	b.n	8000404 <__udivmoddi4+0xa4>
 80005f8:	4606      	mov	r6, r0
 80005fa:	e6e3      	b.n	80003c4 <__udivmoddi4+0x64>
 80005fc:	4618      	mov	r0, r3
 80005fe:	e6f8      	b.n	80003f2 <__udivmoddi4+0x92>
 8000600:	454b      	cmp	r3, r9
 8000602:	d2a9      	bcs.n	8000558 <__udivmoddi4+0x1f8>
 8000604:	ebb9 0802 	subs.w	r8, r9, r2
 8000608:	eb64 0e0c 	sbc.w	lr, r4, ip
 800060c:	3801      	subs	r0, #1
 800060e:	e7a3      	b.n	8000558 <__udivmoddi4+0x1f8>
 8000610:	4646      	mov	r6, r8
 8000612:	e7ea      	b.n	80005ea <__udivmoddi4+0x28a>
 8000614:	4620      	mov	r0, r4
 8000616:	e794      	b.n	8000542 <__udivmoddi4+0x1e2>
 8000618:	4640      	mov	r0, r8
 800061a:	e7d1      	b.n	80005c0 <__udivmoddi4+0x260>
 800061c:	46d0      	mov	r8, sl
 800061e:	e77b      	b.n	8000518 <__udivmoddi4+0x1b8>
 8000620:	3b02      	subs	r3, #2
 8000622:	4461      	add	r1, ip
 8000624:	e732      	b.n	800048c <__udivmoddi4+0x12c>
 8000626:	4630      	mov	r0, r6
 8000628:	e709      	b.n	800043e <__udivmoddi4+0xde>
 800062a:	4464      	add	r4, ip
 800062c:	3802      	subs	r0, #2
 800062e:	e742      	b.n	80004b6 <__udivmoddi4+0x156>

08000630 <__aeabi_idiv0>:
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop

08000634 <baro_init>:
static int16_t dig_T2, dig_T3, dig_P2, dig_P3, dig_P4, dig_P5, dig_P6, dig_P7, dig_P8, dig_P9;
static int32_t t_fine;
static _Bool inited = false;
static uint8_t data[25];

baro_stat_t baro_init(void) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b086      	sub	sp, #24
 8000638:	af04      	add	r7, sp, #16
	HAL_StatusTypeDef status;

	// Check barometer on I2C bus
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_ID, I2C_MEMADD_SIZE_8BIT, data, 1, 1000);
 800063a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800063e:	9302      	str	r3, [sp, #8]
 8000640:	2301      	movs	r3, #1
 8000642:	9301      	str	r3, [sp, #4]
 8000644:	4b6f      	ldr	r3, [pc, #444]	; (8000804 <baro_init+0x1d0>)
 8000646:	9300      	str	r3, [sp, #0]
 8000648:	2301      	movs	r3, #1
 800064a:	22d0      	movs	r2, #208	; 0xd0
 800064c:	21ec      	movs	r1, #236	; 0xec
 800064e:	486e      	ldr	r0, [pc, #440]	; (8000808 <baro_init+0x1d4>)
 8000650:	f001 fdd4 	bl	80021fc <HAL_I2C_Mem_Read>
 8000654:	4603      	mov	r3, r0
 8000656:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK) {
 8000658:	79fb      	ldrb	r3, [r7, #7]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d006      	beq.n	800066c <baro_init+0x38>
		if (status == HAL_TIMEOUT)
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	2b03      	cmp	r3, #3
 8000662:	d101      	bne.n	8000668 <baro_init+0x34>
			return BARO_ERR_TIMEOUT;
 8000664:	2302      	movs	r3, #2
 8000666:	e0c9      	b.n	80007fc <baro_init+0x1c8>
		else
			return BARO_ERR_IO;
 8000668:	2301      	movs	r3, #1
 800066a:	e0c7      	b.n	80007fc <baro_init+0x1c8>
	}

	if (data[0] != BARO_ID_VALUE) {
 800066c:	4b65      	ldr	r3, [pc, #404]	; (8000804 <baro_init+0x1d0>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	2b58      	cmp	r3, #88	; 0x58
 8000672:	d001      	beq.n	8000678 <baro_init+0x44>
		return BARO_ERR_GENERAL;
 8000674:	2303      	movs	r3, #3
 8000676:	e0c1      	b.n	80007fc <baro_init+0x1c8>
	}

	// Config barometer
	// T and P oversampling - 16, Normal mode
	// SPI 3 wire Off, Filter 2x, Standby duration - 62.5 ms
	data[0] = BARO_MODE_NORMAL | BARO_OSRS_T_1 | BARO_OSRS_P_1;
 8000678:	4b62      	ldr	r3, [pc, #392]	; (8000804 <baro_init+0x1d0>)
 800067a:	2227      	movs	r2, #39	; 0x27
 800067c:	701a      	strb	r2, [r3, #0]
	data[1] = BARO_SPI3W_OFF | BARO_FILTER_OFF | BARO_T_SB_0_5;
 800067e:	4b61      	ldr	r3, [pc, #388]	; (8000804 <baro_init+0x1d0>)
 8000680:	2200      	movs	r2, #0
 8000682:	705a      	strb	r2, [r3, #1]

	status = HAL_I2C_Mem_Write(&hi2c1, BARO_I2C_ADDR, BARO_REG_CTRL_MEAS, I2C_MEMADD_SIZE_8BIT, data, 2, 1000);
 8000684:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000688:	9302      	str	r3, [sp, #8]
 800068a:	2302      	movs	r3, #2
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	4b5d      	ldr	r3, [pc, #372]	; (8000804 <baro_init+0x1d0>)
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	2301      	movs	r3, #1
 8000694:	22f4      	movs	r2, #244	; 0xf4
 8000696:	21ec      	movs	r1, #236	; 0xec
 8000698:	485b      	ldr	r0, [pc, #364]	; (8000808 <baro_init+0x1d4>)
 800069a:	f001 fcb5 	bl	8002008 <HAL_I2C_Mem_Write>
 800069e:	4603      	mov	r3, r0
 80006a0:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK) {
 80006a2:	79fb      	ldrb	r3, [r7, #7]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d006      	beq.n	80006b6 <baro_init+0x82>
		if (status == HAL_TIMEOUT)
 80006a8:	79fb      	ldrb	r3, [r7, #7]
 80006aa:	2b03      	cmp	r3, #3
 80006ac:	d101      	bne.n	80006b2 <baro_init+0x7e>
			return BARO_ERR_TIMEOUT;
 80006ae:	2302      	movs	r3, #2
 80006b0:	e0a4      	b.n	80007fc <baro_init+0x1c8>
		else
			return BARO_ERR_IO;
 80006b2:	2301      	movs	r3, #1
 80006b4:	e0a2      	b.n	80007fc <baro_init+0x1c8>
	}

	// Readout compensation values
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_CALIB00, I2C_MEMADD_SIZE_8BIT, data, 25, 1000);
 80006b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006ba:	9302      	str	r3, [sp, #8]
 80006bc:	2319      	movs	r3, #25
 80006be:	9301      	str	r3, [sp, #4]
 80006c0:	4b50      	ldr	r3, [pc, #320]	; (8000804 <baro_init+0x1d0>)
 80006c2:	9300      	str	r3, [sp, #0]
 80006c4:	2301      	movs	r3, #1
 80006c6:	2288      	movs	r2, #136	; 0x88
 80006c8:	21ec      	movs	r1, #236	; 0xec
 80006ca:	484f      	ldr	r0, [pc, #316]	; (8000808 <baro_init+0x1d4>)
 80006cc:	f001 fd96 	bl	80021fc <HAL_I2C_Mem_Read>
 80006d0:	4603      	mov	r3, r0
 80006d2:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK) {
 80006d4:	79fb      	ldrb	r3, [r7, #7]
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d006      	beq.n	80006e8 <baro_init+0xb4>
		if (status == HAL_TIMEOUT)
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	2b03      	cmp	r3, #3
 80006de:	d101      	bne.n	80006e4 <baro_init+0xb0>
			return BARO_ERR_TIMEOUT;
 80006e0:	2302      	movs	r3, #2
 80006e2:	e08b      	b.n	80007fc <baro_init+0x1c8>
		else
			return BARO_ERR_IO;
 80006e4:	2301      	movs	r3, #1
 80006e6:	e089      	b.n	80007fc <baro_init+0x1c8>
	}
	dig_T1 = (uint16_t)data [1] << 8 | (uint16_t)data [0];
 80006e8:	4b46      	ldr	r3, [pc, #280]	; (8000804 <baro_init+0x1d0>)
 80006ea:	785b      	ldrb	r3, [r3, #1]
 80006ec:	021b      	lsls	r3, r3, #8
 80006ee:	b21a      	sxth	r2, r3
 80006f0:	4b44      	ldr	r3, [pc, #272]	; (8000804 <baro_init+0x1d0>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	b21b      	sxth	r3, r3
 80006f6:	4313      	orrs	r3, r2
 80006f8:	b21b      	sxth	r3, r3
 80006fa:	b29a      	uxth	r2, r3
 80006fc:	4b43      	ldr	r3, [pc, #268]	; (800080c <baro_init+0x1d8>)
 80006fe:	801a      	strh	r2, [r3, #0]
	dig_T2 =  (int16_t)data [3] << 8 |  (int16_t)data [2];
 8000700:	4b40      	ldr	r3, [pc, #256]	; (8000804 <baro_init+0x1d0>)
 8000702:	78db      	ldrb	r3, [r3, #3]
 8000704:	021b      	lsls	r3, r3, #8
 8000706:	b21a      	sxth	r2, r3
 8000708:	4b3e      	ldr	r3, [pc, #248]	; (8000804 <baro_init+0x1d0>)
 800070a:	789b      	ldrb	r3, [r3, #2]
 800070c:	b21b      	sxth	r3, r3
 800070e:	4313      	orrs	r3, r2
 8000710:	b21a      	sxth	r2, r3
 8000712:	4b3f      	ldr	r3, [pc, #252]	; (8000810 <baro_init+0x1dc>)
 8000714:	801a      	strh	r2, [r3, #0]
	dig_T3 =  (int16_t)data [5] << 8 |  (int16_t)data [4];
 8000716:	4b3b      	ldr	r3, [pc, #236]	; (8000804 <baro_init+0x1d0>)
 8000718:	795b      	ldrb	r3, [r3, #5]
 800071a:	021b      	lsls	r3, r3, #8
 800071c:	b21a      	sxth	r2, r3
 800071e:	4b39      	ldr	r3, [pc, #228]	; (8000804 <baro_init+0x1d0>)
 8000720:	791b      	ldrb	r3, [r3, #4]
 8000722:	b21b      	sxth	r3, r3
 8000724:	4313      	orrs	r3, r2
 8000726:	b21a      	sxth	r2, r3
 8000728:	4b3a      	ldr	r3, [pc, #232]	; (8000814 <baro_init+0x1e0>)
 800072a:	801a      	strh	r2, [r3, #0]
	dig_P1 = (uint16_t)data [7] << 8 | (uint16_t)data [6];
 800072c:	4b35      	ldr	r3, [pc, #212]	; (8000804 <baro_init+0x1d0>)
 800072e:	79db      	ldrb	r3, [r3, #7]
 8000730:	021b      	lsls	r3, r3, #8
 8000732:	b21a      	sxth	r2, r3
 8000734:	4b33      	ldr	r3, [pc, #204]	; (8000804 <baro_init+0x1d0>)
 8000736:	799b      	ldrb	r3, [r3, #6]
 8000738:	b21b      	sxth	r3, r3
 800073a:	4313      	orrs	r3, r2
 800073c:	b21b      	sxth	r3, r3
 800073e:	b29a      	uxth	r2, r3
 8000740:	4b35      	ldr	r3, [pc, #212]	; (8000818 <baro_init+0x1e4>)
 8000742:	801a      	strh	r2, [r3, #0]
	dig_P2 =  (int16_t)data [9] << 8 |  (int16_t)data [8];
 8000744:	4b2f      	ldr	r3, [pc, #188]	; (8000804 <baro_init+0x1d0>)
 8000746:	7a5b      	ldrb	r3, [r3, #9]
 8000748:	021b      	lsls	r3, r3, #8
 800074a:	b21a      	sxth	r2, r3
 800074c:	4b2d      	ldr	r3, [pc, #180]	; (8000804 <baro_init+0x1d0>)
 800074e:	7a1b      	ldrb	r3, [r3, #8]
 8000750:	b21b      	sxth	r3, r3
 8000752:	4313      	orrs	r3, r2
 8000754:	b21a      	sxth	r2, r3
 8000756:	4b31      	ldr	r3, [pc, #196]	; (800081c <baro_init+0x1e8>)
 8000758:	801a      	strh	r2, [r3, #0]
	dig_P3 =  (int16_t)data[11] << 8 |  (int16_t)data[10];
 800075a:	4b2a      	ldr	r3, [pc, #168]	; (8000804 <baro_init+0x1d0>)
 800075c:	7adb      	ldrb	r3, [r3, #11]
 800075e:	021b      	lsls	r3, r3, #8
 8000760:	b21a      	sxth	r2, r3
 8000762:	4b28      	ldr	r3, [pc, #160]	; (8000804 <baro_init+0x1d0>)
 8000764:	7a9b      	ldrb	r3, [r3, #10]
 8000766:	b21b      	sxth	r3, r3
 8000768:	4313      	orrs	r3, r2
 800076a:	b21a      	sxth	r2, r3
 800076c:	4b2c      	ldr	r3, [pc, #176]	; (8000820 <baro_init+0x1ec>)
 800076e:	801a      	strh	r2, [r3, #0]
	dig_P4 =  (int16_t)data[13] << 8 |  (int16_t)data[12];
 8000770:	4b24      	ldr	r3, [pc, #144]	; (8000804 <baro_init+0x1d0>)
 8000772:	7b5b      	ldrb	r3, [r3, #13]
 8000774:	021b      	lsls	r3, r3, #8
 8000776:	b21a      	sxth	r2, r3
 8000778:	4b22      	ldr	r3, [pc, #136]	; (8000804 <baro_init+0x1d0>)
 800077a:	7b1b      	ldrb	r3, [r3, #12]
 800077c:	b21b      	sxth	r3, r3
 800077e:	4313      	orrs	r3, r2
 8000780:	b21a      	sxth	r2, r3
 8000782:	4b28      	ldr	r3, [pc, #160]	; (8000824 <baro_init+0x1f0>)
 8000784:	801a      	strh	r2, [r3, #0]
	dig_P5 =  (int16_t)data[15] << 8 |  (int16_t)data[14];
 8000786:	4b1f      	ldr	r3, [pc, #124]	; (8000804 <baro_init+0x1d0>)
 8000788:	7bdb      	ldrb	r3, [r3, #15]
 800078a:	021b      	lsls	r3, r3, #8
 800078c:	b21a      	sxth	r2, r3
 800078e:	4b1d      	ldr	r3, [pc, #116]	; (8000804 <baro_init+0x1d0>)
 8000790:	7b9b      	ldrb	r3, [r3, #14]
 8000792:	b21b      	sxth	r3, r3
 8000794:	4313      	orrs	r3, r2
 8000796:	b21a      	sxth	r2, r3
 8000798:	4b23      	ldr	r3, [pc, #140]	; (8000828 <baro_init+0x1f4>)
 800079a:	801a      	strh	r2, [r3, #0]
	dig_P6 =  (int16_t)data[17] << 8 |  (int16_t)data[16];
 800079c:	4b19      	ldr	r3, [pc, #100]	; (8000804 <baro_init+0x1d0>)
 800079e:	7c5b      	ldrb	r3, [r3, #17]
 80007a0:	021b      	lsls	r3, r3, #8
 80007a2:	b21a      	sxth	r2, r3
 80007a4:	4b17      	ldr	r3, [pc, #92]	; (8000804 <baro_init+0x1d0>)
 80007a6:	7c1b      	ldrb	r3, [r3, #16]
 80007a8:	b21b      	sxth	r3, r3
 80007aa:	4313      	orrs	r3, r2
 80007ac:	b21a      	sxth	r2, r3
 80007ae:	4b1f      	ldr	r3, [pc, #124]	; (800082c <baro_init+0x1f8>)
 80007b0:	801a      	strh	r2, [r3, #0]
	dig_P7 =  (int16_t)data[19] << 8 |  (int16_t)data[18];
 80007b2:	4b14      	ldr	r3, [pc, #80]	; (8000804 <baro_init+0x1d0>)
 80007b4:	7cdb      	ldrb	r3, [r3, #19]
 80007b6:	021b      	lsls	r3, r3, #8
 80007b8:	b21a      	sxth	r2, r3
 80007ba:	4b12      	ldr	r3, [pc, #72]	; (8000804 <baro_init+0x1d0>)
 80007bc:	7c9b      	ldrb	r3, [r3, #18]
 80007be:	b21b      	sxth	r3, r3
 80007c0:	4313      	orrs	r3, r2
 80007c2:	b21a      	sxth	r2, r3
 80007c4:	4b1a      	ldr	r3, [pc, #104]	; (8000830 <baro_init+0x1fc>)
 80007c6:	801a      	strh	r2, [r3, #0]
	dig_P8 =  (int16_t)data[21] << 8 |  (int16_t)data[20];
 80007c8:	4b0e      	ldr	r3, [pc, #56]	; (8000804 <baro_init+0x1d0>)
 80007ca:	7d5b      	ldrb	r3, [r3, #21]
 80007cc:	021b      	lsls	r3, r3, #8
 80007ce:	b21a      	sxth	r2, r3
 80007d0:	4b0c      	ldr	r3, [pc, #48]	; (8000804 <baro_init+0x1d0>)
 80007d2:	7d1b      	ldrb	r3, [r3, #20]
 80007d4:	b21b      	sxth	r3, r3
 80007d6:	4313      	orrs	r3, r2
 80007d8:	b21a      	sxth	r2, r3
 80007da:	4b16      	ldr	r3, [pc, #88]	; (8000834 <baro_init+0x200>)
 80007dc:	801a      	strh	r2, [r3, #0]
	dig_P9 =  (int16_t)data[23] << 8 |  (int16_t)data[22];
 80007de:	4b09      	ldr	r3, [pc, #36]	; (8000804 <baro_init+0x1d0>)
 80007e0:	7ddb      	ldrb	r3, [r3, #23]
 80007e2:	021b      	lsls	r3, r3, #8
 80007e4:	b21a      	sxth	r2, r3
 80007e6:	4b07      	ldr	r3, [pc, #28]	; (8000804 <baro_init+0x1d0>)
 80007e8:	7d9b      	ldrb	r3, [r3, #22]
 80007ea:	b21b      	sxth	r3, r3
 80007ec:	4313      	orrs	r3, r2
 80007ee:	b21a      	sxth	r2, r3
 80007f0:	4b11      	ldr	r3, [pc, #68]	; (8000838 <baro_init+0x204>)
 80007f2:	801a      	strh	r2, [r3, #0]

	inited = true;
 80007f4:	4b11      	ldr	r3, [pc, #68]	; (800083c <baro_init+0x208>)
 80007f6:	2201      	movs	r2, #1
 80007f8:	701a      	strb	r2, [r3, #0]

	return BARO_OK;
 80007fa:	2300      	movs	r3, #0
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	3708      	adds	r7, #8
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	200000b0 	.word	0x200000b0
 8000808:	200000cc 	.word	0x200000cc
 800080c:	20000090 	.word	0x20000090
 8000810:	20000094 	.word	0x20000094
 8000814:	20000096 	.word	0x20000096
 8000818:	20000092 	.word	0x20000092
 800081c:	20000098 	.word	0x20000098
 8000820:	2000009a 	.word	0x2000009a
 8000824:	2000009c 	.word	0x2000009c
 8000828:	2000009e 	.word	0x2000009e
 800082c:	200000a0 	.word	0x200000a0
 8000830:	200000a2 	.word	0x200000a2
 8000834:	200000a4 	.word	0x200000a4
 8000838:	200000a6 	.word	0x200000a6
 800083c:	200000ac 	.word	0x200000ac

08000840 <baro_read_temp>:

int32_t baro_read_temp(void) {
 8000840:	b580      	push	{r7, lr}
 8000842:	b08a      	sub	sp, #40	; 0x28
 8000844:	af04      	add	r7, sp, #16
	int32_t var1, var2, temp;

	if (!inited)
 8000846:	4b2f      	ldr	r3, [pc, #188]	; (8000904 <baro_read_temp+0xc4>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	f083 0301 	eor.w	r3, r3, #1
 800084e:	b2db      	uxtb	r3, r3
 8000850:	2b00      	cmp	r3, #0
 8000852:	d002      	beq.n	800085a <baro_read_temp+0x1a>
		return INT32_MAX;
 8000854:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8000858:	e050      	b.n	80008fc <baro_read_temp+0xbc>

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_TEMP_MSB, I2C_MEMADD_SIZE_8BIT, data, 3, 1000);
 800085a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800085e:	9302      	str	r3, [sp, #8]
 8000860:	2303      	movs	r3, #3
 8000862:	9301      	str	r3, [sp, #4]
 8000864:	4b28      	ldr	r3, [pc, #160]	; (8000908 <baro_read_temp+0xc8>)
 8000866:	9300      	str	r3, [sp, #0]
 8000868:	2301      	movs	r3, #1
 800086a:	22fa      	movs	r2, #250	; 0xfa
 800086c:	21ec      	movs	r1, #236	; 0xec
 800086e:	4827      	ldr	r0, [pc, #156]	; (800090c <baro_read_temp+0xcc>)
 8000870:	f001 fcc4 	bl	80021fc <HAL_I2C_Mem_Read>
 8000874:	4603      	mov	r3, r0
 8000876:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 8000878:	7dfb      	ldrb	r3, [r7, #23]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d002      	beq.n	8000884 <baro_read_temp+0x44>
		return INT32_MAX;
 800087e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8000882:	e03b      	b.n	80008fc <baro_read_temp+0xbc>
	}
	int32_t adc_T = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8000884:	4b20      	ldr	r3, [pc, #128]	; (8000908 <baro_read_temp+0xc8>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	031a      	lsls	r2, r3, #12
 800088a:	4b1f      	ldr	r3, [pc, #124]	; (8000908 <baro_read_temp+0xc8>)
 800088c:	785b      	ldrb	r3, [r3, #1]
 800088e:	011b      	lsls	r3, r3, #4
 8000890:	4313      	orrs	r3, r2
 8000892:	4a1d      	ldr	r2, [pc, #116]	; (8000908 <baro_read_temp+0xc8>)
 8000894:	7892      	ldrb	r2, [r2, #2]
 8000896:	0912      	lsrs	r2, r2, #4
 8000898:	b2d2      	uxtb	r2, r2
 800089a:	4313      	orrs	r3, r2
 800089c:	613b      	str	r3, [r7, #16]

	var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) *
 800089e:	693b      	ldr	r3, [r7, #16]
 80008a0:	10da      	asrs	r2, r3, #3
 80008a2:	4b1b      	ldr	r3, [pc, #108]	; (8000910 <baro_read_temp+0xd0>)
 80008a4:	881b      	ldrh	r3, [r3, #0]
 80008a6:	005b      	lsls	r3, r3, #1
 80008a8:	1ad3      	subs	r3, r2, r3
		   ((int32_t)dig_T2)) >> 11;
 80008aa:	4a1a      	ldr	r2, [pc, #104]	; (8000914 <baro_read_temp+0xd4>)
 80008ac:	f9b2 2000 	ldrsh.w	r2, [r2]
	var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) *
 80008b0:	fb02 f303 	mul.w	r3, r2, r3
 80008b4:	12db      	asrs	r3, r3, #11
 80008b6:	60fb      	str	r3, [r7, #12]

	var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 80008b8:	693b      	ldr	r3, [r7, #16]
 80008ba:	111b      	asrs	r3, r3, #4
 80008bc:	4a14      	ldr	r2, [pc, #80]	; (8000910 <baro_read_temp+0xd0>)
 80008be:	8812      	ldrh	r2, [r2, #0]
 80008c0:	1a9b      	subs	r3, r3, r2
			  ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) *
 80008c2:	693a      	ldr	r2, [r7, #16]
 80008c4:	1112      	asrs	r2, r2, #4
 80008c6:	4912      	ldr	r1, [pc, #72]	; (8000910 <baro_read_temp+0xd0>)
 80008c8:	8809      	ldrh	r1, [r1, #0]
 80008ca:	1a52      	subs	r2, r2, r1
	var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 80008cc:	fb02 f303 	mul.w	r3, r2, r3
			  ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) *
 80008d0:	131b      	asrs	r3, r3, #12
		      ((int32_t)dig_T3)) >> 14;
 80008d2:	4a11      	ldr	r2, [pc, #68]	; (8000918 <baro_read_temp+0xd8>)
 80008d4:	f9b2 2000 	ldrsh.w	r2, [r2]
			  ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) *
 80008d8:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 80008dc:	139b      	asrs	r3, r3, #14
 80008de:	60bb      	str	r3, [r7, #8]

	t_fine = var1 + var2;
 80008e0:	68fa      	ldr	r2, [r7, #12]
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	4413      	add	r3, r2
 80008e6:	4a0d      	ldr	r2, [pc, #52]	; (800091c <baro_read_temp+0xdc>)
 80008e8:	6013      	str	r3, [r2, #0]

	temp = (t_fine * 5 + 128) >> 8;
 80008ea:	4b0c      	ldr	r3, [pc, #48]	; (800091c <baro_read_temp+0xdc>)
 80008ec:	681a      	ldr	r2, [r3, #0]
 80008ee:	4613      	mov	r3, r2
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	4413      	add	r3, r2
 80008f4:	3380      	adds	r3, #128	; 0x80
 80008f6:	121b      	asrs	r3, r3, #8
 80008f8:	607b      	str	r3, [r7, #4]

	return temp;
 80008fa:	687b      	ldr	r3, [r7, #4]
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	3718      	adds	r7, #24
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	200000ac 	.word	0x200000ac
 8000908:	200000b0 	.word	0x200000b0
 800090c:	200000cc 	.word	0x200000cc
 8000910:	20000090 	.word	0x20000090
 8000914:	20000094 	.word	0x20000094
 8000918:	20000096 	.word	0x20000096
 800091c:	200000a8 	.word	0x200000a8

08000920 <baro_read_press>:

uint32_t baro_read_press(void) {
 8000920:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000924:	b0d0      	sub	sp, #320	; 0x140
 8000926:	af04      	add	r7, sp, #16
	int64_t var1, var2, p;

	if (!inited)
 8000928:	4bc6      	ldr	r3, [pc, #792]	; (8000c44 <baro_read_press+0x324>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	f083 0301 	eor.w	r3, r3, #1
 8000930:	b2db      	uxtb	r3, r3
 8000932:	2b00      	cmp	r3, #0
 8000934:	d002      	beq.n	800093c <baro_read_press+0x1c>
		return INT32_MAX;
 8000936:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800093a:	e2f6      	b.n	8000f2a <baro_read_press+0x60a>

	if (baro_read_temp() == INT32_MAX)
 800093c:	f7ff ff80 	bl	8000840 <baro_read_temp>
 8000940:	4602      	mov	r2, r0
 8000942:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8000946:	429a      	cmp	r2, r3
 8000948:	d102      	bne.n	8000950 <baro_read_press+0x30>
		return UINT32_MAX;
 800094a:	f04f 33ff 	mov.w	r3, #4294967295
 800094e:	e2ec      	b.n	8000f2a <baro_read_press+0x60a>

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_PRESS_MSB, I2C_MEMADD_SIZE_8BIT, data, 3, 1000);
 8000950:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000954:	9302      	str	r3, [sp, #8]
 8000956:	2303      	movs	r3, #3
 8000958:	9301      	str	r3, [sp, #4]
 800095a:	4bbb      	ldr	r3, [pc, #748]	; (8000c48 <baro_read_press+0x328>)
 800095c:	9300      	str	r3, [sp, #0]
 800095e:	2301      	movs	r3, #1
 8000960:	22f7      	movs	r2, #247	; 0xf7
 8000962:	21ec      	movs	r1, #236	; 0xec
 8000964:	48b9      	ldr	r0, [pc, #740]	; (8000c4c <baro_read_press+0x32c>)
 8000966:	f001 fc49 	bl	80021fc <HAL_I2C_Mem_Read>
 800096a:	4603      	mov	r3, r0
 800096c:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
	if (status != HAL_OK) {
 8000970:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8000974:	2b00      	cmp	r3, #0
 8000976:	d002      	beq.n	800097e <baro_read_press+0x5e>
		return INT32_MAX;
 8000978:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800097c:	e2d5      	b.n	8000f2a <baro_read_press+0x60a>
	}
	int32_t adc_P = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 800097e:	4bb2      	ldr	r3, [pc, #712]	; (8000c48 <baro_read_press+0x328>)
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	031a      	lsls	r2, r3, #12
 8000984:	4bb0      	ldr	r3, [pc, #704]	; (8000c48 <baro_read_press+0x328>)
 8000986:	785b      	ldrb	r3, [r3, #1]
 8000988:	011b      	lsls	r3, r3, #4
 800098a:	431a      	orrs	r2, r3
 800098c:	4bae      	ldr	r3, [pc, #696]	; (8000c48 <baro_read_press+0x328>)
 800098e:	789b      	ldrb	r3, [r3, #2]
 8000990:	091b      	lsrs	r3, r3, #4
 8000992:	b2db      	uxtb	r3, r3
 8000994:	4313      	orrs	r3, r2
 8000996:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

	var1 = ((int64_t)t_fine) - 128000;
 800099a:	4bad      	ldr	r3, [pc, #692]	; (8000c50 <baro_read_press+0x330>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	17da      	asrs	r2, r3, #31
 80009a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80009a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80009a8:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 80009ac:	460b      	mov	r3, r1
 80009ae:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 80009b2:	653b      	str	r3, [r7, #80]	; 0x50
 80009b4:	4613      	mov	r3, r2
 80009b6:	f143 33ff 	adc.w	r3, r3, #4294967295
 80009ba:	657b      	str	r3, [r7, #84]	; 0x54
 80009bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80009c0:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 80009c4:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80009c8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80009cc:	fb03 f102 	mul.w	r1, r3, r2
 80009d0:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80009d4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80009d8:	fb02 f303 	mul.w	r3, r2, r3
 80009dc:	18ca      	adds	r2, r1, r3
 80009de:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80009e2:	fba3 4503 	umull	r4, r5, r3, r3
 80009e6:	1953      	adds	r3, r2, r5
 80009e8:	461d      	mov	r5, r3
 80009ea:	4b9a      	ldr	r3, [pc, #616]	; (8000c54 <baro_read_press+0x334>)
 80009ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009f0:	b21b      	sxth	r3, r3
 80009f2:	17da      	asrs	r2, r3, #31
 80009f4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80009f8:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 80009fc:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8000a00:	4603      	mov	r3, r0
 8000a02:	fb03 f205 	mul.w	r2, r3, r5
 8000a06:	460b      	mov	r3, r1
 8000a08:	fb04 f303 	mul.w	r3, r4, r3
 8000a0c:	4413      	add	r3, r2
 8000a0e:	4602      	mov	r2, r0
 8000a10:	fba4 8902 	umull	r8, r9, r4, r2
 8000a14:	444b      	add	r3, r9
 8000a16:	4699      	mov	r9, r3
 8000a18:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
 8000a1c:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
	var2 = var2 + ((var1 * (int64_t)dig_P5) << 17);
 8000a20:	4b8d      	ldr	r3, [pc, #564]	; (8000c58 <baro_read_press+0x338>)
 8000a22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a26:	b21b      	sxth	r3, r3
 8000a28:	17da      	asrs	r2, r3, #31
 8000a2a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8000a2e:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8000a32:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000a36:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	; 0xc0
 8000a3a:	462a      	mov	r2, r5
 8000a3c:	fb02 f203 	mul.w	r2, r2, r3
 8000a40:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000a44:	4621      	mov	r1, r4
 8000a46:	fb01 f303 	mul.w	r3, r1, r3
 8000a4a:	441a      	add	r2, r3
 8000a4c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000a50:	4621      	mov	r1, r4
 8000a52:	fba3 ab01 	umull	sl, fp, r3, r1
 8000a56:	eb02 030b 	add.w	r3, r2, fp
 8000a5a:	469b      	mov	fp, r3
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	f04f 0100 	mov.w	r1, #0
 8000a64:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8000a68:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8000a6c:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8000a70:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000a74:	1814      	adds	r4, r2, r0
 8000a76:	64bc      	str	r4, [r7, #72]	; 0x48
 8000a78:	414b      	adcs	r3, r1
 8000a7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000a7c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8000a80:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + (((int64_t)dig_P4) << 35);
 8000a84:	4b75      	ldr	r3, [pc, #468]	; (8000c5c <baro_read_press+0x33c>)
 8000a86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a8a:	b21b      	sxth	r3, r3
 8000a8c:	17da      	asrs	r2, r3, #31
 8000a8e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8000a92:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	f04f 0100 	mov.w	r1, #0
 8000a9e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8000aa2:	00d9      	lsls	r1, r3, #3
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000aaa:	1814      	adds	r4, r2, r0
 8000aac:	643c      	str	r4, [r7, #64]	; 0x40
 8000aae:	414b      	adcs	r3, r1
 8000ab0:	647b      	str	r3, [r7, #68]	; 0x44
 8000ab2:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8000ab6:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3) >> 8) +
 8000aba:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000abe:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000ac2:	fb03 f102 	mul.w	r1, r3, r2
 8000ac6:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000aca:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000ace:	fb02 f303 	mul.w	r3, r2, r3
 8000ad2:	18ca      	adds	r2, r1, r3
 8000ad4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000ad8:	fba3 1303 	umull	r1, r3, r3, r3
 8000adc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8000ae0:	460b      	mov	r3, r1
 8000ae2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000ae6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000aea:	18d3      	adds	r3, r2, r3
 8000aec:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8000af0:	4b5b      	ldr	r3, [pc, #364]	; (8000c60 <baro_read_press+0x340>)
 8000af2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000af6:	b21b      	sxth	r3, r3
 8000af8:	17da      	asrs	r2, r3, #31
 8000afa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8000afe:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8000b02:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8000b06:	462b      	mov	r3, r5
 8000b08:	e9d7 892c 	ldrd	r8, r9, [r7, #176]	; 0xb0
 8000b0c:	4642      	mov	r2, r8
 8000b0e:	fb02 f203 	mul.w	r2, r2, r3
 8000b12:	464b      	mov	r3, r9
 8000b14:	4621      	mov	r1, r4
 8000b16:	fb01 f303 	mul.w	r3, r1, r3
 8000b1a:	4413      	add	r3, r2
 8000b1c:	4622      	mov	r2, r4
 8000b1e:	4641      	mov	r1, r8
 8000b20:	fba2 1201 	umull	r1, r2, r2, r1
 8000b24:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8000b28:	460a      	mov	r2, r1
 8000b2a:	f8c7 2100 	str.w	r2, [r7, #256]	; 0x100
 8000b2e:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8000b32:	4413      	add	r3, r2
 8000b34:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	f04f 0100 	mov.w	r1, #0
 8000b40:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8000b44:	4623      	mov	r3, r4
 8000b46:	0a18      	lsrs	r0, r3, #8
 8000b48:	462b      	mov	r3, r5
 8000b4a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000b4e:	462b      	mov	r3, r5
 8000b50:	1219      	asrs	r1, r3, #8
		   ((var1 * (int64_t)dig_P2) << 12);
 8000b52:	4b44      	ldr	r3, [pc, #272]	; (8000c64 <baro_read_press+0x344>)
 8000b54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b58:	b21b      	sxth	r3, r3
 8000b5a:	17da      	asrs	r2, r3, #31
 8000b5c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8000b60:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8000b64:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000b68:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8000b6c:	464a      	mov	r2, r9
 8000b6e:	fb02 f203 	mul.w	r2, r2, r3
 8000b72:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000b76:	4644      	mov	r4, r8
 8000b78:	fb04 f303 	mul.w	r3, r4, r3
 8000b7c:	441a      	add	r2, r3
 8000b7e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000b82:	4644      	mov	r4, r8
 8000b84:	fba3 4304 	umull	r4, r3, r3, r4
 8000b88:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8000b8c:	4623      	mov	r3, r4
 8000b8e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8000b92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8000b96:	18d3      	adds	r3, r2, r3
 8000b98:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8000b9c:	f04f 0200 	mov.w	r2, #0
 8000ba0:	f04f 0300 	mov.w	r3, #0
 8000ba4:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 8000ba8:	464c      	mov	r4, r9
 8000baa:	0323      	lsls	r3, r4, #12
 8000bac:	4644      	mov	r4, r8
 8000bae:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8000bb2:	4644      	mov	r4, r8
 8000bb4:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t)dig_P3) >> 8) +
 8000bb6:	1884      	adds	r4, r0, r2
 8000bb8:	63bc      	str	r4, [r7, #56]	; 0x38
 8000bba:	eb41 0303 	adc.w	r3, r1, r3
 8000bbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000bc0:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8000bc4:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)dig_P1) >> 33;
 8000bc8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000bcc:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8000bd0:	f8c7 10a4 	str.w	r1, [r7, #164]	; 0xa4
 8000bd4:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8000bd8:	4b23      	ldr	r3, [pc, #140]	; (8000c68 <baro_read_press+0x348>)
 8000bda:	881b      	ldrh	r3, [r3, #0]
 8000bdc:	b29b      	uxth	r3, r3
 8000bde:	2200      	movs	r2, #0
 8000be0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000be4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8000be8:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	; 0xa0
 8000bec:	462b      	mov	r3, r5
 8000bee:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8000bf2:	4642      	mov	r2, r8
 8000bf4:	fb02 f203 	mul.w	r2, r2, r3
 8000bf8:	464b      	mov	r3, r9
 8000bfa:	4621      	mov	r1, r4
 8000bfc:	fb01 f303 	mul.w	r3, r1, r3
 8000c00:	4413      	add	r3, r2
 8000c02:	4622      	mov	r2, r4
 8000c04:	4641      	mov	r1, r8
 8000c06:	fba2 1201 	umull	r1, r2, r2, r1
 8000c0a:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8000c0e:	460a      	mov	r2, r1
 8000c10:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8000c14:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8000c18:	4413      	add	r3, r2
 8000c1a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8000c1e:	f04f 0200 	mov.w	r2, #0
 8000c22:	f04f 0300 	mov.w	r3, #0
 8000c26:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8000c2a:	4629      	mov	r1, r5
 8000c2c:	104a      	asrs	r2, r1, #1
 8000c2e:	4629      	mov	r1, r5
 8000c30:	17cb      	asrs	r3, r1, #31
 8000c32:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

	if (var1 == 0) {
 8000c36:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	d116      	bne.n	8000c6c <baro_read_press+0x34c>
		return 0; // avoid exception caused by division by zero
 8000c3e:	2300      	movs	r3, #0
 8000c40:	e173      	b.n	8000f2a <baro_read_press+0x60a>
 8000c42:	bf00      	nop
 8000c44:	200000ac 	.word	0x200000ac
 8000c48:	200000b0 	.word	0x200000b0
 8000c4c:	200000cc 	.word	0x200000cc
 8000c50:	200000a8 	.word	0x200000a8
 8000c54:	200000a0 	.word	0x200000a0
 8000c58:	2000009e 	.word	0x2000009e
 8000c5c:	2000009c 	.word	0x2000009c
 8000c60:	2000009a 	.word	0x2000009a
 8000c64:	20000098 	.word	0x20000098
 8000c68:	20000092 	.word	0x20000092
	}
	p = 1048576 - adc_P;
 8000c6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8000c70:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8000c74:	17da      	asrs	r2, r3, #31
 8000c76:	633b      	str	r3, [r7, #48]	; 0x30
 8000c78:	637a      	str	r2, [r7, #52]	; 0x34
 8000c7a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8000c7e:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	p = (((p << 31) - var2) * 3125) / var1;
 8000c82:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000c86:	105b      	asrs	r3, r3, #1
 8000c88:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8000c8c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000c90:	07db      	lsls	r3, r3, #31
 8000c92:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8000c96:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000c9a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8000c9e:	4621      	mov	r1, r4
 8000ca0:	1a89      	subs	r1, r1, r2
 8000ca2:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8000ca6:	4629      	mov	r1, r5
 8000ca8:	eb61 0303 	sbc.w	r3, r1, r3
 8000cac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000cb0:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	; 0x88
 8000cb4:	4622      	mov	r2, r4
 8000cb6:	462b      	mov	r3, r5
 8000cb8:	1891      	adds	r1, r2, r2
 8000cba:	62b9      	str	r1, [r7, #40]	; 0x28
 8000cbc:	415b      	adcs	r3, r3
 8000cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cc0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000cc4:	4621      	mov	r1, r4
 8000cc6:	1851      	adds	r1, r2, r1
 8000cc8:	6239      	str	r1, [r7, #32]
 8000cca:	4629      	mov	r1, r5
 8000ccc:	414b      	adcs	r3, r1
 8000cce:	627b      	str	r3, [r7, #36]	; 0x24
 8000cd0:	f04f 0200 	mov.w	r2, #0
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8000cdc:	4649      	mov	r1, r9
 8000cde:	018b      	lsls	r3, r1, #6
 8000ce0:	4641      	mov	r1, r8
 8000ce2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000ce6:	4641      	mov	r1, r8
 8000ce8:	018a      	lsls	r2, r1, #6
 8000cea:	4641      	mov	r1, r8
 8000cec:	1889      	adds	r1, r1, r2
 8000cee:	61b9      	str	r1, [r7, #24]
 8000cf0:	4649      	mov	r1, r9
 8000cf2:	eb43 0101 	adc.w	r1, r3, r1
 8000cf6:	61f9      	str	r1, [r7, #28]
 8000cf8:	f04f 0200 	mov.w	r2, #0
 8000cfc:	f04f 0300 	mov.w	r3, #0
 8000d00:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8000d04:	4649      	mov	r1, r9
 8000d06:	008b      	lsls	r3, r1, #2
 8000d08:	4641      	mov	r1, r8
 8000d0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000d0e:	4641      	mov	r1, r8
 8000d10:	008a      	lsls	r2, r1, #2
 8000d12:	4610      	mov	r0, r2
 8000d14:	4619      	mov	r1, r3
 8000d16:	4603      	mov	r3, r0
 8000d18:	4622      	mov	r2, r4
 8000d1a:	189b      	adds	r3, r3, r2
 8000d1c:	613b      	str	r3, [r7, #16]
 8000d1e:	460b      	mov	r3, r1
 8000d20:	462a      	mov	r2, r5
 8000d22:	eb42 0303 	adc.w	r3, r2, r3
 8000d26:	617b      	str	r3, [r7, #20]
 8000d28:	f04f 0200 	mov.w	r2, #0
 8000d2c:	f04f 0300 	mov.w	r3, #0
 8000d30:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8000d34:	4649      	mov	r1, r9
 8000d36:	008b      	lsls	r3, r1, #2
 8000d38:	4641      	mov	r1, r8
 8000d3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000d3e:	4641      	mov	r1, r8
 8000d40:	008a      	lsls	r2, r1, #2
 8000d42:	4610      	mov	r0, r2
 8000d44:	4619      	mov	r1, r3
 8000d46:	4603      	mov	r3, r0
 8000d48:	4622      	mov	r2, r4
 8000d4a:	189b      	adds	r3, r3, r2
 8000d4c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000d50:	462b      	mov	r3, r5
 8000d52:	460a      	mov	r2, r1
 8000d54:	eb42 0303 	adc.w	r3, r2, r3
 8000d58:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000d5c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000d60:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8000d64:	f7ff fa94 	bl	8000290 <__aeabi_ldivmod>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	var1 = (((int64_t)dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8000d70:	4b71      	ldr	r3, [pc, #452]	; (8000f38 <baro_read_press+0x618>)
 8000d72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d76:	b21b      	sxth	r3, r3
 8000d78:	17da      	asrs	r2, r3, #31
 8000d7a:	67bb      	str	r3, [r7, #120]	; 0x78
 8000d7c:	67fa      	str	r2, [r7, #124]	; 0x7c
 8000d7e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000d82:	f04f 0000 	mov.w	r0, #0
 8000d86:	f04f 0100 	mov.w	r1, #0
 8000d8a:	0b50      	lsrs	r0, r2, #13
 8000d8c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000d90:	1359      	asrs	r1, r3, #13
 8000d92:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8000d96:	462b      	mov	r3, r5
 8000d98:	fb00 f203 	mul.w	r2, r0, r3
 8000d9c:	4623      	mov	r3, r4
 8000d9e:	fb03 f301 	mul.w	r3, r3, r1
 8000da2:	4413      	add	r3, r2
 8000da4:	4622      	mov	r2, r4
 8000da6:	fba2 1200 	umull	r1, r2, r2, r0
 8000daa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8000dae:	460a      	mov	r2, r1
 8000db0:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 8000db4:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8000db8:	4413      	add	r3, r2
 8000dba:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8000dbe:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000dc2:	f04f 0000 	mov.w	r0, #0
 8000dc6:	f04f 0100 	mov.w	r1, #0
 8000dca:	0b50      	lsrs	r0, r2, #13
 8000dcc:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000dd0:	1359      	asrs	r1, r3, #13
 8000dd2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8000dd6:	462b      	mov	r3, r5
 8000dd8:	fb00 f203 	mul.w	r2, r0, r3
 8000ddc:	4623      	mov	r3, r4
 8000dde:	fb03 f301 	mul.w	r3, r3, r1
 8000de2:	4413      	add	r3, r2
 8000de4:	4622      	mov	r2, r4
 8000de6:	fba2 1200 	umull	r1, r2, r2, r0
 8000dea:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8000dee:	460a      	mov	r2, r1
 8000df0:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8000df4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8000df8:	4413      	add	r3, r2
 8000dfa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8000dfe:	f04f 0200 	mov.w	r2, #0
 8000e02:	f04f 0300 	mov.w	r3, #0
 8000e06:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8000e0a:	4621      	mov	r1, r4
 8000e0c:	0e4a      	lsrs	r2, r1, #25
 8000e0e:	4629      	mov	r1, r5
 8000e10:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8000e14:	4629      	mov	r1, r5
 8000e16:	164b      	asrs	r3, r1, #25
 8000e18:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 8000e1c:	4b47      	ldr	r3, [pc, #284]	; (8000f3c <baro_read_press+0x61c>)
 8000e1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e22:	b21b      	sxth	r3, r3
 8000e24:	17da      	asrs	r2, r3, #31
 8000e26:	673b      	str	r3, [r7, #112]	; 0x70
 8000e28:	677a      	str	r2, [r7, #116]	; 0x74
 8000e2a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000e2e:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 8000e32:	462a      	mov	r2, r5
 8000e34:	fb02 f203 	mul.w	r2, r2, r3
 8000e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000e3c:	4621      	mov	r1, r4
 8000e3e:	fb01 f303 	mul.w	r3, r1, r3
 8000e42:	441a      	add	r2, r3
 8000e44:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000e48:	4621      	mov	r1, r4
 8000e4a:	fba3 1301 	umull	r1, r3, r3, r1
 8000e4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8000e52:	460b      	mov	r3, r1
 8000e54:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8000e58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000e5c:	18d3      	adds	r3, r2, r3
 8000e5e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8000e62:	f04f 0200 	mov.w	r2, #0
 8000e66:	f04f 0300 	mov.w	r3, #0
 8000e6a:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8000e6e:	4621      	mov	r1, r4
 8000e70:	0cca      	lsrs	r2, r1, #19
 8000e72:	4629      	mov	r1, r5
 8000e74:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8000e78:	4629      	mov	r1, r5
 8000e7a:	14cb      	asrs	r3, r1, #19
 8000e7c:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118

	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7) << 4);
 8000e80:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8000e84:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000e88:	1884      	adds	r4, r0, r2
 8000e8a:	66bc      	str	r4, [r7, #104]	; 0x68
 8000e8c:	eb41 0303 	adc.w	r3, r1, r3
 8000e90:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000e92:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000e96:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8000e9a:	4621      	mov	r1, r4
 8000e9c:	1889      	adds	r1, r1, r2
 8000e9e:	6639      	str	r1, [r7, #96]	; 0x60
 8000ea0:	4629      	mov	r1, r5
 8000ea2:	eb43 0101 	adc.w	r1, r3, r1
 8000ea6:	6679      	str	r1, [r7, #100]	; 0x64
 8000ea8:	f04f 0000 	mov.w	r0, #0
 8000eac:	f04f 0100 	mov.w	r1, #0
 8000eb0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8000eb4:	4623      	mov	r3, r4
 8000eb6:	0a18      	lsrs	r0, r3, #8
 8000eb8:	462b      	mov	r3, r5
 8000eba:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000ebe:	462b      	mov	r3, r5
 8000ec0:	1219      	asrs	r1, r3, #8
 8000ec2:	4b1f      	ldr	r3, [pc, #124]	; (8000f40 <baro_read_press+0x620>)
 8000ec4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ec8:	b21b      	sxth	r3, r3
 8000eca:	17da      	asrs	r2, r3, #31
 8000ecc:	65bb      	str	r3, [r7, #88]	; 0x58
 8000ece:	65fa      	str	r2, [r7, #92]	; 0x5c
 8000ed0:	f04f 0200 	mov.w	r2, #0
 8000ed4:	f04f 0300 	mov.w	r3, #0
 8000ed8:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	; 0x58
 8000edc:	464c      	mov	r4, r9
 8000ede:	0123      	lsls	r3, r4, #4
 8000ee0:	4644      	mov	r4, r8
 8000ee2:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000ee6:	4644      	mov	r4, r8
 8000ee8:	0122      	lsls	r2, r4, #4
 8000eea:	1884      	adds	r4, r0, r2
 8000eec:	60bc      	str	r4, [r7, #8]
 8000eee:	eb41 0303 	adc.w	r3, r1, r3
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000ef8:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	return p / 256;
 8000efc:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	da07      	bge.n	8000f14 <baro_read_press+0x5f4>
 8000f04:	f112 01ff 	adds.w	r1, r2, #255	; 0xff
 8000f08:	6039      	str	r1, [r7, #0]
 8000f0a:	f143 0300 	adc.w	r3, r3, #0
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000f14:	f04f 0000 	mov.w	r0, #0
 8000f18:	f04f 0100 	mov.w	r1, #0
 8000f1c:	0a10      	lsrs	r0, r2, #8
 8000f1e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000f22:	1219      	asrs	r1, r3, #8
 8000f24:	4602      	mov	r2, r0
 8000f26:	460b      	mov	r3, r1
 8000f28:	4613      	mov	r3, r2

}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8000f30:	46bd      	mov	sp, r7
 8000f32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000f36:	bf00      	nop
 8000f38:	200000a6 	.word	0x200000a6
 8000f3c:	200000a4 	.word	0x200000a4
 8000f40:	200000a2 	.word	0x200000a2

08000f44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f48:	f000 fbe0 	bl	800170c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f4c:	f000 f836 	bl	8000fbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f50:	f000 f944 	bl	80011dc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000f54:	f000 f918 	bl	8001188 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000f58:	f000 f89a 	bl	8001090 <MX_I2C1_Init>
  MX_TIM4_Init();
 8000f5c:	f000 f8c6 	bl	80010ec <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f60:	f003 f9ba 	bl	80042d8 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of semTrans */
  semTransHandle = osSemaphoreNew(1, 1, &semTrans_attributes);
 8000f64:	4a0d      	ldr	r2, [pc, #52]	; (8000f9c <main+0x58>)
 8000f66:	2101      	movs	r1, #1
 8000f68:	2001      	movs	r0, #1
 8000f6a:	f003 fa91 	bl	8004490 <osSemaphoreNew>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	4a0b      	ldr	r2, [pc, #44]	; (8000fa0 <main+0x5c>)
 8000f72:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TaskWrite */
  TaskWriteHandle = osThreadNew(StartTaskWrite, NULL, &TaskWrite_attributes);
 8000f74:	4a0b      	ldr	r2, [pc, #44]	; (8000fa4 <main+0x60>)
 8000f76:	2100      	movs	r1, #0
 8000f78:	480b      	ldr	r0, [pc, #44]	; (8000fa8 <main+0x64>)
 8000f7a:	f003 f9f7 	bl	800436c <osThreadNew>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	4a0a      	ldr	r2, [pc, #40]	; (8000fac <main+0x68>)
 8000f82:	6013      	str	r3, [r2, #0]

  /* creation of TaskRead */
  TaskReadHandle = osThreadNew(StartTaskRead, NULL, &TaskRead_attributes);
 8000f84:	4a0a      	ldr	r2, [pc, #40]	; (8000fb0 <main+0x6c>)
 8000f86:	2100      	movs	r1, #0
 8000f88:	480a      	ldr	r0, [pc, #40]	; (8000fb4 <main+0x70>)
 8000f8a:	f003 f9ef 	bl	800436c <osThreadNew>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	4a09      	ldr	r2, [pc, #36]	; (8000fb8 <main+0x74>)
 8000f92:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f94:	f003 f9c4 	bl	8004320 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f98:	e7fe      	b.n	8000f98 <main+0x54>
 8000f9a:	bf00      	nop
 8000f9c:	08007cec 	.word	0x08007cec
 8000fa0:	200001b4 	.word	0x200001b4
 8000fa4:	08007ca4 	.word	0x08007ca4
 8000fa8:	080012ed 	.word	0x080012ed
 8000fac:	200001ac 	.word	0x200001ac
 8000fb0:	08007cc8 	.word	0x08007cc8
 8000fb4:	08001351 	.word	0x08001351
 8000fb8:	200001b0 	.word	0x200001b0

08000fbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b094      	sub	sp, #80	; 0x50
 8000fc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fc2:	f107 0320 	add.w	r3, r7, #32
 8000fc6:	2230      	movs	r2, #48	; 0x30
 8000fc8:	2100      	movs	r1, #0
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f006 f938 	bl	8007240 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd0:	f107 030c 	add.w	r3, r7, #12
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	60bb      	str	r3, [r7, #8]
 8000fe4:	4b28      	ldr	r3, [pc, #160]	; (8001088 <SystemClock_Config+0xcc>)
 8000fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe8:	4a27      	ldr	r2, [pc, #156]	; (8001088 <SystemClock_Config+0xcc>)
 8000fea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fee:	6413      	str	r3, [r2, #64]	; 0x40
 8000ff0:	4b25      	ldr	r3, [pc, #148]	; (8001088 <SystemClock_Config+0xcc>)
 8000ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff8:	60bb      	str	r3, [r7, #8]
 8000ffa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	607b      	str	r3, [r7, #4]
 8001000:	4b22      	ldr	r3, [pc, #136]	; (800108c <SystemClock_Config+0xd0>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001008:	4a20      	ldr	r2, [pc, #128]	; (800108c <SystemClock_Config+0xd0>)
 800100a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800100e:	6013      	str	r3, [r2, #0]
 8001010:	4b1e      	ldr	r3, [pc, #120]	; (800108c <SystemClock_Config+0xd0>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001018:	607b      	str	r3, [r7, #4]
 800101a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800101c:	2301      	movs	r3, #1
 800101e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001020:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001024:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001026:	2302      	movs	r3, #2
 8001028:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800102a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800102e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001030:	2319      	movs	r3, #25
 8001032:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001034:	23a8      	movs	r3, #168	; 0xa8
 8001036:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001038:	2302      	movs	r3, #2
 800103a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800103c:	2304      	movs	r3, #4
 800103e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001040:	f107 0320 	add.w	r3, r7, #32
 8001044:	4618      	mov	r0, r3
 8001046:	f001 fe5b 	bl	8002d00 <HAL_RCC_OscConfig>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001050:	f000 f9cc 	bl	80013ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001054:	230f      	movs	r3, #15
 8001056:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001058:	2302      	movs	r3, #2
 800105a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800105c:	2300      	movs	r3, #0
 800105e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001060:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001064:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001066:	2300      	movs	r3, #0
 8001068:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800106a:	f107 030c 	add.w	r3, r7, #12
 800106e:	2102      	movs	r1, #2
 8001070:	4618      	mov	r0, r3
 8001072:	f002 f8bd 	bl	80031f0 <HAL_RCC_ClockConfig>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800107c:	f000 f9b6 	bl	80013ec <Error_Handler>
  }
}
 8001080:	bf00      	nop
 8001082:	3750      	adds	r7, #80	; 0x50
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40023800 	.word	0x40023800
 800108c:	40007000 	.word	0x40007000

08001090 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001094:	4b12      	ldr	r3, [pc, #72]	; (80010e0 <MX_I2C1_Init+0x50>)
 8001096:	4a13      	ldr	r2, [pc, #76]	; (80010e4 <MX_I2C1_Init+0x54>)
 8001098:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800109a:	4b11      	ldr	r3, [pc, #68]	; (80010e0 <MX_I2C1_Init+0x50>)
 800109c:	4a12      	ldr	r2, [pc, #72]	; (80010e8 <MX_I2C1_Init+0x58>)
 800109e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010a0:	4b0f      	ldr	r3, [pc, #60]	; (80010e0 <MX_I2C1_Init+0x50>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010a6:	4b0e      	ldr	r3, [pc, #56]	; (80010e0 <MX_I2C1_Init+0x50>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010ac:	4b0c      	ldr	r3, [pc, #48]	; (80010e0 <MX_I2C1_Init+0x50>)
 80010ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010b4:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <MX_I2C1_Init+0x50>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010ba:	4b09      	ldr	r3, [pc, #36]	; (80010e0 <MX_I2C1_Init+0x50>)
 80010bc:	2200      	movs	r2, #0
 80010be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010c0:	4b07      	ldr	r3, [pc, #28]	; (80010e0 <MX_I2C1_Init+0x50>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010c6:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <MX_I2C1_Init+0x50>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010cc:	4804      	ldr	r0, [pc, #16]	; (80010e0 <MX_I2C1_Init+0x50>)
 80010ce:	f000 fe57 	bl	8001d80 <HAL_I2C_Init>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010d8:	f000 f988 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	200000cc 	.word	0x200000cc
 80010e4:	40005400 	.word	0x40005400
 80010e8:	000186a0 	.word	0x000186a0

080010ec <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010f2:	f107 0308 	add.w	r3, r7, #8
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001100:	463b      	mov	r3, r7
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001108:	4b1d      	ldr	r3, [pc, #116]	; (8001180 <MX_TIM4_Init+0x94>)
 800110a:	4a1e      	ldr	r2, [pc, #120]	; (8001184 <MX_TIM4_Init+0x98>)
 800110c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800110e:	4b1c      	ldr	r3, [pc, #112]	; (8001180 <MX_TIM4_Init+0x94>)
 8001110:	2200      	movs	r2, #0
 8001112:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001114:	4b1a      	ldr	r3, [pc, #104]	; (8001180 <MX_TIM4_Init+0x94>)
 8001116:	2200      	movs	r2, #0
 8001118:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800111a:	4b19      	ldr	r3, [pc, #100]	; (8001180 <MX_TIM4_Init+0x94>)
 800111c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001120:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001122:	4b17      	ldr	r3, [pc, #92]	; (8001180 <MX_TIM4_Init+0x94>)
 8001124:	2200      	movs	r2, #0
 8001126:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001128:	4b15      	ldr	r3, [pc, #84]	; (8001180 <MX_TIM4_Init+0x94>)
 800112a:	2200      	movs	r2, #0
 800112c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800112e:	4814      	ldr	r0, [pc, #80]	; (8001180 <MX_TIM4_Init+0x94>)
 8001130:	f002 fa3e 	bl	80035b0 <HAL_TIM_Base_Init>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800113a:	f000 f957 	bl	80013ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800113e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001142:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001144:	f107 0308 	add.w	r3, r7, #8
 8001148:	4619      	mov	r1, r3
 800114a:	480d      	ldr	r0, [pc, #52]	; (8001180 <MX_TIM4_Init+0x94>)
 800114c:	f002 fa7f 	bl	800364e <HAL_TIM_ConfigClockSource>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001156:	f000 f949 	bl	80013ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800115a:	2300      	movs	r3, #0
 800115c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800115e:	2300      	movs	r3, #0
 8001160:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001162:	463b      	mov	r3, r7
 8001164:	4619      	mov	r1, r3
 8001166:	4806      	ldr	r0, [pc, #24]	; (8001180 <MX_TIM4_Init+0x94>)
 8001168:	f002 fc52 	bl	8003a10 <HAL_TIMEx_MasterConfigSynchronization>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001172:	f000 f93b 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001176:	bf00      	nop
 8001178:	3718      	adds	r7, #24
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	20000120 	.word	0x20000120
 8001184:	40000800 	.word	0x40000800

08001188 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800118c:	4b11      	ldr	r3, [pc, #68]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 800118e:	4a12      	ldr	r2, [pc, #72]	; (80011d8 <MX_USART1_UART_Init+0x50>)
 8001190:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001192:	4b10      	ldr	r3, [pc, #64]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 8001194:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001198:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800119a:	4b0e      	ldr	r3, [pc, #56]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 800119c:	2200      	movs	r2, #0
 800119e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011a0:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011a6:	4b0b      	ldr	r3, [pc, #44]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011ac:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 80011ae:	220c      	movs	r2, #12
 80011b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011b2:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011b8:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011be:	4805      	ldr	r0, [pc, #20]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 80011c0:	f002 fc94 	bl	8003aec <HAL_UART_Init>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80011ca:	f000 f90f 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000168 	.word	0x20000168
 80011d8:	40011000 	.word	0x40011000

080011dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08a      	sub	sp, #40	; 0x28
 80011e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e2:	f107 0314 	add.w	r3, r7, #20
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	605a      	str	r2, [r3, #4]
 80011ec:	609a      	str	r2, [r3, #8]
 80011ee:	60da      	str	r2, [r3, #12]
 80011f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	613b      	str	r3, [r7, #16]
 80011f6:	4b32      	ldr	r3, [pc, #200]	; (80012c0 <MX_GPIO_Init+0xe4>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	4a31      	ldr	r2, [pc, #196]	; (80012c0 <MX_GPIO_Init+0xe4>)
 80011fc:	f043 0304 	orr.w	r3, r3, #4
 8001200:	6313      	str	r3, [r2, #48]	; 0x30
 8001202:	4b2f      	ldr	r3, [pc, #188]	; (80012c0 <MX_GPIO_Init+0xe4>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	f003 0304 	and.w	r3, r3, #4
 800120a:	613b      	str	r3, [r7, #16]
 800120c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	4b2b      	ldr	r3, [pc, #172]	; (80012c0 <MX_GPIO_Init+0xe4>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	4a2a      	ldr	r2, [pc, #168]	; (80012c0 <MX_GPIO_Init+0xe4>)
 8001218:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800121c:	6313      	str	r3, [r2, #48]	; 0x30
 800121e:	4b28      	ldr	r3, [pc, #160]	; (80012c0 <MX_GPIO_Init+0xe4>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001222:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	60bb      	str	r3, [r7, #8]
 800122e:	4b24      	ldr	r3, [pc, #144]	; (80012c0 <MX_GPIO_Init+0xe4>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001232:	4a23      	ldr	r2, [pc, #140]	; (80012c0 <MX_GPIO_Init+0xe4>)
 8001234:	f043 0302 	orr.w	r3, r3, #2
 8001238:	6313      	str	r3, [r2, #48]	; 0x30
 800123a:	4b21      	ldr	r3, [pc, #132]	; (80012c0 <MX_GPIO_Init+0xe4>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	60bb      	str	r3, [r7, #8]
 8001244:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	607b      	str	r3, [r7, #4]
 800124a:	4b1d      	ldr	r3, [pc, #116]	; (80012c0 <MX_GPIO_Init+0xe4>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	4a1c      	ldr	r2, [pc, #112]	; (80012c0 <MX_GPIO_Init+0xe4>)
 8001250:	f043 0301 	orr.w	r3, r3, #1
 8001254:	6313      	str	r3, [r2, #48]	; 0x30
 8001256:	4b1a      	ldr	r3, [pc, #104]	; (80012c0 <MX_GPIO_Init+0xe4>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	607b      	str	r3, [r7, #4]
 8001260:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001262:	2200      	movs	r2, #0
 8001264:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001268:	4816      	ldr	r0, [pc, #88]	; (80012c4 <MX_GPIO_Init+0xe8>)
 800126a:	f000 fd57 	bl	8001d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800126e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001272:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001274:	2301      	movs	r3, #1
 8001276:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	2300      	movs	r3, #0
 800127a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127c:	2300      	movs	r3, #0
 800127e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	4619      	mov	r1, r3
 8001286:	480f      	ldr	r0, [pc, #60]	; (80012c4 <MX_GPIO_Init+0xe8>)
 8001288:	f000 fbc4 	bl	8001a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800128c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001290:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001292:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001296:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800129c:	f107 0314 	add.w	r3, r7, #20
 80012a0:	4619      	mov	r1, r3
 80012a2:	4809      	ldr	r0, [pc, #36]	; (80012c8 <MX_GPIO_Init+0xec>)
 80012a4:	f000 fbb6 	bl	8001a14 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80012a8:	2200      	movs	r2, #0
 80012aa:	2105      	movs	r1, #5
 80012ac:	2028      	movs	r0, #40	; 0x28
 80012ae:	f000 fb7a 	bl	80019a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80012b2:	2028      	movs	r0, #40	; 0x28
 80012b4:	f000 fb93 	bl	80019de <HAL_NVIC_EnableIRQ>

}
 80012b8:	bf00      	nop
 80012ba:	3728      	adds	r7, #40	; 0x28
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40023800 	.word	0x40023800
 80012c4:	40020800 	.word	0x40020800
 80012c8:	40020400 	.word	0x40020400

080012cc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	80fb      	strh	r3, [r7, #6]
  osSemaphoreRelease(semTransHandle);
 80012d6:	4b04      	ldr	r3, [pc, #16]	; (80012e8 <HAL_GPIO_EXTI_Callback+0x1c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4618      	mov	r0, r3
 80012dc:	f003 f962 	bl	80045a4 <osSemaphoreRelease>
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	200001b4 	.word	0x200001b4

080012ec <StartTaskWrite>:
  */
/* USER CODE END Header_StartTaskWrite */
int32_t temp;
int32_t pres;
void StartTaskWrite(void *argument)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	if (baro_init() != BARO_OK)
 80012f4:	f7ff f99e 	bl	8000634 <baro_init>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d011      	beq.n	8001322 <StartTaskWrite+0x36>
	{
		snprintf(text, countof(text), "Error init baro\n");
 80012fe:	4a0f      	ldr	r2, [pc, #60]	; (800133c <StartTaskWrite+0x50>)
 8001300:	2164      	movs	r1, #100	; 0x64
 8001302:	480f      	ldr	r0, [pc, #60]	; (8001340 <StartTaskWrite+0x54>)
 8001304:	f006 f8b2 	bl	800746c <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)text, strnlen(text, countof(text)), 1000);
 8001308:	2164      	movs	r1, #100	; 0x64
 800130a:	480d      	ldr	r0, [pc, #52]	; (8001340 <StartTaskWrite+0x54>)
 800130c:	f006 f8e2 	bl	80074d4 <strnlen>
 8001310:	4603      	mov	r3, r0
 8001312:	b29a      	uxth	r2, r3
 8001314:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001318:	4909      	ldr	r1, [pc, #36]	; (8001340 <StartTaskWrite+0x54>)
 800131a:	480a      	ldr	r0, [pc, #40]	; (8001344 <StartTaskWrite+0x58>)
 800131c:	f002 fc33 	bl	8003b86 <HAL_UART_Transmit>
		while (1) {}
 8001320:	e7fe      	b.n	8001320 <StartTaskWrite+0x34>
	}
    temp = baro_read_temp();
 8001322:	f7ff fa8d 	bl	8000840 <baro_read_temp>
 8001326:	4603      	mov	r3, r0
 8001328:	4a07      	ldr	r2, [pc, #28]	; (8001348 <StartTaskWrite+0x5c>)
 800132a:	6013      	str	r3, [r2, #0]
    pres = baro_read_press();
 800132c:	f7ff faf8 	bl	8000920 <baro_read_press>
 8001330:	4603      	mov	r3, r0
 8001332:	461a      	mov	r2, r3
 8001334:	4b05      	ldr	r3, [pc, #20]	; (800134c <StartTaskWrite+0x60>)
 8001336:	601a      	str	r2, [r3, #0]
	if (baro_init() != BARO_OK)
 8001338:	e7dc      	b.n	80012f4 <StartTaskWrite+0x8>
 800133a:	bf00      	nop
 800133c:	08007c5c 	.word	0x08007c5c
 8001340:	200001b8 	.word	0x200001b8
 8001344:	20000168 	.word	0x20000168
 8001348:	2000021c 	.word	0x2000021c
 800134c:	20000220 	.word	0x20000220

08001350 <StartTaskRead>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskRead */
void StartTaskRead(void *argument)
{
 8001350:	b5b0      	push	{r4, r5, r7, lr}
 8001352:	b086      	sub	sp, #24
 8001354:	af04      	add	r7, sp, #16
 8001356:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskRead */
  /* Infinite loop */
  for(;;)
  {
	//osSemaphoreAcquire(semTransHandle, osWaitForever);
	snprintf(text, countof(text), "/*%ld.%02ld,%ld.%02ld*/\n", temp/100, temp%100, pres/100, pres%100);
 8001358:	4b1e      	ldr	r3, [pc, #120]	; (80013d4 <StartTaskRead+0x84>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a1e      	ldr	r2, [pc, #120]	; (80013d8 <StartTaskRead+0x88>)
 800135e:	fb82 1203 	smull	r1, r2, r2, r3
 8001362:	1152      	asrs	r2, r2, #5
 8001364:	17db      	asrs	r3, r3, #31
 8001366:	1ad5      	subs	r5, r2, r3
 8001368:	4b1a      	ldr	r3, [pc, #104]	; (80013d4 <StartTaskRead+0x84>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	4b1a      	ldr	r3, [pc, #104]	; (80013d8 <StartTaskRead+0x88>)
 800136e:	fb83 1302 	smull	r1, r3, r3, r2
 8001372:	1159      	asrs	r1, r3, #5
 8001374:	17d3      	asrs	r3, r2, #31
 8001376:	1acb      	subs	r3, r1, r3
 8001378:	2164      	movs	r1, #100	; 0x64
 800137a:	fb01 f303 	mul.w	r3, r1, r3
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	4a16      	ldr	r2, [pc, #88]	; (80013dc <StartTaskRead+0x8c>)
 8001382:	6812      	ldr	r2, [r2, #0]
 8001384:	4914      	ldr	r1, [pc, #80]	; (80013d8 <StartTaskRead+0x88>)
 8001386:	fb81 0102 	smull	r0, r1, r1, r2
 800138a:	1149      	asrs	r1, r1, #5
 800138c:	17d2      	asrs	r2, r2, #31
 800138e:	1a88      	subs	r0, r1, r2
 8001390:	4a12      	ldr	r2, [pc, #72]	; (80013dc <StartTaskRead+0x8c>)
 8001392:	6811      	ldr	r1, [r2, #0]
 8001394:	4a10      	ldr	r2, [pc, #64]	; (80013d8 <StartTaskRead+0x88>)
 8001396:	fb82 4201 	smull	r4, r2, r2, r1
 800139a:	1154      	asrs	r4, r2, #5
 800139c:	17ca      	asrs	r2, r1, #31
 800139e:	1aa2      	subs	r2, r4, r2
 80013a0:	2464      	movs	r4, #100	; 0x64
 80013a2:	fb04 f202 	mul.w	r2, r4, r2
 80013a6:	1a8a      	subs	r2, r1, r2
 80013a8:	9202      	str	r2, [sp, #8]
 80013aa:	9001      	str	r0, [sp, #4]
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	462b      	mov	r3, r5
 80013b0:	4a0b      	ldr	r2, [pc, #44]	; (80013e0 <StartTaskRead+0x90>)
 80013b2:	2164      	movs	r1, #100	; 0x64
 80013b4:	480b      	ldr	r0, [pc, #44]	; (80013e4 <StartTaskRead+0x94>)
 80013b6:	f006 f859 	bl	800746c <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)text, strlen(text), 1000);
 80013ba:	480a      	ldr	r0, [pc, #40]	; (80013e4 <StartTaskRead+0x94>)
 80013bc:	f7fe ff10 	bl	80001e0 <strlen>
 80013c0:	4603      	mov	r3, r0
 80013c2:	b29a      	uxth	r2, r3
 80013c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013c8:	4906      	ldr	r1, [pc, #24]	; (80013e4 <StartTaskRead+0x94>)
 80013ca:	4807      	ldr	r0, [pc, #28]	; (80013e8 <StartTaskRead+0x98>)
 80013cc:	f002 fbdb 	bl	8003b86 <HAL_UART_Transmit>
	snprintf(text, countof(text), "/*%ld.%02ld,%ld.%02ld*/\n", temp/100, temp%100, pres/100, pres%100);
 80013d0:	e7c2      	b.n	8001358 <StartTaskRead+0x8>
 80013d2:	bf00      	nop
 80013d4:	2000021c 	.word	0x2000021c
 80013d8:	51eb851f 	.word	0x51eb851f
 80013dc:	20000220 	.word	0x20000220
 80013e0:	08007c70 	.word	0x08007c70
 80013e4:	200001b8 	.word	0x200001b8
 80013e8:	20000168 	.word	0x20000168

080013ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013f0:	b672      	cpsid	i
}
 80013f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013f4:	e7fe      	b.n	80013f4 <Error_Handler+0x8>
	...

080013f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	607b      	str	r3, [r7, #4]
 8001402:	4b16      	ldr	r3, [pc, #88]	; (800145c <HAL_MspInit+0x64>)
 8001404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001406:	4a15      	ldr	r2, [pc, #84]	; (800145c <HAL_MspInit+0x64>)
 8001408:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800140c:	6453      	str	r3, [r2, #68]	; 0x44
 800140e:	4b13      	ldr	r3, [pc, #76]	; (800145c <HAL_MspInit+0x64>)
 8001410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001412:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001416:	607b      	str	r3, [r7, #4]
 8001418:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	603b      	str	r3, [r7, #0]
 800141e:	4b0f      	ldr	r3, [pc, #60]	; (800145c <HAL_MspInit+0x64>)
 8001420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001422:	4a0e      	ldr	r2, [pc, #56]	; (800145c <HAL_MspInit+0x64>)
 8001424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001428:	6413      	str	r3, [r2, #64]	; 0x40
 800142a:	4b0c      	ldr	r3, [pc, #48]	; (800145c <HAL_MspInit+0x64>)
 800142c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001432:	603b      	str	r3, [r7, #0]
 8001434:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001436:	2200      	movs	r2, #0
 8001438:	210f      	movs	r1, #15
 800143a:	f06f 0001 	mvn.w	r0, #1
 800143e:	f000 fab2 	bl	80019a6 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8001442:	2200      	movs	r2, #0
 8001444:	2105      	movs	r1, #5
 8001446:	2005      	movs	r0, #5
 8001448:	f000 faad 	bl	80019a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800144c:	2005      	movs	r0, #5
 800144e:	f000 fac6 	bl	80019de <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40023800 	.word	0x40023800

08001460 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08a      	sub	sp, #40	; 0x28
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a19      	ldr	r2, [pc, #100]	; (80014e4 <HAL_I2C_MspInit+0x84>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d12c      	bne.n	80014dc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	613b      	str	r3, [r7, #16]
 8001486:	4b18      	ldr	r3, [pc, #96]	; (80014e8 <HAL_I2C_MspInit+0x88>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	4a17      	ldr	r2, [pc, #92]	; (80014e8 <HAL_I2C_MspInit+0x88>)
 800148c:	f043 0302 	orr.w	r3, r3, #2
 8001490:	6313      	str	r3, [r2, #48]	; 0x30
 8001492:	4b15      	ldr	r3, [pc, #84]	; (80014e8 <HAL_I2C_MspInit+0x88>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	f003 0302 	and.w	r3, r3, #2
 800149a:	613b      	str	r3, [r7, #16]
 800149c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800149e:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014a4:	2312      	movs	r3, #18
 80014a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014a8:	2301      	movs	r3, #1
 80014aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ac:	2303      	movs	r3, #3
 80014ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014b0:	2304      	movs	r3, #4
 80014b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	4619      	mov	r1, r3
 80014ba:	480c      	ldr	r0, [pc, #48]	; (80014ec <HAL_I2C_MspInit+0x8c>)
 80014bc:	f000 faaa 	bl	8001a14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014c0:	2300      	movs	r3, #0
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	4b08      	ldr	r3, [pc, #32]	; (80014e8 <HAL_I2C_MspInit+0x88>)
 80014c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c8:	4a07      	ldr	r2, [pc, #28]	; (80014e8 <HAL_I2C_MspInit+0x88>)
 80014ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014ce:	6413      	str	r3, [r2, #64]	; 0x40
 80014d0:	4b05      	ldr	r3, [pc, #20]	; (80014e8 <HAL_I2C_MspInit+0x88>)
 80014d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014d8:	60fb      	str	r3, [r7, #12]
 80014da:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80014dc:	bf00      	nop
 80014de:	3728      	adds	r7, #40	; 0x28
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40005400 	.word	0x40005400
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40020400 	.word	0x40020400

080014f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a0b      	ldr	r2, [pc, #44]	; (800152c <HAL_TIM_Base_MspInit+0x3c>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d10d      	bne.n	800151e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	4b0a      	ldr	r3, [pc, #40]	; (8001530 <HAL_TIM_Base_MspInit+0x40>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150a:	4a09      	ldr	r2, [pc, #36]	; (8001530 <HAL_TIM_Base_MspInit+0x40>)
 800150c:	f043 0304 	orr.w	r3, r3, #4
 8001510:	6413      	str	r3, [r2, #64]	; 0x40
 8001512:	4b07      	ldr	r3, [pc, #28]	; (8001530 <HAL_TIM_Base_MspInit+0x40>)
 8001514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001516:	f003 0304 	and.w	r3, r3, #4
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800151e:	bf00      	nop
 8001520:	3714      	adds	r7, #20
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	40000800 	.word	0x40000800
 8001530:	40023800 	.word	0x40023800

08001534 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08a      	sub	sp, #40	; 0x28
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153c:	f107 0314 	add.w	r3, r7, #20
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	605a      	str	r2, [r3, #4]
 8001546:	609a      	str	r2, [r3, #8]
 8001548:	60da      	str	r2, [r3, #12]
 800154a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a19      	ldr	r2, [pc, #100]	; (80015b8 <HAL_UART_MspInit+0x84>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d12b      	bne.n	80015ae <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
 800155a:	4b18      	ldr	r3, [pc, #96]	; (80015bc <HAL_UART_MspInit+0x88>)
 800155c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800155e:	4a17      	ldr	r2, [pc, #92]	; (80015bc <HAL_UART_MspInit+0x88>)
 8001560:	f043 0310 	orr.w	r3, r3, #16
 8001564:	6453      	str	r3, [r2, #68]	; 0x44
 8001566:	4b15      	ldr	r3, [pc, #84]	; (80015bc <HAL_UART_MspInit+0x88>)
 8001568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156a:	f003 0310 	and.w	r3, r3, #16
 800156e:	613b      	str	r3, [r7, #16]
 8001570:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	4b11      	ldr	r3, [pc, #68]	; (80015bc <HAL_UART_MspInit+0x88>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	4a10      	ldr	r2, [pc, #64]	; (80015bc <HAL_UART_MspInit+0x88>)
 800157c:	f043 0302 	orr.w	r3, r3, #2
 8001580:	6313      	str	r3, [r2, #48]	; 0x30
 8001582:	4b0e      	ldr	r3, [pc, #56]	; (80015bc <HAL_UART_MspInit+0x88>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800158e:	23c0      	movs	r3, #192	; 0xc0
 8001590:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001592:	2302      	movs	r3, #2
 8001594:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001596:	2300      	movs	r3, #0
 8001598:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800159a:	2303      	movs	r3, #3
 800159c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800159e:	2307      	movs	r3, #7
 80015a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a2:	f107 0314 	add.w	r3, r7, #20
 80015a6:	4619      	mov	r1, r3
 80015a8:	4805      	ldr	r0, [pc, #20]	; (80015c0 <HAL_UART_MspInit+0x8c>)
 80015aa:	f000 fa33 	bl	8001a14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80015ae:	bf00      	nop
 80015b0:	3728      	adds	r7, #40	; 0x28
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	40011000 	.word	0x40011000
 80015bc:	40023800 	.word	0x40023800
 80015c0:	40020400 	.word	0x40020400

080015c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015c8:	e7fe      	b.n	80015c8 <NMI_Handler+0x4>

080015ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015ca:	b480      	push	{r7}
 80015cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ce:	e7fe      	b.n	80015ce <HardFault_Handler+0x4>

080015d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015d4:	e7fe      	b.n	80015d4 <MemManage_Handler+0x4>

080015d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015d6:	b480      	push	{r7}
 80015d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015da:	e7fe      	b.n	80015da <BusFault_Handler+0x4>

080015dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015e0:	e7fe      	b.n	80015e0 <UsageFault_Handler+0x4>

080015e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015e2:	b480      	push	{r7}
 80015e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015e6:	bf00      	nop
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015f4:	f000 f8dc 	bl	80017b0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80015f8:	f004 fd7e 	bl	80060f8 <xTaskGetSchedulerState>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d001      	beq.n	8001606 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001602:	f005 fb69 	bl	8006cd8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}

0800160a <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800160a:	b480      	push	{r7}
 800160c:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 800161c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001620:	f000 fb96 	bl	8001d50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001624:	bf00      	nop
 8001626:	bd80      	pop	{r7, pc}

08001628 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001630:	4a14      	ldr	r2, [pc, #80]	; (8001684 <_sbrk+0x5c>)
 8001632:	4b15      	ldr	r3, [pc, #84]	; (8001688 <_sbrk+0x60>)
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800163c:	4b13      	ldr	r3, [pc, #76]	; (800168c <_sbrk+0x64>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d102      	bne.n	800164a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001644:	4b11      	ldr	r3, [pc, #68]	; (800168c <_sbrk+0x64>)
 8001646:	4a12      	ldr	r2, [pc, #72]	; (8001690 <_sbrk+0x68>)
 8001648:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800164a:	4b10      	ldr	r3, [pc, #64]	; (800168c <_sbrk+0x64>)
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4413      	add	r3, r2
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	429a      	cmp	r2, r3
 8001656:	d207      	bcs.n	8001668 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001658:	f005 fdb8 	bl	80071cc <__errno>
 800165c:	4603      	mov	r3, r0
 800165e:	220c      	movs	r2, #12
 8001660:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001662:	f04f 33ff 	mov.w	r3, #4294967295
 8001666:	e009      	b.n	800167c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001668:	4b08      	ldr	r3, [pc, #32]	; (800168c <_sbrk+0x64>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800166e:	4b07      	ldr	r3, [pc, #28]	; (800168c <_sbrk+0x64>)
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4413      	add	r3, r2
 8001676:	4a05      	ldr	r2, [pc, #20]	; (800168c <_sbrk+0x64>)
 8001678:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800167a:	68fb      	ldr	r3, [r7, #12]
}
 800167c:	4618      	mov	r0, r3
 800167e:	3718      	adds	r7, #24
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20010000 	.word	0x20010000
 8001688:	00000400 	.word	0x00000400
 800168c:	20000224 	.word	0x20000224
 8001690:	20004c50 	.word	0x20004c50

08001694 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001698:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <SystemInit+0x20>)
 800169a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800169e:	4a05      	ldr	r2, [pc, #20]	; (80016b4 <SystemInit+0x20>)
 80016a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016a8:	bf00      	nop
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	e000ed00 	.word	0xe000ed00

080016b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80016b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016bc:	480d      	ldr	r0, [pc, #52]	; (80016f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80016be:	490e      	ldr	r1, [pc, #56]	; (80016f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80016c0:	4a0e      	ldr	r2, [pc, #56]	; (80016fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016c4:	e002      	b.n	80016cc <LoopCopyDataInit>

080016c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ca:	3304      	adds	r3, #4

080016cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016d0:	d3f9      	bcc.n	80016c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016d2:	4a0b      	ldr	r2, [pc, #44]	; (8001700 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80016d4:	4c0b      	ldr	r4, [pc, #44]	; (8001704 <LoopFillZerobss+0x26>)
  movs r3, #0
 80016d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016d8:	e001      	b.n	80016de <LoopFillZerobss>

080016da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016dc:	3204      	adds	r2, #4

080016de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016e0:	d3fb      	bcc.n	80016da <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80016e2:	f7ff ffd7 	bl	8001694 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016e6:	f005 fd77 	bl	80071d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016ea:	f7ff fc2b 	bl	8000f44 <main>
  bx  lr    
 80016ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016f0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80016f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016f8:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80016fc:	08007db8 	.word	0x08007db8
  ldr r2, =_sbss
 8001700:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001704:	20004c4c 	.word	0x20004c4c

08001708 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001708:	e7fe      	b.n	8001708 <ADC_IRQHandler>
	...

0800170c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001710:	4b0e      	ldr	r3, [pc, #56]	; (800174c <HAL_Init+0x40>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a0d      	ldr	r2, [pc, #52]	; (800174c <HAL_Init+0x40>)
 8001716:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800171a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800171c:	4b0b      	ldr	r3, [pc, #44]	; (800174c <HAL_Init+0x40>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a0a      	ldr	r2, [pc, #40]	; (800174c <HAL_Init+0x40>)
 8001722:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001726:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001728:	4b08      	ldr	r3, [pc, #32]	; (800174c <HAL_Init+0x40>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a07      	ldr	r2, [pc, #28]	; (800174c <HAL_Init+0x40>)
 800172e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001732:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001734:	2003      	movs	r0, #3
 8001736:	f000 f92b 	bl	8001990 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800173a:	200f      	movs	r0, #15
 800173c:	f000 f808 	bl	8001750 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001740:	f7ff fe5a 	bl	80013f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40023c00 	.word	0x40023c00

08001750 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001758:	4b12      	ldr	r3, [pc, #72]	; (80017a4 <HAL_InitTick+0x54>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	4b12      	ldr	r3, [pc, #72]	; (80017a8 <HAL_InitTick+0x58>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	4619      	mov	r1, r3
 8001762:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001766:	fbb3 f3f1 	udiv	r3, r3, r1
 800176a:	fbb2 f3f3 	udiv	r3, r2, r3
 800176e:	4618      	mov	r0, r3
 8001770:	f000 f943 	bl	80019fa <HAL_SYSTICK_Config>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e00e      	b.n	800179c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b0f      	cmp	r3, #15
 8001782:	d80a      	bhi.n	800179a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001784:	2200      	movs	r2, #0
 8001786:	6879      	ldr	r1, [r7, #4]
 8001788:	f04f 30ff 	mov.w	r0, #4294967295
 800178c:	f000 f90b 	bl	80019a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001790:	4a06      	ldr	r2, [pc, #24]	; (80017ac <HAL_InitTick+0x5c>)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001796:	2300      	movs	r3, #0
 8001798:	e000      	b.n	800179c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
}
 800179c:	4618      	mov	r0, r3
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20000000 	.word	0x20000000
 80017a8:	20000008 	.word	0x20000008
 80017ac:	20000004 	.word	0x20000004

080017b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017b4:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <HAL_IncTick+0x20>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	461a      	mov	r2, r3
 80017ba:	4b06      	ldr	r3, [pc, #24]	; (80017d4 <HAL_IncTick+0x24>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4413      	add	r3, r2
 80017c0:	4a04      	ldr	r2, [pc, #16]	; (80017d4 <HAL_IncTick+0x24>)
 80017c2:	6013      	str	r3, [r2, #0]
}
 80017c4:	bf00      	nop
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	20000008 	.word	0x20000008
 80017d4:	20000228 	.word	0x20000228

080017d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  return uwTick;
 80017dc:	4b03      	ldr	r3, [pc, #12]	; (80017ec <HAL_GetTick+0x14>)
 80017de:	681b      	ldr	r3, [r3, #0]
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	20000228 	.word	0x20000228

080017f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b085      	sub	sp, #20
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	f003 0307 	and.w	r3, r3, #7
 80017fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001800:	4b0c      	ldr	r3, [pc, #48]	; (8001834 <__NVIC_SetPriorityGrouping+0x44>)
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001806:	68ba      	ldr	r2, [r7, #8]
 8001808:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800180c:	4013      	ands	r3, r2
 800180e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001818:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800181c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001820:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001822:	4a04      	ldr	r2, [pc, #16]	; (8001834 <__NVIC_SetPriorityGrouping+0x44>)
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	60d3      	str	r3, [r2, #12]
}
 8001828:	bf00      	nop
 800182a:	3714      	adds	r7, #20
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr
 8001834:	e000ed00 	.word	0xe000ed00

08001838 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800183c:	4b04      	ldr	r3, [pc, #16]	; (8001850 <__NVIC_GetPriorityGrouping+0x18>)
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	0a1b      	lsrs	r3, r3, #8
 8001842:	f003 0307 	and.w	r3, r3, #7
}
 8001846:	4618      	mov	r0, r3
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	e000ed00 	.word	0xe000ed00

08001854 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800185e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001862:	2b00      	cmp	r3, #0
 8001864:	db0b      	blt.n	800187e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	f003 021f 	and.w	r2, r3, #31
 800186c:	4907      	ldr	r1, [pc, #28]	; (800188c <__NVIC_EnableIRQ+0x38>)
 800186e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001872:	095b      	lsrs	r3, r3, #5
 8001874:	2001      	movs	r0, #1
 8001876:	fa00 f202 	lsl.w	r2, r0, r2
 800187a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800187e:	bf00      	nop
 8001880:	370c      	adds	r7, #12
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	e000e100 	.word	0xe000e100

08001890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	6039      	str	r1, [r7, #0]
 800189a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800189c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	db0a      	blt.n	80018ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	b2da      	uxtb	r2, r3
 80018a8:	490c      	ldr	r1, [pc, #48]	; (80018dc <__NVIC_SetPriority+0x4c>)
 80018aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ae:	0112      	lsls	r2, r2, #4
 80018b0:	b2d2      	uxtb	r2, r2
 80018b2:	440b      	add	r3, r1
 80018b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018b8:	e00a      	b.n	80018d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	b2da      	uxtb	r2, r3
 80018be:	4908      	ldr	r1, [pc, #32]	; (80018e0 <__NVIC_SetPriority+0x50>)
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	f003 030f 	and.w	r3, r3, #15
 80018c6:	3b04      	subs	r3, #4
 80018c8:	0112      	lsls	r2, r2, #4
 80018ca:	b2d2      	uxtb	r2, r2
 80018cc:	440b      	add	r3, r1
 80018ce:	761a      	strb	r2, [r3, #24]
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	e000e100 	.word	0xe000e100
 80018e0:	e000ed00 	.word	0xe000ed00

080018e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b089      	sub	sp, #36	; 0x24
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	60f8      	str	r0, [r7, #12]
 80018ec:	60b9      	str	r1, [r7, #8]
 80018ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	f003 0307 	and.w	r3, r3, #7
 80018f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	f1c3 0307 	rsb	r3, r3, #7
 80018fe:	2b04      	cmp	r3, #4
 8001900:	bf28      	it	cs
 8001902:	2304      	movcs	r3, #4
 8001904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	3304      	adds	r3, #4
 800190a:	2b06      	cmp	r3, #6
 800190c:	d902      	bls.n	8001914 <NVIC_EncodePriority+0x30>
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	3b03      	subs	r3, #3
 8001912:	e000      	b.n	8001916 <NVIC_EncodePriority+0x32>
 8001914:	2300      	movs	r3, #0
 8001916:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001918:	f04f 32ff 	mov.w	r2, #4294967295
 800191c:	69bb      	ldr	r3, [r7, #24]
 800191e:	fa02 f303 	lsl.w	r3, r2, r3
 8001922:	43da      	mvns	r2, r3
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	401a      	ands	r2, r3
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800192c:	f04f 31ff 	mov.w	r1, #4294967295
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	fa01 f303 	lsl.w	r3, r1, r3
 8001936:	43d9      	mvns	r1, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800193c:	4313      	orrs	r3, r2
         );
}
 800193e:	4618      	mov	r0, r3
 8001940:	3724      	adds	r7, #36	; 0x24
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
	...

0800194c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3b01      	subs	r3, #1
 8001958:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800195c:	d301      	bcc.n	8001962 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800195e:	2301      	movs	r3, #1
 8001960:	e00f      	b.n	8001982 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001962:	4a0a      	ldr	r2, [pc, #40]	; (800198c <SysTick_Config+0x40>)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	3b01      	subs	r3, #1
 8001968:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800196a:	210f      	movs	r1, #15
 800196c:	f04f 30ff 	mov.w	r0, #4294967295
 8001970:	f7ff ff8e 	bl	8001890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001974:	4b05      	ldr	r3, [pc, #20]	; (800198c <SysTick_Config+0x40>)
 8001976:	2200      	movs	r2, #0
 8001978:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800197a:	4b04      	ldr	r3, [pc, #16]	; (800198c <SysTick_Config+0x40>)
 800197c:	2207      	movs	r2, #7
 800197e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	e000e010 	.word	0xe000e010

08001990 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	f7ff ff29 	bl	80017f0 <__NVIC_SetPriorityGrouping>
}
 800199e:	bf00      	nop
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}

080019a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019a6:	b580      	push	{r7, lr}
 80019a8:	b086      	sub	sp, #24
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	4603      	mov	r3, r0
 80019ae:	60b9      	str	r1, [r7, #8]
 80019b0:	607a      	str	r2, [r7, #4]
 80019b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019b4:	2300      	movs	r3, #0
 80019b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019b8:	f7ff ff3e 	bl	8001838 <__NVIC_GetPriorityGrouping>
 80019bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	68b9      	ldr	r1, [r7, #8]
 80019c2:	6978      	ldr	r0, [r7, #20]
 80019c4:	f7ff ff8e 	bl	80018e4 <NVIC_EncodePriority>
 80019c8:	4602      	mov	r2, r0
 80019ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ce:	4611      	mov	r1, r2
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff ff5d 	bl	8001890 <__NVIC_SetPriority>
}
 80019d6:	bf00      	nop
 80019d8:	3718      	adds	r7, #24
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}

080019de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b082      	sub	sp, #8
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	4603      	mov	r3, r0
 80019e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff ff31 	bl	8001854 <__NVIC_EnableIRQ>
}
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b082      	sub	sp, #8
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f7ff ffa2 	bl	800194c <SysTick_Config>
 8001a08:	4603      	mov	r3, r0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
	...

08001a14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b089      	sub	sp, #36	; 0x24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a22:	2300      	movs	r3, #0
 8001a24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61fb      	str	r3, [r7, #28]
 8001a2e:	e159      	b.n	8001ce4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a30:	2201      	movs	r2, #1
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	697a      	ldr	r2, [r7, #20]
 8001a40:	4013      	ands	r3, r2
 8001a42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	f040 8148 	bne.w	8001cde <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f003 0303 	and.w	r3, r3, #3
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d005      	beq.n	8001a66 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d130      	bne.n	8001ac8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	2203      	movs	r2, #3
 8001a72:	fa02 f303 	lsl.w	r3, r2, r3
 8001a76:	43db      	mvns	r3, r3
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	68da      	ldr	r2, [r3, #12]
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	005b      	lsls	r3, r3, #1
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	69ba      	ldr	r2, [r7, #24]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	69ba      	ldr	r2, [r7, #24]
 8001a94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	69ba      	ldr	r2, [r7, #24]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	091b      	lsrs	r3, r3, #4
 8001ab2:	f003 0201 	and.w	r2, r3, #1
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	69ba      	ldr	r2, [r7, #24]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f003 0303 	and.w	r3, r3, #3
 8001ad0:	2b03      	cmp	r3, #3
 8001ad2:	d017      	beq.n	8001b04 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	2203      	movs	r2, #3
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	43db      	mvns	r3, r3
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	689a      	ldr	r2, [r3, #8]
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	69ba      	ldr	r2, [r7, #24]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f003 0303 	and.w	r3, r3, #3
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d123      	bne.n	8001b58 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	08da      	lsrs	r2, r3, #3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	3208      	adds	r2, #8
 8001b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	f003 0307 	and.w	r3, r3, #7
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	220f      	movs	r2, #15
 8001b28:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	69ba      	ldr	r2, [r7, #24]
 8001b30:	4013      	ands	r3, r2
 8001b32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	691a      	ldr	r2, [r3, #16]
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	f003 0307 	and.w	r3, r3, #7
 8001b3e:	009b      	lsls	r3, r3, #2
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	08da      	lsrs	r2, r3, #3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	3208      	adds	r2, #8
 8001b52:	69b9      	ldr	r1, [r7, #24]
 8001b54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	2203      	movs	r2, #3
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f003 0203 	and.w	r2, r3, #3
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	f000 80a2 	beq.w	8001cde <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	60fb      	str	r3, [r7, #12]
 8001b9e:	4b57      	ldr	r3, [pc, #348]	; (8001cfc <HAL_GPIO_Init+0x2e8>)
 8001ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ba2:	4a56      	ldr	r2, [pc, #344]	; (8001cfc <HAL_GPIO_Init+0x2e8>)
 8001ba4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ba8:	6453      	str	r3, [r2, #68]	; 0x44
 8001baa:	4b54      	ldr	r3, [pc, #336]	; (8001cfc <HAL_GPIO_Init+0x2e8>)
 8001bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001bb6:	4a52      	ldr	r2, [pc, #328]	; (8001d00 <HAL_GPIO_Init+0x2ec>)
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	089b      	lsrs	r3, r3, #2
 8001bbc:	3302      	adds	r3, #2
 8001bbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	f003 0303 	and.w	r3, r3, #3
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	220f      	movs	r2, #15
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	43db      	mvns	r3, r3
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4a49      	ldr	r2, [pc, #292]	; (8001d04 <HAL_GPIO_Init+0x2f0>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d019      	beq.n	8001c16 <HAL_GPIO_Init+0x202>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4a48      	ldr	r2, [pc, #288]	; (8001d08 <HAL_GPIO_Init+0x2f4>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d013      	beq.n	8001c12 <HAL_GPIO_Init+0x1fe>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a47      	ldr	r2, [pc, #284]	; (8001d0c <HAL_GPIO_Init+0x2f8>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d00d      	beq.n	8001c0e <HAL_GPIO_Init+0x1fa>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4a46      	ldr	r2, [pc, #280]	; (8001d10 <HAL_GPIO_Init+0x2fc>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d007      	beq.n	8001c0a <HAL_GPIO_Init+0x1f6>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a45      	ldr	r2, [pc, #276]	; (8001d14 <HAL_GPIO_Init+0x300>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d101      	bne.n	8001c06 <HAL_GPIO_Init+0x1f2>
 8001c02:	2304      	movs	r3, #4
 8001c04:	e008      	b.n	8001c18 <HAL_GPIO_Init+0x204>
 8001c06:	2307      	movs	r3, #7
 8001c08:	e006      	b.n	8001c18 <HAL_GPIO_Init+0x204>
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e004      	b.n	8001c18 <HAL_GPIO_Init+0x204>
 8001c0e:	2302      	movs	r3, #2
 8001c10:	e002      	b.n	8001c18 <HAL_GPIO_Init+0x204>
 8001c12:	2301      	movs	r3, #1
 8001c14:	e000      	b.n	8001c18 <HAL_GPIO_Init+0x204>
 8001c16:	2300      	movs	r3, #0
 8001c18:	69fa      	ldr	r2, [r7, #28]
 8001c1a:	f002 0203 	and.w	r2, r2, #3
 8001c1e:	0092      	lsls	r2, r2, #2
 8001c20:	4093      	lsls	r3, r2
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c28:	4935      	ldr	r1, [pc, #212]	; (8001d00 <HAL_GPIO_Init+0x2ec>)
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	089b      	lsrs	r3, r3, #2
 8001c2e:	3302      	adds	r3, #2
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c36:	4b38      	ldr	r3, [pc, #224]	; (8001d18 <HAL_GPIO_Init+0x304>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	4013      	ands	r3, r2
 8001c44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d003      	beq.n	8001c5a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c5a:	4a2f      	ldr	r2, [pc, #188]	; (8001d18 <HAL_GPIO_Init+0x304>)
 8001c5c:	69bb      	ldr	r3, [r7, #24]
 8001c5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c60:	4b2d      	ldr	r3, [pc, #180]	; (8001d18 <HAL_GPIO_Init+0x304>)
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d003      	beq.n	8001c84 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c84:	4a24      	ldr	r2, [pc, #144]	; (8001d18 <HAL_GPIO_Init+0x304>)
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c8a:	4b23      	ldr	r3, [pc, #140]	; (8001d18 <HAL_GPIO_Init+0x304>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	43db      	mvns	r3, r3
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	4013      	ands	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d003      	beq.n	8001cae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001ca6:	69ba      	ldr	r2, [r7, #24]
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cae:	4a1a      	ldr	r2, [pc, #104]	; (8001d18 <HAL_GPIO_Init+0x304>)
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cb4:	4b18      	ldr	r3, [pc, #96]	; (8001d18 <HAL_GPIO_Init+0x304>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d003      	beq.n	8001cd8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cd8:	4a0f      	ldr	r2, [pc, #60]	; (8001d18 <HAL_GPIO_Init+0x304>)
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	61fb      	str	r3, [r7, #28]
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	2b0f      	cmp	r3, #15
 8001ce8:	f67f aea2 	bls.w	8001a30 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cec:	bf00      	nop
 8001cee:	bf00      	nop
 8001cf0:	3724      	adds	r7, #36	; 0x24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	40013800 	.word	0x40013800
 8001d04:	40020000 	.word	0x40020000
 8001d08:	40020400 	.word	0x40020400
 8001d0c:	40020800 	.word	0x40020800
 8001d10:	40020c00 	.word	0x40020c00
 8001d14:	40021000 	.word	0x40021000
 8001d18:	40013c00 	.word	0x40013c00

08001d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	460b      	mov	r3, r1
 8001d26:	807b      	strh	r3, [r7, #2]
 8001d28:	4613      	mov	r3, r2
 8001d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d2c:	787b      	ldrb	r3, [r7, #1]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d003      	beq.n	8001d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d32:	887a      	ldrh	r2, [r7, #2]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d38:	e003      	b.n	8001d42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d3a:	887b      	ldrh	r3, [r7, #2]
 8001d3c:	041a      	lsls	r2, r3, #16
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	619a      	str	r2, [r3, #24]
}
 8001d42:	bf00      	nop
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
	...

08001d50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001d5a:	4b08      	ldr	r3, [pc, #32]	; (8001d7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d5c:	695a      	ldr	r2, [r3, #20]
 8001d5e:	88fb      	ldrh	r3, [r7, #6]
 8001d60:	4013      	ands	r3, r2
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d006      	beq.n	8001d74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001d66:	4a05      	ldr	r2, [pc, #20]	; (8001d7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d68:	88fb      	ldrh	r3, [r7, #6]
 8001d6a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d6c:	88fb      	ldrh	r3, [r7, #6]
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7ff faac 	bl	80012cc <HAL_GPIO_EXTI_Callback>
  }
}
 8001d74:	bf00      	nop
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40013c00 	.word	0x40013c00

08001d80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d101      	bne.n	8001d92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e12b      	b.n	8001fea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d106      	bne.n	8001dac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7ff fb5a 	bl	8001460 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2224      	movs	r2, #36	; 0x24
 8001db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f022 0201 	bic.w	r2, r2, #1
 8001dc2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001dd2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001de2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001de4:	f001 fbbc 	bl	8003560 <HAL_RCC_GetPCLK1Freq>
 8001de8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	4a81      	ldr	r2, [pc, #516]	; (8001ff4 <HAL_I2C_Init+0x274>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d807      	bhi.n	8001e04 <HAL_I2C_Init+0x84>
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	4a80      	ldr	r2, [pc, #512]	; (8001ff8 <HAL_I2C_Init+0x278>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	bf94      	ite	ls
 8001dfc:	2301      	movls	r3, #1
 8001dfe:	2300      	movhi	r3, #0
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	e006      	b.n	8001e12 <HAL_I2C_Init+0x92>
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	4a7d      	ldr	r2, [pc, #500]	; (8001ffc <HAL_I2C_Init+0x27c>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	bf94      	ite	ls
 8001e0c:	2301      	movls	r3, #1
 8001e0e:	2300      	movhi	r3, #0
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e0e7      	b.n	8001fea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	4a78      	ldr	r2, [pc, #480]	; (8002000 <HAL_I2C_Init+0x280>)
 8001e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e22:	0c9b      	lsrs	r3, r3, #18
 8001e24:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	68ba      	ldr	r2, [r7, #8]
 8001e36:	430a      	orrs	r2, r1
 8001e38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	6a1b      	ldr	r3, [r3, #32]
 8001e40:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	4a6a      	ldr	r2, [pc, #424]	; (8001ff4 <HAL_I2C_Init+0x274>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d802      	bhi.n	8001e54 <HAL_I2C_Init+0xd4>
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	3301      	adds	r3, #1
 8001e52:	e009      	b.n	8001e68 <HAL_I2C_Init+0xe8>
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001e5a:	fb02 f303 	mul.w	r3, r2, r3
 8001e5e:	4a69      	ldr	r2, [pc, #420]	; (8002004 <HAL_I2C_Init+0x284>)
 8001e60:	fba2 2303 	umull	r2, r3, r2, r3
 8001e64:	099b      	lsrs	r3, r3, #6
 8001e66:	3301      	adds	r3, #1
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	6812      	ldr	r2, [r2, #0]
 8001e6c:	430b      	orrs	r3, r1
 8001e6e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	69db      	ldr	r3, [r3, #28]
 8001e76:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001e7a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	495c      	ldr	r1, [pc, #368]	; (8001ff4 <HAL_I2C_Init+0x274>)
 8001e84:	428b      	cmp	r3, r1
 8001e86:	d819      	bhi.n	8001ebc <HAL_I2C_Init+0x13c>
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	1e59      	subs	r1, r3, #1
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	005b      	lsls	r3, r3, #1
 8001e92:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e96:	1c59      	adds	r1, r3, #1
 8001e98:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001e9c:	400b      	ands	r3, r1
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d00a      	beq.n	8001eb8 <HAL_I2C_Init+0x138>
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	1e59      	subs	r1, r3, #1
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	005b      	lsls	r3, r3, #1
 8001eac:	fbb1 f3f3 	udiv	r3, r1, r3
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001eb6:	e051      	b.n	8001f5c <HAL_I2C_Init+0x1dc>
 8001eb8:	2304      	movs	r3, #4
 8001eba:	e04f      	b.n	8001f5c <HAL_I2C_Init+0x1dc>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d111      	bne.n	8001ee8 <HAL_I2C_Init+0x168>
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	1e58      	subs	r0, r3, #1
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6859      	ldr	r1, [r3, #4]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	005b      	lsls	r3, r3, #1
 8001ed0:	440b      	add	r3, r1
 8001ed2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	bf0c      	ite	eq
 8001ee0:	2301      	moveq	r3, #1
 8001ee2:	2300      	movne	r3, #0
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	e012      	b.n	8001f0e <HAL_I2C_Init+0x18e>
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	1e58      	subs	r0, r3, #1
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6859      	ldr	r1, [r3, #4]
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	0099      	lsls	r1, r3, #2
 8001ef8:	440b      	add	r3, r1
 8001efa:	fbb0 f3f3 	udiv	r3, r0, r3
 8001efe:	3301      	adds	r3, #1
 8001f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	bf0c      	ite	eq
 8001f08:	2301      	moveq	r3, #1
 8001f0a:	2300      	movne	r3, #0
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <HAL_I2C_Init+0x196>
 8001f12:	2301      	movs	r3, #1
 8001f14:	e022      	b.n	8001f5c <HAL_I2C_Init+0x1dc>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d10e      	bne.n	8001f3c <HAL_I2C_Init+0x1bc>
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	1e58      	subs	r0, r3, #1
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6859      	ldr	r1, [r3, #4]
 8001f26:	460b      	mov	r3, r1
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	440b      	add	r3, r1
 8001f2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f30:	3301      	adds	r3, #1
 8001f32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f3a:	e00f      	b.n	8001f5c <HAL_I2C_Init+0x1dc>
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	1e58      	subs	r0, r3, #1
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6859      	ldr	r1, [r3, #4]
 8001f44:	460b      	mov	r3, r1
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	440b      	add	r3, r1
 8001f4a:	0099      	lsls	r1, r3, #2
 8001f4c:	440b      	add	r3, r1
 8001f4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f52:	3301      	adds	r3, #1
 8001f54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f5c:	6879      	ldr	r1, [r7, #4]
 8001f5e:	6809      	ldr	r1, [r1, #0]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	69da      	ldr	r2, [r3, #28]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a1b      	ldr	r3, [r3, #32]
 8001f76:	431a      	orrs	r2, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001f8a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	6911      	ldr	r1, [r2, #16]
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	68d2      	ldr	r2, [r2, #12]
 8001f96:	4311      	orrs	r1, r2
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	6812      	ldr	r2, [r2, #0]
 8001f9c:	430b      	orrs	r3, r1
 8001f9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	695a      	ldr	r2, [r3, #20]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	699b      	ldr	r3, [r3, #24]
 8001fb2:	431a      	orrs	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f042 0201 	orr.w	r2, r2, #1
 8001fca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2200      	movs	r2, #0
 8001fd0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2220      	movs	r2, #32
 8001fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001fe8:	2300      	movs	r3, #0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	000186a0 	.word	0x000186a0
 8001ff8:	001e847f 	.word	0x001e847f
 8001ffc:	003d08ff 	.word	0x003d08ff
 8002000:	431bde83 	.word	0x431bde83
 8002004:	10624dd3 	.word	0x10624dd3

08002008 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b088      	sub	sp, #32
 800200c:	af02      	add	r7, sp, #8
 800200e:	60f8      	str	r0, [r7, #12]
 8002010:	4608      	mov	r0, r1
 8002012:	4611      	mov	r1, r2
 8002014:	461a      	mov	r2, r3
 8002016:	4603      	mov	r3, r0
 8002018:	817b      	strh	r3, [r7, #10]
 800201a:	460b      	mov	r3, r1
 800201c:	813b      	strh	r3, [r7, #8]
 800201e:	4613      	mov	r3, r2
 8002020:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002022:	f7ff fbd9 	bl	80017d8 <HAL_GetTick>
 8002026:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800202e:	b2db      	uxtb	r3, r3
 8002030:	2b20      	cmp	r3, #32
 8002032:	f040 80d9 	bne.w	80021e8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	9300      	str	r3, [sp, #0]
 800203a:	2319      	movs	r3, #25
 800203c:	2201      	movs	r2, #1
 800203e:	496d      	ldr	r1, [pc, #436]	; (80021f4 <HAL_I2C_Mem_Write+0x1ec>)
 8002040:	68f8      	ldr	r0, [r7, #12]
 8002042:	f000 fc7f 	bl	8002944 <I2C_WaitOnFlagUntilTimeout>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800204c:	2302      	movs	r3, #2
 800204e:	e0cc      	b.n	80021ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002056:	2b01      	cmp	r3, #1
 8002058:	d101      	bne.n	800205e <HAL_I2C_Mem_Write+0x56>
 800205a:	2302      	movs	r3, #2
 800205c:	e0c5      	b.n	80021ea <HAL_I2C_Mem_Write+0x1e2>
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2201      	movs	r2, #1
 8002062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	2b01      	cmp	r3, #1
 8002072:	d007      	beq.n	8002084 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f042 0201 	orr.w	r2, r2, #1
 8002082:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002092:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2221      	movs	r2, #33	; 0x21
 8002098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2240      	movs	r2, #64	; 0x40
 80020a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2200      	movs	r2, #0
 80020a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	6a3a      	ldr	r2, [r7, #32]
 80020ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80020b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020ba:	b29a      	uxth	r2, r3
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	4a4d      	ldr	r2, [pc, #308]	; (80021f8 <HAL_I2C_Mem_Write+0x1f0>)
 80020c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80020c6:	88f8      	ldrh	r0, [r7, #6]
 80020c8:	893a      	ldrh	r2, [r7, #8]
 80020ca:	8979      	ldrh	r1, [r7, #10]
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	9301      	str	r3, [sp, #4]
 80020d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020d2:	9300      	str	r3, [sp, #0]
 80020d4:	4603      	mov	r3, r0
 80020d6:	68f8      	ldr	r0, [r7, #12]
 80020d8:	f000 fab6 	bl	8002648 <I2C_RequestMemoryWrite>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d052      	beq.n	8002188 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e081      	b.n	80021ea <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020e6:	697a      	ldr	r2, [r7, #20]
 80020e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80020ea:	68f8      	ldr	r0, [r7, #12]
 80020ec:	f000 fd00 	bl	8002af0 <I2C_WaitOnTXEFlagUntilTimeout>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d00d      	beq.n	8002112 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fa:	2b04      	cmp	r3, #4
 80020fc:	d107      	bne.n	800210e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800210c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e06b      	b.n	80021ea <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002116:	781a      	ldrb	r2, [r3, #0]
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002122:	1c5a      	adds	r2, r3, #1
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800212c:	3b01      	subs	r3, #1
 800212e:	b29a      	uxth	r2, r3
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002138:	b29b      	uxth	r3, r3
 800213a:	3b01      	subs	r3, #1
 800213c:	b29a      	uxth	r2, r3
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	695b      	ldr	r3, [r3, #20]
 8002148:	f003 0304 	and.w	r3, r3, #4
 800214c:	2b04      	cmp	r3, #4
 800214e:	d11b      	bne.n	8002188 <HAL_I2C_Mem_Write+0x180>
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002154:	2b00      	cmp	r3, #0
 8002156:	d017      	beq.n	8002188 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800215c:	781a      	ldrb	r2, [r3, #0]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002168:	1c5a      	adds	r2, r3, #1
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002172:	3b01      	subs	r3, #1
 8002174:	b29a      	uxth	r2, r3
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800217e:	b29b      	uxth	r3, r3
 8002180:	3b01      	subs	r3, #1
 8002182:	b29a      	uxth	r2, r3
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800218c:	2b00      	cmp	r3, #0
 800218e:	d1aa      	bne.n	80020e6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002190:	697a      	ldr	r2, [r7, #20]
 8002192:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002194:	68f8      	ldr	r0, [r7, #12]
 8002196:	f000 fcec 	bl	8002b72 <I2C_WaitOnBTFFlagUntilTimeout>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d00d      	beq.n	80021bc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a4:	2b04      	cmp	r3, #4
 80021a6:	d107      	bne.n	80021b8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021b6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e016      	b.n	80021ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2220      	movs	r2, #32
 80021d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2200      	movs	r2, #0
 80021d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80021e4:	2300      	movs	r3, #0
 80021e6:	e000      	b.n	80021ea <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80021e8:	2302      	movs	r3, #2
  }
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3718      	adds	r7, #24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	00100002 	.word	0x00100002
 80021f8:	ffff0000 	.word	0xffff0000

080021fc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b08c      	sub	sp, #48	; 0x30
 8002200:	af02      	add	r7, sp, #8
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	4608      	mov	r0, r1
 8002206:	4611      	mov	r1, r2
 8002208:	461a      	mov	r2, r3
 800220a:	4603      	mov	r3, r0
 800220c:	817b      	strh	r3, [r7, #10]
 800220e:	460b      	mov	r3, r1
 8002210:	813b      	strh	r3, [r7, #8]
 8002212:	4613      	mov	r3, r2
 8002214:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002216:	f7ff fadf 	bl	80017d8 <HAL_GetTick>
 800221a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002222:	b2db      	uxtb	r3, r3
 8002224:	2b20      	cmp	r3, #32
 8002226:	f040 8208 	bne.w	800263a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800222a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800222c:	9300      	str	r3, [sp, #0]
 800222e:	2319      	movs	r3, #25
 8002230:	2201      	movs	r2, #1
 8002232:	497b      	ldr	r1, [pc, #492]	; (8002420 <HAL_I2C_Mem_Read+0x224>)
 8002234:	68f8      	ldr	r0, [r7, #12]
 8002236:	f000 fb85 	bl	8002944 <I2C_WaitOnFlagUntilTimeout>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002240:	2302      	movs	r3, #2
 8002242:	e1fb      	b.n	800263c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800224a:	2b01      	cmp	r3, #1
 800224c:	d101      	bne.n	8002252 <HAL_I2C_Mem_Read+0x56>
 800224e:	2302      	movs	r3, #2
 8002250:	e1f4      	b.n	800263c <HAL_I2C_Mem_Read+0x440>
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2201      	movs	r2, #1
 8002256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f003 0301 	and.w	r3, r3, #1
 8002264:	2b01      	cmp	r3, #1
 8002266:	d007      	beq.n	8002278 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f042 0201 	orr.w	r2, r2, #1
 8002276:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002286:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2222      	movs	r2, #34	; 0x22
 800228c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2240      	movs	r2, #64	; 0x40
 8002294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2200      	movs	r2, #0
 800229c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80022a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	4a5b      	ldr	r2, [pc, #364]	; (8002424 <HAL_I2C_Mem_Read+0x228>)
 80022b8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80022ba:	88f8      	ldrh	r0, [r7, #6]
 80022bc:	893a      	ldrh	r2, [r7, #8]
 80022be:	8979      	ldrh	r1, [r7, #10]
 80022c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c2:	9301      	str	r3, [sp, #4]
 80022c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022c6:	9300      	str	r3, [sp, #0]
 80022c8:	4603      	mov	r3, r0
 80022ca:	68f8      	ldr	r0, [r7, #12]
 80022cc:	f000 fa52 	bl	8002774 <I2C_RequestMemoryRead>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e1b0      	b.n	800263c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d113      	bne.n	800230a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022e2:	2300      	movs	r3, #0
 80022e4:	623b      	str	r3, [r7, #32]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	695b      	ldr	r3, [r3, #20]
 80022ec:	623b      	str	r3, [r7, #32]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	623b      	str	r3, [r7, #32]
 80022f6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	e184      	b.n	8002614 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800230e:	2b01      	cmp	r3, #1
 8002310:	d11b      	bne.n	800234a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002320:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002322:	2300      	movs	r3, #0
 8002324:	61fb      	str	r3, [r7, #28]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	695b      	ldr	r3, [r3, #20]
 800232c:	61fb      	str	r3, [r7, #28]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	699b      	ldr	r3, [r3, #24]
 8002334:	61fb      	str	r3, [r7, #28]
 8002336:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	e164      	b.n	8002614 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800234e:	2b02      	cmp	r3, #2
 8002350:	d11b      	bne.n	800238a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002360:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002370:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002372:	2300      	movs	r3, #0
 8002374:	61bb      	str	r3, [r7, #24]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	695b      	ldr	r3, [r3, #20]
 800237c:	61bb      	str	r3, [r7, #24]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	699b      	ldr	r3, [r3, #24]
 8002384:	61bb      	str	r3, [r7, #24]
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	e144      	b.n	8002614 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800238a:	2300      	movs	r3, #0
 800238c:	617b      	str	r3, [r7, #20]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	695b      	ldr	r3, [r3, #20]
 8002394:	617b      	str	r3, [r7, #20]
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	699b      	ldr	r3, [r3, #24]
 800239c:	617b      	str	r3, [r7, #20]
 800239e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80023a0:	e138      	b.n	8002614 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023a6:	2b03      	cmp	r3, #3
 80023a8:	f200 80f1 	bhi.w	800258e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d123      	bne.n	80023fc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80023b8:	68f8      	ldr	r0, [r7, #12]
 80023ba:	f000 fc1b 	bl	8002bf4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e139      	b.n	800263c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	691a      	ldr	r2, [r3, #16]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023da:	1c5a      	adds	r2, r3, #1
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023e4:	3b01      	subs	r3, #1
 80023e6:	b29a      	uxth	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	3b01      	subs	r3, #1
 80023f4:	b29a      	uxth	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80023fa:	e10b      	b.n	8002614 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002400:	2b02      	cmp	r3, #2
 8002402:	d14e      	bne.n	80024a2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002406:	9300      	str	r3, [sp, #0]
 8002408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800240a:	2200      	movs	r2, #0
 800240c:	4906      	ldr	r1, [pc, #24]	; (8002428 <HAL_I2C_Mem_Read+0x22c>)
 800240e:	68f8      	ldr	r0, [r7, #12]
 8002410:	f000 fa98 	bl	8002944 <I2C_WaitOnFlagUntilTimeout>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d008      	beq.n	800242c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e10e      	b.n	800263c <HAL_I2C_Mem_Read+0x440>
 800241e:	bf00      	nop
 8002420:	00100002 	.word	0x00100002
 8002424:	ffff0000 	.word	0xffff0000
 8002428:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800243a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	691a      	ldr	r2, [r3, #16]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002446:	b2d2      	uxtb	r2, r2
 8002448:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244e:	1c5a      	adds	r2, r3, #1
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002458:	3b01      	subs	r3, #1
 800245a:	b29a      	uxth	r2, r3
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002464:	b29b      	uxth	r3, r3
 8002466:	3b01      	subs	r3, #1
 8002468:	b29a      	uxth	r2, r3
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	691a      	ldr	r2, [r3, #16]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002478:	b2d2      	uxtb	r2, r2
 800247a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002480:	1c5a      	adds	r2, r3, #1
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800248a:	3b01      	subs	r3, #1
 800248c:	b29a      	uxth	r2, r3
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002496:	b29b      	uxth	r3, r3
 8002498:	3b01      	subs	r3, #1
 800249a:	b29a      	uxth	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	855a      	strh	r2, [r3, #42]	; 0x2a
 80024a0:	e0b8      	b.n	8002614 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80024a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a4:	9300      	str	r3, [sp, #0]
 80024a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024a8:	2200      	movs	r2, #0
 80024aa:	4966      	ldr	r1, [pc, #408]	; (8002644 <HAL_I2C_Mem_Read+0x448>)
 80024ac:	68f8      	ldr	r0, [r7, #12]
 80024ae:	f000 fa49 	bl	8002944 <I2C_WaitOnFlagUntilTimeout>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e0bf      	b.n	800263c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	691a      	ldr	r2, [r3, #16]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d6:	b2d2      	uxtb	r2, r2
 80024d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024de:	1c5a      	adds	r2, r3, #1
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024e8:	3b01      	subs	r3, #1
 80024ea:	b29a      	uxth	r2, r3
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	3b01      	subs	r3, #1
 80024f8:	b29a      	uxth	r2, r3
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80024fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002500:	9300      	str	r3, [sp, #0]
 8002502:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002504:	2200      	movs	r2, #0
 8002506:	494f      	ldr	r1, [pc, #316]	; (8002644 <HAL_I2C_Mem_Read+0x448>)
 8002508:	68f8      	ldr	r0, [r7, #12]
 800250a:	f000 fa1b 	bl	8002944 <I2C_WaitOnFlagUntilTimeout>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e091      	b.n	800263c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002526:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	691a      	ldr	r2, [r3, #16]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002532:	b2d2      	uxtb	r2, r2
 8002534:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253a:	1c5a      	adds	r2, r3, #1
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002544:	3b01      	subs	r3, #1
 8002546:	b29a      	uxth	r2, r3
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002550:	b29b      	uxth	r3, r3
 8002552:	3b01      	subs	r3, #1
 8002554:	b29a      	uxth	r2, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	691a      	ldr	r2, [r3, #16]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002564:	b2d2      	uxtb	r2, r2
 8002566:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256c:	1c5a      	adds	r2, r3, #1
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002576:	3b01      	subs	r3, #1
 8002578:	b29a      	uxth	r2, r3
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002582:	b29b      	uxth	r3, r3
 8002584:	3b01      	subs	r3, #1
 8002586:	b29a      	uxth	r2, r3
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800258c:	e042      	b.n	8002614 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800258e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002590:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002592:	68f8      	ldr	r0, [r7, #12]
 8002594:	f000 fb2e 	bl	8002bf4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e04c      	b.n	800263c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	691a      	ldr	r2, [r3, #16]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ac:	b2d2      	uxtb	r2, r2
 80025ae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b4:	1c5a      	adds	r2, r3, #1
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025be:	3b01      	subs	r3, #1
 80025c0:	b29a      	uxth	r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	3b01      	subs	r3, #1
 80025ce:	b29a      	uxth	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	695b      	ldr	r3, [r3, #20]
 80025da:	f003 0304 	and.w	r3, r3, #4
 80025de:	2b04      	cmp	r3, #4
 80025e0:	d118      	bne.n	8002614 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	691a      	ldr	r2, [r3, #16]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ec:	b2d2      	uxtb	r2, r2
 80025ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f4:	1c5a      	adds	r2, r3, #1
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025fe:	3b01      	subs	r3, #1
 8002600:	b29a      	uxth	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800260a:	b29b      	uxth	r3, r3
 800260c:	3b01      	subs	r3, #1
 800260e:	b29a      	uxth	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002618:	2b00      	cmp	r3, #0
 800261a:	f47f aec2 	bne.w	80023a2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2220      	movs	r2, #32
 8002622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2200      	movs	r2, #0
 800262a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002636:	2300      	movs	r3, #0
 8002638:	e000      	b.n	800263c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800263a:	2302      	movs	r3, #2
  }
}
 800263c:	4618      	mov	r0, r3
 800263e:	3728      	adds	r7, #40	; 0x28
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	00010004 	.word	0x00010004

08002648 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b088      	sub	sp, #32
 800264c:	af02      	add	r7, sp, #8
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	4608      	mov	r0, r1
 8002652:	4611      	mov	r1, r2
 8002654:	461a      	mov	r2, r3
 8002656:	4603      	mov	r3, r0
 8002658:	817b      	strh	r3, [r7, #10]
 800265a:	460b      	mov	r3, r1
 800265c:	813b      	strh	r3, [r7, #8]
 800265e:	4613      	mov	r3, r2
 8002660:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002670:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002674:	9300      	str	r3, [sp, #0]
 8002676:	6a3b      	ldr	r3, [r7, #32]
 8002678:	2200      	movs	r2, #0
 800267a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800267e:	68f8      	ldr	r0, [r7, #12]
 8002680:	f000 f960 	bl	8002944 <I2C_WaitOnFlagUntilTimeout>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d00d      	beq.n	80026a6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002694:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002698:	d103      	bne.n	80026a2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e05f      	b.n	8002766 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80026a6:	897b      	ldrh	r3, [r7, #10]
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	461a      	mov	r2, r3
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80026b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80026b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b8:	6a3a      	ldr	r2, [r7, #32]
 80026ba:	492d      	ldr	r1, [pc, #180]	; (8002770 <I2C_RequestMemoryWrite+0x128>)
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f000 f998 	bl	80029f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e04c      	b.n	8002766 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026cc:	2300      	movs	r3, #0
 80026ce:	617b      	str	r3, [r7, #20]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	695b      	ldr	r3, [r3, #20]
 80026d6:	617b      	str	r3, [r7, #20]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	699b      	ldr	r3, [r3, #24]
 80026de:	617b      	str	r3, [r7, #20]
 80026e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026e4:	6a39      	ldr	r1, [r7, #32]
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f000 fa02 	bl	8002af0 <I2C_WaitOnTXEFlagUntilTimeout>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d00d      	beq.n	800270e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f6:	2b04      	cmp	r3, #4
 80026f8:	d107      	bne.n	800270a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002708:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e02b      	b.n	8002766 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800270e:	88fb      	ldrh	r3, [r7, #6]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d105      	bne.n	8002720 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002714:	893b      	ldrh	r3, [r7, #8]
 8002716:	b2da      	uxtb	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	611a      	str	r2, [r3, #16]
 800271e:	e021      	b.n	8002764 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002720:	893b      	ldrh	r3, [r7, #8]
 8002722:	0a1b      	lsrs	r3, r3, #8
 8002724:	b29b      	uxth	r3, r3
 8002726:	b2da      	uxtb	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800272e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002730:	6a39      	ldr	r1, [r7, #32]
 8002732:	68f8      	ldr	r0, [r7, #12]
 8002734:	f000 f9dc 	bl	8002af0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d00d      	beq.n	800275a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002742:	2b04      	cmp	r3, #4
 8002744:	d107      	bne.n	8002756 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002754:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e005      	b.n	8002766 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800275a:	893b      	ldrh	r3, [r7, #8]
 800275c:	b2da      	uxtb	r2, r3
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3718      	adds	r7, #24
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	00010002 	.word	0x00010002

08002774 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b088      	sub	sp, #32
 8002778:	af02      	add	r7, sp, #8
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	4608      	mov	r0, r1
 800277e:	4611      	mov	r1, r2
 8002780:	461a      	mov	r2, r3
 8002782:	4603      	mov	r3, r0
 8002784:	817b      	strh	r3, [r7, #10]
 8002786:	460b      	mov	r3, r1
 8002788:	813b      	strh	r3, [r7, #8]
 800278a:	4613      	mov	r3, r2
 800278c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800279c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027ac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b0:	9300      	str	r3, [sp, #0]
 80027b2:	6a3b      	ldr	r3, [r7, #32]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80027ba:	68f8      	ldr	r0, [r7, #12]
 80027bc:	f000 f8c2 	bl	8002944 <I2C_WaitOnFlagUntilTimeout>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d00d      	beq.n	80027e2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027d4:	d103      	bne.n	80027de <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027dc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e0aa      	b.n	8002938 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80027e2:	897b      	ldrh	r3, [r7, #10]
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	461a      	mov	r2, r3
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80027f0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80027f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f4:	6a3a      	ldr	r2, [r7, #32]
 80027f6:	4952      	ldr	r1, [pc, #328]	; (8002940 <I2C_RequestMemoryRead+0x1cc>)
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f000 f8fa 	bl	80029f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e097      	b.n	8002938 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002808:	2300      	movs	r3, #0
 800280a:	617b      	str	r3, [r7, #20]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	695b      	ldr	r3, [r3, #20]
 8002812:	617b      	str	r3, [r7, #20]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	617b      	str	r3, [r7, #20]
 800281c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800281e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002820:	6a39      	ldr	r1, [r7, #32]
 8002822:	68f8      	ldr	r0, [r7, #12]
 8002824:	f000 f964 	bl	8002af0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d00d      	beq.n	800284a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002832:	2b04      	cmp	r3, #4
 8002834:	d107      	bne.n	8002846 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002844:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e076      	b.n	8002938 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800284a:	88fb      	ldrh	r3, [r7, #6]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d105      	bne.n	800285c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002850:	893b      	ldrh	r3, [r7, #8]
 8002852:	b2da      	uxtb	r2, r3
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	611a      	str	r2, [r3, #16]
 800285a:	e021      	b.n	80028a0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800285c:	893b      	ldrh	r3, [r7, #8]
 800285e:	0a1b      	lsrs	r3, r3, #8
 8002860:	b29b      	uxth	r3, r3
 8002862:	b2da      	uxtb	r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800286a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800286c:	6a39      	ldr	r1, [r7, #32]
 800286e:	68f8      	ldr	r0, [r7, #12]
 8002870:	f000 f93e 	bl	8002af0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d00d      	beq.n	8002896 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287e:	2b04      	cmp	r3, #4
 8002880:	d107      	bne.n	8002892 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002890:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e050      	b.n	8002938 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002896:	893b      	ldrh	r3, [r7, #8]
 8002898:	b2da      	uxtb	r2, r3
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028a2:	6a39      	ldr	r1, [r7, #32]
 80028a4:	68f8      	ldr	r0, [r7, #12]
 80028a6:	f000 f923 	bl	8002af0 <I2C_WaitOnTXEFlagUntilTimeout>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d00d      	beq.n	80028cc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b4:	2b04      	cmp	r3, #4
 80028b6:	d107      	bne.n	80028c8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028c6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e035      	b.n	8002938 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028da:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80028dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028de:	9300      	str	r3, [sp, #0]
 80028e0:	6a3b      	ldr	r3, [r7, #32]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80028e8:	68f8      	ldr	r0, [r7, #12]
 80028ea:	f000 f82b 	bl	8002944 <I2C_WaitOnFlagUntilTimeout>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d00d      	beq.n	8002910 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002902:	d103      	bne.n	800290c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f44f 7200 	mov.w	r2, #512	; 0x200
 800290a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e013      	b.n	8002938 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002910:	897b      	ldrh	r3, [r7, #10]
 8002912:	b2db      	uxtb	r3, r3
 8002914:	f043 0301 	orr.w	r3, r3, #1
 8002918:	b2da      	uxtb	r2, r3
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002922:	6a3a      	ldr	r2, [r7, #32]
 8002924:	4906      	ldr	r1, [pc, #24]	; (8002940 <I2C_RequestMemoryRead+0x1cc>)
 8002926:	68f8      	ldr	r0, [r7, #12]
 8002928:	f000 f863 	bl	80029f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e000      	b.n	8002938 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002936:	2300      	movs	r3, #0
}
 8002938:	4618      	mov	r0, r3
 800293a:	3718      	adds	r7, #24
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	00010002 	.word	0x00010002

08002944 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	603b      	str	r3, [r7, #0]
 8002950:	4613      	mov	r3, r2
 8002952:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002954:	e025      	b.n	80029a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800295c:	d021      	beq.n	80029a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800295e:	f7fe ff3b 	bl	80017d8 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	683a      	ldr	r2, [r7, #0]
 800296a:	429a      	cmp	r2, r3
 800296c:	d302      	bcc.n	8002974 <I2C_WaitOnFlagUntilTimeout+0x30>
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d116      	bne.n	80029a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2220      	movs	r2, #32
 800297e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298e:	f043 0220 	orr.w	r2, r3, #32
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e023      	b.n	80029ea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	0c1b      	lsrs	r3, r3, #16
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d10d      	bne.n	80029c8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	43da      	mvns	r2, r3
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	4013      	ands	r3, r2
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	bf0c      	ite	eq
 80029be:	2301      	moveq	r3, #1
 80029c0:	2300      	movne	r3, #0
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	461a      	mov	r2, r3
 80029c6:	e00c      	b.n	80029e2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	43da      	mvns	r2, r3
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	4013      	ands	r3, r2
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	bf0c      	ite	eq
 80029da:	2301      	moveq	r3, #1
 80029dc:	2300      	movne	r3, #0
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	461a      	mov	r2, r3
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d0b6      	beq.n	8002956 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3710      	adds	r7, #16
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b084      	sub	sp, #16
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	60f8      	str	r0, [r7, #12]
 80029fa:	60b9      	str	r1, [r7, #8]
 80029fc:	607a      	str	r2, [r7, #4]
 80029fe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a00:	e051      	b.n	8002aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	695b      	ldr	r3, [r3, #20]
 8002a08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a10:	d123      	bne.n	8002a5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a20:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a2a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2220      	movs	r2, #32
 8002a36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a46:	f043 0204 	orr.w	r2, r3, #4
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2200      	movs	r2, #0
 8002a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e046      	b.n	8002ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a60:	d021      	beq.n	8002aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a62:	f7fe feb9 	bl	80017d8 <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	687a      	ldr	r2, [r7, #4]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d302      	bcc.n	8002a78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d116      	bne.n	8002aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2220      	movs	r2, #32
 8002a82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a92:	f043 0220 	orr.w	r2, r3, #32
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e020      	b.n	8002ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	0c1b      	lsrs	r3, r3, #16
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d10c      	bne.n	8002aca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	43da      	mvns	r2, r3
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	4013      	ands	r3, r2
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	bf14      	ite	ne
 8002ac2:	2301      	movne	r3, #1
 8002ac4:	2300      	moveq	r3, #0
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	e00b      	b.n	8002ae2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	699b      	ldr	r3, [r3, #24]
 8002ad0:	43da      	mvns	r2, r3
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	bf14      	ite	ne
 8002adc:	2301      	movne	r3, #1
 8002ade:	2300      	moveq	r3, #0
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d18d      	bne.n	8002a02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002ae6:	2300      	movs	r3, #0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3710      	adds	r7, #16
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002afc:	e02d      	b.n	8002b5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002afe:	68f8      	ldr	r0, [r7, #12]
 8002b00:	f000 f8ce 	bl	8002ca0 <I2C_IsAcknowledgeFailed>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e02d      	b.n	8002b6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b14:	d021      	beq.n	8002b5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b16:	f7fe fe5f 	bl	80017d8 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	68ba      	ldr	r2, [r7, #8]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d302      	bcc.n	8002b2c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d116      	bne.n	8002b5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2220      	movs	r2, #32
 8002b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b46:	f043 0220 	orr.w	r2, r3, #32
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e007      	b.n	8002b6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	695b      	ldr	r3, [r3, #20]
 8002b60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b64:	2b80      	cmp	r3, #128	; 0x80
 8002b66:	d1ca      	bne.n	8002afe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b084      	sub	sp, #16
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	60f8      	str	r0, [r7, #12]
 8002b7a:	60b9      	str	r1, [r7, #8]
 8002b7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b7e:	e02d      	b.n	8002bdc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002b80:	68f8      	ldr	r0, [r7, #12]
 8002b82:	f000 f88d 	bl	8002ca0 <I2C_IsAcknowledgeFailed>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d001      	beq.n	8002b90 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e02d      	b.n	8002bec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b96:	d021      	beq.n	8002bdc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b98:	f7fe fe1e 	bl	80017d8 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	68ba      	ldr	r2, [r7, #8]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d302      	bcc.n	8002bae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d116      	bne.n	8002bdc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc8:	f043 0220 	orr.w	r2, r3, #32
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e007      	b.n	8002bec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	695b      	ldr	r3, [r3, #20]
 8002be2:	f003 0304 	and.w	r3, r3, #4
 8002be6:	2b04      	cmp	r3, #4
 8002be8:	d1ca      	bne.n	8002b80 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3710      	adds	r7, #16
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002c00:	e042      	b.n	8002c88 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	695b      	ldr	r3, [r3, #20]
 8002c08:	f003 0310 	and.w	r3, r3, #16
 8002c0c:	2b10      	cmp	r3, #16
 8002c0e:	d119      	bne.n	8002c44 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f06f 0210 	mvn.w	r2, #16
 8002c18:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2220      	movs	r2, #32
 8002c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e029      	b.n	8002c98 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c44:	f7fe fdc8 	bl	80017d8 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	68ba      	ldr	r2, [r7, #8]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d302      	bcc.n	8002c5a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d116      	bne.n	8002c88 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2220      	movs	r2, #32
 8002c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c74:	f043 0220 	orr.w	r2, r3, #32
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e007      	b.n	8002c98 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	695b      	ldr	r3, [r3, #20]
 8002c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c92:	2b40      	cmp	r3, #64	; 0x40
 8002c94:	d1b5      	bne.n	8002c02 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3710      	adds	r7, #16
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cb6:	d11b      	bne.n	8002cf0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002cc0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2220      	movs	r2, #32
 8002ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cdc:	f043 0204 	orr.w	r2, r3, #4
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e000      	b.n	8002cf2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	370c      	adds	r7, #12
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
	...

08002d00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b086      	sub	sp, #24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d101      	bne.n	8002d12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e267      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d075      	beq.n	8002e0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d1e:	4b88      	ldr	r3, [pc, #544]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f003 030c 	and.w	r3, r3, #12
 8002d26:	2b04      	cmp	r3, #4
 8002d28:	d00c      	beq.n	8002d44 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d2a:	4b85      	ldr	r3, [pc, #532]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d32:	2b08      	cmp	r3, #8
 8002d34:	d112      	bne.n	8002d5c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d36:	4b82      	ldr	r3, [pc, #520]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d42:	d10b      	bne.n	8002d5c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d44:	4b7e      	ldr	r3, [pc, #504]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d05b      	beq.n	8002e08 <HAL_RCC_OscConfig+0x108>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d157      	bne.n	8002e08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e242      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d64:	d106      	bne.n	8002d74 <HAL_RCC_OscConfig+0x74>
 8002d66:	4b76      	ldr	r3, [pc, #472]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a75      	ldr	r2, [pc, #468]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002d6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d70:	6013      	str	r3, [r2, #0]
 8002d72:	e01d      	b.n	8002db0 <HAL_RCC_OscConfig+0xb0>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d7c:	d10c      	bne.n	8002d98 <HAL_RCC_OscConfig+0x98>
 8002d7e:	4b70      	ldr	r3, [pc, #448]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a6f      	ldr	r2, [pc, #444]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002d84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d88:	6013      	str	r3, [r2, #0]
 8002d8a:	4b6d      	ldr	r3, [pc, #436]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a6c      	ldr	r2, [pc, #432]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002d90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d94:	6013      	str	r3, [r2, #0]
 8002d96:	e00b      	b.n	8002db0 <HAL_RCC_OscConfig+0xb0>
 8002d98:	4b69      	ldr	r3, [pc, #420]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a68      	ldr	r2, [pc, #416]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002d9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002da2:	6013      	str	r3, [r2, #0]
 8002da4:	4b66      	ldr	r3, [pc, #408]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a65      	ldr	r2, [pc, #404]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002daa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d013      	beq.n	8002de0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db8:	f7fe fd0e 	bl	80017d8 <HAL_GetTick>
 8002dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dbe:	e008      	b.n	8002dd2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002dc0:	f7fe fd0a 	bl	80017d8 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b64      	cmp	r3, #100	; 0x64
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e207      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dd2:	4b5b      	ldr	r3, [pc, #364]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d0f0      	beq.n	8002dc0 <HAL_RCC_OscConfig+0xc0>
 8002dde:	e014      	b.n	8002e0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de0:	f7fe fcfa 	bl	80017d8 <HAL_GetTick>
 8002de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002de6:	e008      	b.n	8002dfa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002de8:	f7fe fcf6 	bl	80017d8 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b64      	cmp	r3, #100	; 0x64
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e1f3      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dfa:	4b51      	ldr	r3, [pc, #324]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1f0      	bne.n	8002de8 <HAL_RCC_OscConfig+0xe8>
 8002e06:	e000      	b.n	8002e0a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0302 	and.w	r3, r3, #2
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d063      	beq.n	8002ede <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e16:	4b4a      	ldr	r3, [pc, #296]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f003 030c 	and.w	r3, r3, #12
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d00b      	beq.n	8002e3a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e22:	4b47      	ldr	r3, [pc, #284]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e2a:	2b08      	cmp	r3, #8
 8002e2c:	d11c      	bne.n	8002e68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e2e:	4b44      	ldr	r3, [pc, #272]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d116      	bne.n	8002e68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e3a:	4b41      	ldr	r3, [pc, #260]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 0302 	and.w	r3, r3, #2
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d005      	beq.n	8002e52 <HAL_RCC_OscConfig+0x152>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d001      	beq.n	8002e52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e1c7      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e52:	4b3b      	ldr	r3, [pc, #236]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	00db      	lsls	r3, r3, #3
 8002e60:	4937      	ldr	r1, [pc, #220]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e66:	e03a      	b.n	8002ede <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d020      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e70:	4b34      	ldr	r3, [pc, #208]	; (8002f44 <HAL_RCC_OscConfig+0x244>)
 8002e72:	2201      	movs	r2, #1
 8002e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e76:	f7fe fcaf 	bl	80017d8 <HAL_GetTick>
 8002e7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e7c:	e008      	b.n	8002e90 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e7e:	f7fe fcab 	bl	80017d8 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d901      	bls.n	8002e90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e1a8      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e90:	4b2b      	ldr	r3, [pc, #172]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0302 	and.w	r3, r3, #2
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d0f0      	beq.n	8002e7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e9c:	4b28      	ldr	r3, [pc, #160]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	691b      	ldr	r3, [r3, #16]
 8002ea8:	00db      	lsls	r3, r3, #3
 8002eaa:	4925      	ldr	r1, [pc, #148]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002eac:	4313      	orrs	r3, r2
 8002eae:	600b      	str	r3, [r1, #0]
 8002eb0:	e015      	b.n	8002ede <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002eb2:	4b24      	ldr	r3, [pc, #144]	; (8002f44 <HAL_RCC_OscConfig+0x244>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb8:	f7fe fc8e 	bl	80017d8 <HAL_GetTick>
 8002ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ebe:	e008      	b.n	8002ed2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ec0:	f7fe fc8a 	bl	80017d8 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e187      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ed2:	4b1b      	ldr	r3, [pc, #108]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1f0      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0308 	and.w	r3, r3, #8
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d036      	beq.n	8002f58 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d016      	beq.n	8002f20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ef2:	4b15      	ldr	r3, [pc, #84]	; (8002f48 <HAL_RCC_OscConfig+0x248>)
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ef8:	f7fe fc6e 	bl	80017d8 <HAL_GetTick>
 8002efc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f00:	f7fe fc6a 	bl	80017d8 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e167      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f12:	4b0b      	ldr	r3, [pc, #44]	; (8002f40 <HAL_RCC_OscConfig+0x240>)
 8002f14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f16:	f003 0302 	and.w	r3, r3, #2
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d0f0      	beq.n	8002f00 <HAL_RCC_OscConfig+0x200>
 8002f1e:	e01b      	b.n	8002f58 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f20:	4b09      	ldr	r3, [pc, #36]	; (8002f48 <HAL_RCC_OscConfig+0x248>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f26:	f7fe fc57 	bl	80017d8 <HAL_GetTick>
 8002f2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f2c:	e00e      	b.n	8002f4c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f2e:	f7fe fc53 	bl	80017d8 <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d907      	bls.n	8002f4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e150      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
 8002f40:	40023800 	.word	0x40023800
 8002f44:	42470000 	.word	0x42470000
 8002f48:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f4c:	4b88      	ldr	r3, [pc, #544]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 8002f4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f50:	f003 0302 	and.w	r3, r3, #2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d1ea      	bne.n	8002f2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0304 	and.w	r3, r3, #4
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	f000 8097 	beq.w	8003094 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f66:	2300      	movs	r3, #0
 8002f68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f6a:	4b81      	ldr	r3, [pc, #516]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d10f      	bne.n	8002f96 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	60bb      	str	r3, [r7, #8]
 8002f7a:	4b7d      	ldr	r3, [pc, #500]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 8002f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7e:	4a7c      	ldr	r2, [pc, #496]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 8002f80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f84:	6413      	str	r3, [r2, #64]	; 0x40
 8002f86:	4b7a      	ldr	r3, [pc, #488]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 8002f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f8e:	60bb      	str	r3, [r7, #8]
 8002f90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f92:	2301      	movs	r3, #1
 8002f94:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f96:	4b77      	ldr	r3, [pc, #476]	; (8003174 <HAL_RCC_OscConfig+0x474>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d118      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fa2:	4b74      	ldr	r3, [pc, #464]	; (8003174 <HAL_RCC_OscConfig+0x474>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a73      	ldr	r2, [pc, #460]	; (8003174 <HAL_RCC_OscConfig+0x474>)
 8002fa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fae:	f7fe fc13 	bl	80017d8 <HAL_GetTick>
 8002fb2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fb4:	e008      	b.n	8002fc8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fb6:	f7fe fc0f 	bl	80017d8 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d901      	bls.n	8002fc8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	e10c      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fc8:	4b6a      	ldr	r3, [pc, #424]	; (8003174 <HAL_RCC_OscConfig+0x474>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d0f0      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d106      	bne.n	8002fea <HAL_RCC_OscConfig+0x2ea>
 8002fdc:	4b64      	ldr	r3, [pc, #400]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 8002fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fe0:	4a63      	ldr	r2, [pc, #396]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 8002fe2:	f043 0301 	orr.w	r3, r3, #1
 8002fe6:	6713      	str	r3, [r2, #112]	; 0x70
 8002fe8:	e01c      	b.n	8003024 <HAL_RCC_OscConfig+0x324>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	2b05      	cmp	r3, #5
 8002ff0:	d10c      	bne.n	800300c <HAL_RCC_OscConfig+0x30c>
 8002ff2:	4b5f      	ldr	r3, [pc, #380]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 8002ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ff6:	4a5e      	ldr	r2, [pc, #376]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 8002ff8:	f043 0304 	orr.w	r3, r3, #4
 8002ffc:	6713      	str	r3, [r2, #112]	; 0x70
 8002ffe:	4b5c      	ldr	r3, [pc, #368]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 8003000:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003002:	4a5b      	ldr	r2, [pc, #364]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 8003004:	f043 0301 	orr.w	r3, r3, #1
 8003008:	6713      	str	r3, [r2, #112]	; 0x70
 800300a:	e00b      	b.n	8003024 <HAL_RCC_OscConfig+0x324>
 800300c:	4b58      	ldr	r3, [pc, #352]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 800300e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003010:	4a57      	ldr	r2, [pc, #348]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 8003012:	f023 0301 	bic.w	r3, r3, #1
 8003016:	6713      	str	r3, [r2, #112]	; 0x70
 8003018:	4b55      	ldr	r3, [pc, #340]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 800301a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800301c:	4a54      	ldr	r2, [pc, #336]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 800301e:	f023 0304 	bic.w	r3, r3, #4
 8003022:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d015      	beq.n	8003058 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800302c:	f7fe fbd4 	bl	80017d8 <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003032:	e00a      	b.n	800304a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003034:	f7fe fbd0 	bl	80017d8 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003042:	4293      	cmp	r3, r2
 8003044:	d901      	bls.n	800304a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e0cb      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800304a:	4b49      	ldr	r3, [pc, #292]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 800304c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800304e:	f003 0302 	and.w	r3, r3, #2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d0ee      	beq.n	8003034 <HAL_RCC_OscConfig+0x334>
 8003056:	e014      	b.n	8003082 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003058:	f7fe fbbe 	bl	80017d8 <HAL_GetTick>
 800305c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800305e:	e00a      	b.n	8003076 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003060:	f7fe fbba 	bl	80017d8 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	f241 3288 	movw	r2, #5000	; 0x1388
 800306e:	4293      	cmp	r3, r2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e0b5      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003076:	4b3e      	ldr	r3, [pc, #248]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 8003078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1ee      	bne.n	8003060 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003082:	7dfb      	ldrb	r3, [r7, #23]
 8003084:	2b01      	cmp	r3, #1
 8003086:	d105      	bne.n	8003094 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003088:	4b39      	ldr	r3, [pc, #228]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 800308a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308c:	4a38      	ldr	r2, [pc, #224]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 800308e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003092:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	699b      	ldr	r3, [r3, #24]
 8003098:	2b00      	cmp	r3, #0
 800309a:	f000 80a1 	beq.w	80031e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800309e:	4b34      	ldr	r3, [pc, #208]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f003 030c 	and.w	r3, r3, #12
 80030a6:	2b08      	cmp	r3, #8
 80030a8:	d05c      	beq.n	8003164 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	699b      	ldr	r3, [r3, #24]
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d141      	bne.n	8003136 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030b2:	4b31      	ldr	r3, [pc, #196]	; (8003178 <HAL_RCC_OscConfig+0x478>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030b8:	f7fe fb8e 	bl	80017d8 <HAL_GetTick>
 80030bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030be:	e008      	b.n	80030d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030c0:	f7fe fb8a 	bl	80017d8 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e087      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030d2:	4b27      	ldr	r3, [pc, #156]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f0      	bne.n	80030c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	69da      	ldr	r2, [r3, #28]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a1b      	ldr	r3, [r3, #32]
 80030e6:	431a      	orrs	r2, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ec:	019b      	lsls	r3, r3, #6
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f4:	085b      	lsrs	r3, r3, #1
 80030f6:	3b01      	subs	r3, #1
 80030f8:	041b      	lsls	r3, r3, #16
 80030fa:	431a      	orrs	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003100:	061b      	lsls	r3, r3, #24
 8003102:	491b      	ldr	r1, [pc, #108]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 8003104:	4313      	orrs	r3, r2
 8003106:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003108:	4b1b      	ldr	r3, [pc, #108]	; (8003178 <HAL_RCC_OscConfig+0x478>)
 800310a:	2201      	movs	r2, #1
 800310c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800310e:	f7fe fb63 	bl	80017d8 <HAL_GetTick>
 8003112:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003114:	e008      	b.n	8003128 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003116:	f7fe fb5f 	bl	80017d8 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b02      	cmp	r3, #2
 8003122:	d901      	bls.n	8003128 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e05c      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003128:	4b11      	ldr	r3, [pc, #68]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d0f0      	beq.n	8003116 <HAL_RCC_OscConfig+0x416>
 8003134:	e054      	b.n	80031e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003136:	4b10      	ldr	r3, [pc, #64]	; (8003178 <HAL_RCC_OscConfig+0x478>)
 8003138:	2200      	movs	r2, #0
 800313a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800313c:	f7fe fb4c 	bl	80017d8 <HAL_GetTick>
 8003140:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003142:	e008      	b.n	8003156 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003144:	f7fe fb48 	bl	80017d8 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	2b02      	cmp	r3, #2
 8003150:	d901      	bls.n	8003156 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e045      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003156:	4b06      	ldr	r3, [pc, #24]	; (8003170 <HAL_RCC_OscConfig+0x470>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d1f0      	bne.n	8003144 <HAL_RCC_OscConfig+0x444>
 8003162:	e03d      	b.n	80031e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	2b01      	cmp	r3, #1
 800316a:	d107      	bne.n	800317c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e038      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
 8003170:	40023800 	.word	0x40023800
 8003174:	40007000 	.word	0x40007000
 8003178:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800317c:	4b1b      	ldr	r3, [pc, #108]	; (80031ec <HAL_RCC_OscConfig+0x4ec>)
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	2b01      	cmp	r3, #1
 8003188:	d028      	beq.n	80031dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003194:	429a      	cmp	r2, r3
 8003196:	d121      	bne.n	80031dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d11a      	bne.n	80031dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031a6:	68fa      	ldr	r2, [r7, #12]
 80031a8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80031ac:	4013      	ands	r3, r2
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80031b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d111      	bne.n	80031dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c2:	085b      	lsrs	r3, r3, #1
 80031c4:	3b01      	subs	r3, #1
 80031c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d107      	bne.n	80031dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031d8:	429a      	cmp	r2, r3
 80031da:	d001      	beq.n	80031e0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e000      	b.n	80031e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80031e0:	2300      	movs	r3, #0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3718      	adds	r7, #24
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	40023800 	.word	0x40023800

080031f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d101      	bne.n	8003204 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e0cc      	b.n	800339e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003204:	4b68      	ldr	r3, [pc, #416]	; (80033a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0307 	and.w	r3, r3, #7
 800320c:	683a      	ldr	r2, [r7, #0]
 800320e:	429a      	cmp	r2, r3
 8003210:	d90c      	bls.n	800322c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003212:	4b65      	ldr	r3, [pc, #404]	; (80033a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003214:	683a      	ldr	r2, [r7, #0]
 8003216:	b2d2      	uxtb	r2, r2
 8003218:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800321a:	4b63      	ldr	r3, [pc, #396]	; (80033a8 <HAL_RCC_ClockConfig+0x1b8>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0307 	and.w	r3, r3, #7
 8003222:	683a      	ldr	r2, [r7, #0]
 8003224:	429a      	cmp	r2, r3
 8003226:	d001      	beq.n	800322c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e0b8      	b.n	800339e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	2b00      	cmp	r3, #0
 8003236:	d020      	beq.n	800327a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0304 	and.w	r3, r3, #4
 8003240:	2b00      	cmp	r3, #0
 8003242:	d005      	beq.n	8003250 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003244:	4b59      	ldr	r3, [pc, #356]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	4a58      	ldr	r2, [pc, #352]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 800324a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800324e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0308 	and.w	r3, r3, #8
 8003258:	2b00      	cmp	r3, #0
 800325a:	d005      	beq.n	8003268 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800325c:	4b53      	ldr	r3, [pc, #332]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	4a52      	ldr	r2, [pc, #328]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 8003262:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003266:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003268:	4b50      	ldr	r3, [pc, #320]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	494d      	ldr	r1, [pc, #308]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 8003276:	4313      	orrs	r3, r2
 8003278:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	2b00      	cmp	r3, #0
 8003284:	d044      	beq.n	8003310 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d107      	bne.n	800329e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800328e:	4b47      	ldr	r3, [pc, #284]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d119      	bne.n	80032ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e07f      	b.n	800339e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d003      	beq.n	80032ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80032aa:	2b03      	cmp	r3, #3
 80032ac:	d107      	bne.n	80032be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032ae:	4b3f      	ldr	r3, [pc, #252]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d109      	bne.n	80032ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e06f      	b.n	800339e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032be:	4b3b      	ldr	r3, [pc, #236]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e067      	b.n	800339e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032ce:	4b37      	ldr	r3, [pc, #220]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	f023 0203 	bic.w	r2, r3, #3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	4934      	ldr	r1, [pc, #208]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032e0:	f7fe fa7a 	bl	80017d8 <HAL_GetTick>
 80032e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032e6:	e00a      	b.n	80032fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032e8:	f7fe fa76 	bl	80017d8 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e04f      	b.n	800339e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032fe:	4b2b      	ldr	r3, [pc, #172]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f003 020c 	and.w	r2, r3, #12
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	429a      	cmp	r2, r3
 800330e:	d1eb      	bne.n	80032e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003310:	4b25      	ldr	r3, [pc, #148]	; (80033a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0307 	and.w	r3, r3, #7
 8003318:	683a      	ldr	r2, [r7, #0]
 800331a:	429a      	cmp	r2, r3
 800331c:	d20c      	bcs.n	8003338 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800331e:	4b22      	ldr	r3, [pc, #136]	; (80033a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003320:	683a      	ldr	r2, [r7, #0]
 8003322:	b2d2      	uxtb	r2, r2
 8003324:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003326:	4b20      	ldr	r3, [pc, #128]	; (80033a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0307 	and.w	r3, r3, #7
 800332e:	683a      	ldr	r2, [r7, #0]
 8003330:	429a      	cmp	r2, r3
 8003332:	d001      	beq.n	8003338 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e032      	b.n	800339e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0304 	and.w	r3, r3, #4
 8003340:	2b00      	cmp	r3, #0
 8003342:	d008      	beq.n	8003356 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003344:	4b19      	ldr	r3, [pc, #100]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	4916      	ldr	r1, [pc, #88]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 8003352:	4313      	orrs	r3, r2
 8003354:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0308 	and.w	r3, r3, #8
 800335e:	2b00      	cmp	r3, #0
 8003360:	d009      	beq.n	8003376 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003362:	4b12      	ldr	r3, [pc, #72]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	691b      	ldr	r3, [r3, #16]
 800336e:	00db      	lsls	r3, r3, #3
 8003370:	490e      	ldr	r1, [pc, #56]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 8003372:	4313      	orrs	r3, r2
 8003374:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003376:	f000 f821 	bl	80033bc <HAL_RCC_GetSysClockFreq>
 800337a:	4602      	mov	r2, r0
 800337c:	4b0b      	ldr	r3, [pc, #44]	; (80033ac <HAL_RCC_ClockConfig+0x1bc>)
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	091b      	lsrs	r3, r3, #4
 8003382:	f003 030f 	and.w	r3, r3, #15
 8003386:	490a      	ldr	r1, [pc, #40]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003388:	5ccb      	ldrb	r3, [r1, r3]
 800338a:	fa22 f303 	lsr.w	r3, r2, r3
 800338e:	4a09      	ldr	r2, [pc, #36]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003392:	4b09      	ldr	r3, [pc, #36]	; (80033b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4618      	mov	r0, r3
 8003398:	f7fe f9da 	bl	8001750 <HAL_InitTick>

  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	40023c00 	.word	0x40023c00
 80033ac:	40023800 	.word	0x40023800
 80033b0:	08007cfc 	.word	0x08007cfc
 80033b4:	20000000 	.word	0x20000000
 80033b8:	20000004 	.word	0x20000004

080033bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033c0:	b090      	sub	sp, #64	; 0x40
 80033c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80033c4:	2300      	movs	r3, #0
 80033c6:	637b      	str	r3, [r7, #52]	; 0x34
 80033c8:	2300      	movs	r3, #0
 80033ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033cc:	2300      	movs	r3, #0
 80033ce:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80033d0:	2300      	movs	r3, #0
 80033d2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033d4:	4b59      	ldr	r3, [pc, #356]	; (800353c <HAL_RCC_GetSysClockFreq+0x180>)
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f003 030c 	and.w	r3, r3, #12
 80033dc:	2b08      	cmp	r3, #8
 80033de:	d00d      	beq.n	80033fc <HAL_RCC_GetSysClockFreq+0x40>
 80033e0:	2b08      	cmp	r3, #8
 80033e2:	f200 80a1 	bhi.w	8003528 <HAL_RCC_GetSysClockFreq+0x16c>
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d002      	beq.n	80033f0 <HAL_RCC_GetSysClockFreq+0x34>
 80033ea:	2b04      	cmp	r3, #4
 80033ec:	d003      	beq.n	80033f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80033ee:	e09b      	b.n	8003528 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033f0:	4b53      	ldr	r3, [pc, #332]	; (8003540 <HAL_RCC_GetSysClockFreq+0x184>)
 80033f2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80033f4:	e09b      	b.n	800352e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033f6:	4b53      	ldr	r3, [pc, #332]	; (8003544 <HAL_RCC_GetSysClockFreq+0x188>)
 80033f8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80033fa:	e098      	b.n	800352e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033fc:	4b4f      	ldr	r3, [pc, #316]	; (800353c <HAL_RCC_GetSysClockFreq+0x180>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003404:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003406:	4b4d      	ldr	r3, [pc, #308]	; (800353c <HAL_RCC_GetSysClockFreq+0x180>)
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d028      	beq.n	8003464 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003412:	4b4a      	ldr	r3, [pc, #296]	; (800353c <HAL_RCC_GetSysClockFreq+0x180>)
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	099b      	lsrs	r3, r3, #6
 8003418:	2200      	movs	r2, #0
 800341a:	623b      	str	r3, [r7, #32]
 800341c:	627a      	str	r2, [r7, #36]	; 0x24
 800341e:	6a3b      	ldr	r3, [r7, #32]
 8003420:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003424:	2100      	movs	r1, #0
 8003426:	4b47      	ldr	r3, [pc, #284]	; (8003544 <HAL_RCC_GetSysClockFreq+0x188>)
 8003428:	fb03 f201 	mul.w	r2, r3, r1
 800342c:	2300      	movs	r3, #0
 800342e:	fb00 f303 	mul.w	r3, r0, r3
 8003432:	4413      	add	r3, r2
 8003434:	4a43      	ldr	r2, [pc, #268]	; (8003544 <HAL_RCC_GetSysClockFreq+0x188>)
 8003436:	fba0 1202 	umull	r1, r2, r0, r2
 800343a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800343c:	460a      	mov	r2, r1
 800343e:	62ba      	str	r2, [r7, #40]	; 0x28
 8003440:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003442:	4413      	add	r3, r2
 8003444:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003446:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003448:	2200      	movs	r2, #0
 800344a:	61bb      	str	r3, [r7, #24]
 800344c:	61fa      	str	r2, [r7, #28]
 800344e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003452:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003456:	f7fc ff6b 	bl	8000330 <__aeabi_uldivmod>
 800345a:	4602      	mov	r2, r0
 800345c:	460b      	mov	r3, r1
 800345e:	4613      	mov	r3, r2
 8003460:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003462:	e053      	b.n	800350c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003464:	4b35      	ldr	r3, [pc, #212]	; (800353c <HAL_RCC_GetSysClockFreq+0x180>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	099b      	lsrs	r3, r3, #6
 800346a:	2200      	movs	r2, #0
 800346c:	613b      	str	r3, [r7, #16]
 800346e:	617a      	str	r2, [r7, #20]
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003476:	f04f 0b00 	mov.w	fp, #0
 800347a:	4652      	mov	r2, sl
 800347c:	465b      	mov	r3, fp
 800347e:	f04f 0000 	mov.w	r0, #0
 8003482:	f04f 0100 	mov.w	r1, #0
 8003486:	0159      	lsls	r1, r3, #5
 8003488:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800348c:	0150      	lsls	r0, r2, #5
 800348e:	4602      	mov	r2, r0
 8003490:	460b      	mov	r3, r1
 8003492:	ebb2 080a 	subs.w	r8, r2, sl
 8003496:	eb63 090b 	sbc.w	r9, r3, fp
 800349a:	f04f 0200 	mov.w	r2, #0
 800349e:	f04f 0300 	mov.w	r3, #0
 80034a2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80034a6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80034aa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80034ae:	ebb2 0408 	subs.w	r4, r2, r8
 80034b2:	eb63 0509 	sbc.w	r5, r3, r9
 80034b6:	f04f 0200 	mov.w	r2, #0
 80034ba:	f04f 0300 	mov.w	r3, #0
 80034be:	00eb      	lsls	r3, r5, #3
 80034c0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034c4:	00e2      	lsls	r2, r4, #3
 80034c6:	4614      	mov	r4, r2
 80034c8:	461d      	mov	r5, r3
 80034ca:	eb14 030a 	adds.w	r3, r4, sl
 80034ce:	603b      	str	r3, [r7, #0]
 80034d0:	eb45 030b 	adc.w	r3, r5, fp
 80034d4:	607b      	str	r3, [r7, #4]
 80034d6:	f04f 0200 	mov.w	r2, #0
 80034da:	f04f 0300 	mov.w	r3, #0
 80034de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034e2:	4629      	mov	r1, r5
 80034e4:	028b      	lsls	r3, r1, #10
 80034e6:	4621      	mov	r1, r4
 80034e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034ec:	4621      	mov	r1, r4
 80034ee:	028a      	lsls	r2, r1, #10
 80034f0:	4610      	mov	r0, r2
 80034f2:	4619      	mov	r1, r3
 80034f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034f6:	2200      	movs	r2, #0
 80034f8:	60bb      	str	r3, [r7, #8]
 80034fa:	60fa      	str	r2, [r7, #12]
 80034fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003500:	f7fc ff16 	bl	8000330 <__aeabi_uldivmod>
 8003504:	4602      	mov	r2, r0
 8003506:	460b      	mov	r3, r1
 8003508:	4613      	mov	r3, r2
 800350a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800350c:	4b0b      	ldr	r3, [pc, #44]	; (800353c <HAL_RCC_GetSysClockFreq+0x180>)
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	0c1b      	lsrs	r3, r3, #16
 8003512:	f003 0303 	and.w	r3, r3, #3
 8003516:	3301      	adds	r3, #1
 8003518:	005b      	lsls	r3, r3, #1
 800351a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800351c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800351e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003520:	fbb2 f3f3 	udiv	r3, r2, r3
 8003524:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003526:	e002      	b.n	800352e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003528:	4b05      	ldr	r3, [pc, #20]	; (8003540 <HAL_RCC_GetSysClockFreq+0x184>)
 800352a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800352c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800352e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003530:	4618      	mov	r0, r3
 8003532:	3740      	adds	r7, #64	; 0x40
 8003534:	46bd      	mov	sp, r7
 8003536:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800353a:	bf00      	nop
 800353c:	40023800 	.word	0x40023800
 8003540:	00f42400 	.word	0x00f42400
 8003544:	017d7840 	.word	0x017d7840

08003548 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003548:	b480      	push	{r7}
 800354a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800354c:	4b03      	ldr	r3, [pc, #12]	; (800355c <HAL_RCC_GetHCLKFreq+0x14>)
 800354e:	681b      	ldr	r3, [r3, #0]
}
 8003550:	4618      	mov	r0, r3
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	20000000 	.word	0x20000000

08003560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003564:	f7ff fff0 	bl	8003548 <HAL_RCC_GetHCLKFreq>
 8003568:	4602      	mov	r2, r0
 800356a:	4b05      	ldr	r3, [pc, #20]	; (8003580 <HAL_RCC_GetPCLK1Freq+0x20>)
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	0a9b      	lsrs	r3, r3, #10
 8003570:	f003 0307 	and.w	r3, r3, #7
 8003574:	4903      	ldr	r1, [pc, #12]	; (8003584 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003576:	5ccb      	ldrb	r3, [r1, r3]
 8003578:	fa22 f303 	lsr.w	r3, r2, r3
}
 800357c:	4618      	mov	r0, r3
 800357e:	bd80      	pop	{r7, pc}
 8003580:	40023800 	.word	0x40023800
 8003584:	08007d0c 	.word	0x08007d0c

08003588 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800358c:	f7ff ffdc 	bl	8003548 <HAL_RCC_GetHCLKFreq>
 8003590:	4602      	mov	r2, r0
 8003592:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	0b5b      	lsrs	r3, r3, #13
 8003598:	f003 0307 	and.w	r3, r3, #7
 800359c:	4903      	ldr	r1, [pc, #12]	; (80035ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800359e:	5ccb      	ldrb	r3, [r1, r3]
 80035a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	40023800 	.word	0x40023800
 80035ac:	08007d0c 	.word	0x08007d0c

080035b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e041      	b.n	8003646 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d106      	bne.n	80035dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f7fd ff8a 	bl	80014f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2202      	movs	r2, #2
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	3304      	adds	r3, #4
 80035ec:	4619      	mov	r1, r3
 80035ee:	4610      	mov	r0, r2
 80035f0:	f000 f8f4 	bl	80037dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2201      	movs	r2, #1
 8003608:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3708      	adds	r7, #8
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}

0800364e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800364e:	b580      	push	{r7, lr}
 8003650:	b084      	sub	sp, #16
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
 8003656:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003658:	2300      	movs	r3, #0
 800365a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003662:	2b01      	cmp	r3, #1
 8003664:	d101      	bne.n	800366a <HAL_TIM_ConfigClockSource+0x1c>
 8003666:	2302      	movs	r3, #2
 8003668:	e0b4      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x186>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2201      	movs	r2, #1
 800366e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2202      	movs	r2, #2
 8003676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003688:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003690:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	68ba      	ldr	r2, [r7, #8]
 8003698:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036a2:	d03e      	beq.n	8003722 <HAL_TIM_ConfigClockSource+0xd4>
 80036a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036a8:	f200 8087 	bhi.w	80037ba <HAL_TIM_ConfigClockSource+0x16c>
 80036ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036b0:	f000 8086 	beq.w	80037c0 <HAL_TIM_ConfigClockSource+0x172>
 80036b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036b8:	d87f      	bhi.n	80037ba <HAL_TIM_ConfigClockSource+0x16c>
 80036ba:	2b70      	cmp	r3, #112	; 0x70
 80036bc:	d01a      	beq.n	80036f4 <HAL_TIM_ConfigClockSource+0xa6>
 80036be:	2b70      	cmp	r3, #112	; 0x70
 80036c0:	d87b      	bhi.n	80037ba <HAL_TIM_ConfigClockSource+0x16c>
 80036c2:	2b60      	cmp	r3, #96	; 0x60
 80036c4:	d050      	beq.n	8003768 <HAL_TIM_ConfigClockSource+0x11a>
 80036c6:	2b60      	cmp	r3, #96	; 0x60
 80036c8:	d877      	bhi.n	80037ba <HAL_TIM_ConfigClockSource+0x16c>
 80036ca:	2b50      	cmp	r3, #80	; 0x50
 80036cc:	d03c      	beq.n	8003748 <HAL_TIM_ConfigClockSource+0xfa>
 80036ce:	2b50      	cmp	r3, #80	; 0x50
 80036d0:	d873      	bhi.n	80037ba <HAL_TIM_ConfigClockSource+0x16c>
 80036d2:	2b40      	cmp	r3, #64	; 0x40
 80036d4:	d058      	beq.n	8003788 <HAL_TIM_ConfigClockSource+0x13a>
 80036d6:	2b40      	cmp	r3, #64	; 0x40
 80036d8:	d86f      	bhi.n	80037ba <HAL_TIM_ConfigClockSource+0x16c>
 80036da:	2b30      	cmp	r3, #48	; 0x30
 80036dc:	d064      	beq.n	80037a8 <HAL_TIM_ConfigClockSource+0x15a>
 80036de:	2b30      	cmp	r3, #48	; 0x30
 80036e0:	d86b      	bhi.n	80037ba <HAL_TIM_ConfigClockSource+0x16c>
 80036e2:	2b20      	cmp	r3, #32
 80036e4:	d060      	beq.n	80037a8 <HAL_TIM_ConfigClockSource+0x15a>
 80036e6:	2b20      	cmp	r3, #32
 80036e8:	d867      	bhi.n	80037ba <HAL_TIM_ConfigClockSource+0x16c>
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d05c      	beq.n	80037a8 <HAL_TIM_ConfigClockSource+0x15a>
 80036ee:	2b10      	cmp	r3, #16
 80036f0:	d05a      	beq.n	80037a8 <HAL_TIM_ConfigClockSource+0x15a>
 80036f2:	e062      	b.n	80037ba <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6818      	ldr	r0, [r3, #0]
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	6899      	ldr	r1, [r3, #8]
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	685a      	ldr	r2, [r3, #4]
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	f000 f964 	bl	80039d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003716:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	68ba      	ldr	r2, [r7, #8]
 800371e:	609a      	str	r2, [r3, #8]
      break;
 8003720:	e04f      	b.n	80037c2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6818      	ldr	r0, [r3, #0]
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	6899      	ldr	r1, [r3, #8]
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	685a      	ldr	r2, [r3, #4]
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	f000 f94d 	bl	80039d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689a      	ldr	r2, [r3, #8]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003744:	609a      	str	r2, [r3, #8]
      break;
 8003746:	e03c      	b.n	80037c2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6818      	ldr	r0, [r3, #0]
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	6859      	ldr	r1, [r3, #4]
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	461a      	mov	r2, r3
 8003756:	f000 f8c1 	bl	80038dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2150      	movs	r1, #80	; 0x50
 8003760:	4618      	mov	r0, r3
 8003762:	f000 f91a 	bl	800399a <TIM_ITRx_SetConfig>
      break;
 8003766:	e02c      	b.n	80037c2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6818      	ldr	r0, [r3, #0]
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	6859      	ldr	r1, [r3, #4]
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	461a      	mov	r2, r3
 8003776:	f000 f8e0 	bl	800393a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2160      	movs	r1, #96	; 0x60
 8003780:	4618      	mov	r0, r3
 8003782:	f000 f90a 	bl	800399a <TIM_ITRx_SetConfig>
      break;
 8003786:	e01c      	b.n	80037c2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6818      	ldr	r0, [r3, #0]
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	6859      	ldr	r1, [r3, #4]
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	461a      	mov	r2, r3
 8003796:	f000 f8a1 	bl	80038dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	2140      	movs	r1, #64	; 0x40
 80037a0:	4618      	mov	r0, r3
 80037a2:	f000 f8fa 	bl	800399a <TIM_ITRx_SetConfig>
      break;
 80037a6:	e00c      	b.n	80037c2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4619      	mov	r1, r3
 80037b2:	4610      	mov	r0, r2
 80037b4:	f000 f8f1 	bl	800399a <TIM_ITRx_SetConfig>
      break;
 80037b8:	e003      	b.n	80037c2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	73fb      	strb	r3, [r7, #15]
      break;
 80037be:	e000      	b.n	80037c2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80037c0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2201      	movs	r2, #1
 80037c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80037d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3710      	adds	r7, #16
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	4a34      	ldr	r2, [pc, #208]	; (80038c0 <TIM_Base_SetConfig+0xe4>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d00f      	beq.n	8003814 <TIM_Base_SetConfig+0x38>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037fa:	d00b      	beq.n	8003814 <TIM_Base_SetConfig+0x38>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	4a31      	ldr	r2, [pc, #196]	; (80038c4 <TIM_Base_SetConfig+0xe8>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d007      	beq.n	8003814 <TIM_Base_SetConfig+0x38>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a30      	ldr	r2, [pc, #192]	; (80038c8 <TIM_Base_SetConfig+0xec>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d003      	beq.n	8003814 <TIM_Base_SetConfig+0x38>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a2f      	ldr	r2, [pc, #188]	; (80038cc <TIM_Base_SetConfig+0xf0>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d108      	bne.n	8003826 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800381a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	4313      	orrs	r3, r2
 8003824:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a25      	ldr	r2, [pc, #148]	; (80038c0 <TIM_Base_SetConfig+0xe4>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d01b      	beq.n	8003866 <TIM_Base_SetConfig+0x8a>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003834:	d017      	beq.n	8003866 <TIM_Base_SetConfig+0x8a>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a22      	ldr	r2, [pc, #136]	; (80038c4 <TIM_Base_SetConfig+0xe8>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d013      	beq.n	8003866 <TIM_Base_SetConfig+0x8a>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a21      	ldr	r2, [pc, #132]	; (80038c8 <TIM_Base_SetConfig+0xec>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d00f      	beq.n	8003866 <TIM_Base_SetConfig+0x8a>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a20      	ldr	r2, [pc, #128]	; (80038cc <TIM_Base_SetConfig+0xf0>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d00b      	beq.n	8003866 <TIM_Base_SetConfig+0x8a>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a1f      	ldr	r2, [pc, #124]	; (80038d0 <TIM_Base_SetConfig+0xf4>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d007      	beq.n	8003866 <TIM_Base_SetConfig+0x8a>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a1e      	ldr	r2, [pc, #120]	; (80038d4 <TIM_Base_SetConfig+0xf8>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d003      	beq.n	8003866 <TIM_Base_SetConfig+0x8a>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a1d      	ldr	r2, [pc, #116]	; (80038d8 <TIM_Base_SetConfig+0xfc>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d108      	bne.n	8003878 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800386c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	68fa      	ldr	r2, [r7, #12]
 8003874:	4313      	orrs	r3, r2
 8003876:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	4313      	orrs	r3, r2
 8003884:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	68fa      	ldr	r2, [r7, #12]
 800388a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	689a      	ldr	r2, [r3, #8]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4a08      	ldr	r2, [pc, #32]	; (80038c0 <TIM_Base_SetConfig+0xe4>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d103      	bne.n	80038ac <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	691a      	ldr	r2, [r3, #16]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	615a      	str	r2, [r3, #20]
}
 80038b2:	bf00      	nop
 80038b4:	3714      	adds	r7, #20
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
 80038be:	bf00      	nop
 80038c0:	40010000 	.word	0x40010000
 80038c4:	40000400 	.word	0x40000400
 80038c8:	40000800 	.word	0x40000800
 80038cc:	40000c00 	.word	0x40000c00
 80038d0:	40014000 	.word	0x40014000
 80038d4:	40014400 	.word	0x40014400
 80038d8:	40014800 	.word	0x40014800

080038dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038dc:	b480      	push	{r7}
 80038de:	b087      	sub	sp, #28
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6a1b      	ldr	r3, [r3, #32]
 80038ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6a1b      	ldr	r3, [r3, #32]
 80038f2:	f023 0201 	bic.w	r2, r3, #1
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003906:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	011b      	lsls	r3, r3, #4
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	4313      	orrs	r3, r2
 8003910:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	f023 030a 	bic.w	r3, r3, #10
 8003918:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	4313      	orrs	r3, r2
 8003920:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	697a      	ldr	r2, [r7, #20]
 800392c:	621a      	str	r2, [r3, #32]
}
 800392e:	bf00      	nop
 8003930:	371c      	adds	r7, #28
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr

0800393a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800393a:	b480      	push	{r7}
 800393c:	b087      	sub	sp, #28
 800393e:	af00      	add	r7, sp, #0
 8003940:	60f8      	str	r0, [r7, #12]
 8003942:	60b9      	str	r1, [r7, #8]
 8003944:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6a1b      	ldr	r3, [r3, #32]
 800394a:	f023 0210 	bic.w	r2, r3, #16
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	699b      	ldr	r3, [r3, #24]
 8003956:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003964:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	031b      	lsls	r3, r3, #12
 800396a:	697a      	ldr	r2, [r7, #20]
 800396c:	4313      	orrs	r3, r2
 800396e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003976:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	011b      	lsls	r3, r3, #4
 800397c:	693a      	ldr	r2, [r7, #16]
 800397e:	4313      	orrs	r3, r2
 8003980:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	697a      	ldr	r2, [r7, #20]
 8003986:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	621a      	str	r2, [r3, #32]
}
 800398e:	bf00      	nop
 8003990:	371c      	adds	r7, #28
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr

0800399a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800399a:	b480      	push	{r7}
 800399c:	b085      	sub	sp, #20
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
 80039a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80039b2:	683a      	ldr	r2, [r7, #0]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	f043 0307 	orr.w	r3, r3, #7
 80039bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	609a      	str	r2, [r3, #8]
}
 80039c4:	bf00      	nop
 80039c6:	3714      	adds	r7, #20
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b087      	sub	sp, #28
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]
 80039dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80039ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	021a      	lsls	r2, r3, #8
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	431a      	orrs	r2, r3
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	697a      	ldr	r2, [r7, #20]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	697a      	ldr	r2, [r7, #20]
 8003a02:	609a      	str	r2, [r3, #8]
}
 8003a04:	bf00      	nop
 8003a06:	371c      	adds	r7, #28
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr

08003a10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d101      	bne.n	8003a28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a24:	2302      	movs	r3, #2
 8003a26:	e050      	b.n	8003aca <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2202      	movs	r2, #2
 8003a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	68fa      	ldr	r2, [r7, #12]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	68fa      	ldr	r2, [r7, #12]
 8003a60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a1c      	ldr	r2, [pc, #112]	; (8003ad8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d018      	beq.n	8003a9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a74:	d013      	beq.n	8003a9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a18      	ldr	r2, [pc, #96]	; (8003adc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d00e      	beq.n	8003a9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a16      	ldr	r2, [pc, #88]	; (8003ae0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d009      	beq.n	8003a9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a15      	ldr	r2, [pc, #84]	; (8003ae4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d004      	beq.n	8003a9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a13      	ldr	r2, [pc, #76]	; (8003ae8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d10c      	bne.n	8003ab8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003aa4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	68ba      	ldr	r2, [r7, #8]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	68ba      	ldr	r2, [r7, #8]
 8003ab6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3714      	adds	r7, #20
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	40010000 	.word	0x40010000
 8003adc:	40000400 	.word	0x40000400
 8003ae0:	40000800 	.word	0x40000800
 8003ae4:	40000c00 	.word	0x40000c00
 8003ae8:	40014000 	.word	0x40014000

08003aec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d101      	bne.n	8003afe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e03f      	b.n	8003b7e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d106      	bne.n	8003b18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f7fd fd0e 	bl	8001534 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2224      	movs	r2, #36	; 0x24
 8003b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	68da      	ldr	r2, [r3, #12]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f000 f929 	bl	8003d88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	691a      	ldr	r2, [r3, #16]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	695a      	ldr	r2, [r3, #20]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68da      	ldr	r2, [r3, #12]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2220      	movs	r2, #32
 8003b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2220      	movs	r2, #32
 8003b78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3708      	adds	r7, #8
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}

08003b86 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b86:	b580      	push	{r7, lr}
 8003b88:	b08a      	sub	sp, #40	; 0x28
 8003b8a:	af02      	add	r7, sp, #8
 8003b8c:	60f8      	str	r0, [r7, #12]
 8003b8e:	60b9      	str	r1, [r7, #8]
 8003b90:	603b      	str	r3, [r7, #0]
 8003b92:	4613      	mov	r3, r2
 8003b94:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b96:	2300      	movs	r3, #0
 8003b98:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	2b20      	cmp	r3, #32
 8003ba4:	d17c      	bne.n	8003ca0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d002      	beq.n	8003bb2 <HAL_UART_Transmit+0x2c>
 8003bac:	88fb      	ldrh	r3, [r7, #6]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d101      	bne.n	8003bb6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e075      	b.n	8003ca2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d101      	bne.n	8003bc4 <HAL_UART_Transmit+0x3e>
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	e06e      	b.n	8003ca2 <HAL_UART_Transmit+0x11c>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2221      	movs	r2, #33	; 0x21
 8003bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bda:	f7fd fdfd 	bl	80017d8 <HAL_GetTick>
 8003bde:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	88fa      	ldrh	r2, [r7, #6]
 8003be4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	88fa      	ldrh	r2, [r7, #6]
 8003bea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bf4:	d108      	bne.n	8003c08 <HAL_UART_Transmit+0x82>
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	691b      	ldr	r3, [r3, #16]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d104      	bne.n	8003c08 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	61bb      	str	r3, [r7, #24]
 8003c06:	e003      	b.n	8003c10 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003c18:	e02a      	b.n	8003c70 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	9300      	str	r3, [sp, #0]
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	2200      	movs	r2, #0
 8003c22:	2180      	movs	r1, #128	; 0x80
 8003c24:	68f8      	ldr	r0, [r7, #12]
 8003c26:	f000 f840 	bl	8003caa <UART_WaitOnFlagUntilTimeout>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d001      	beq.n	8003c34 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e036      	b.n	8003ca2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10b      	bne.n	8003c52 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	881b      	ldrh	r3, [r3, #0]
 8003c3e:	461a      	mov	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c48:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003c4a:	69bb      	ldr	r3, [r7, #24]
 8003c4c:	3302      	adds	r3, #2
 8003c4e:	61bb      	str	r3, [r7, #24]
 8003c50:	e007      	b.n	8003c62 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	781a      	ldrb	r2, [r3, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	3b01      	subs	r3, #1
 8003c6a:	b29a      	uxth	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d1cf      	bne.n	8003c1a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	2200      	movs	r2, #0
 8003c82:	2140      	movs	r1, #64	; 0x40
 8003c84:	68f8      	ldr	r0, [r7, #12]
 8003c86:	f000 f810 	bl	8003caa <UART_WaitOnFlagUntilTimeout>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d001      	beq.n	8003c94 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e006      	b.n	8003ca2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2220      	movs	r2, #32
 8003c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	e000      	b.n	8003ca2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003ca0:	2302      	movs	r3, #2
  }
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3720      	adds	r7, #32
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b090      	sub	sp, #64	; 0x40
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	60f8      	str	r0, [r7, #12]
 8003cb2:	60b9      	str	r1, [r7, #8]
 8003cb4:	603b      	str	r3, [r7, #0]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cba:	e050      	b.n	8003d5e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cc2:	d04c      	beq.n	8003d5e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003cc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d007      	beq.n	8003cda <UART_WaitOnFlagUntilTimeout+0x30>
 8003cca:	f7fd fd85 	bl	80017d8 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d241      	bcs.n	8003d5e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	330c      	adds	r3, #12
 8003ce0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ce4:	e853 3f00 	ldrex	r3, [r3]
 8003ce8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003cf0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	330c      	adds	r3, #12
 8003cf8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003cfa:	637a      	str	r2, [r7, #52]	; 0x34
 8003cfc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cfe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d00:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d02:	e841 2300 	strex	r3, r2, [r1]
 8003d06:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d1e5      	bne.n	8003cda <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	3314      	adds	r3, #20
 8003d14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	e853 3f00 	ldrex	r3, [r3]
 8003d1c:	613b      	str	r3, [r7, #16]
   return(result);
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	f023 0301 	bic.w	r3, r3, #1
 8003d24:	63bb      	str	r3, [r7, #56]	; 0x38
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	3314      	adds	r3, #20
 8003d2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d2e:	623a      	str	r2, [r7, #32]
 8003d30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d32:	69f9      	ldr	r1, [r7, #28]
 8003d34:	6a3a      	ldr	r2, [r7, #32]
 8003d36:	e841 2300 	strex	r3, r2, [r1]
 8003d3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d1e5      	bne.n	8003d0e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2220      	movs	r2, #32
 8003d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2220      	movs	r2, #32
 8003d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2200      	movs	r2, #0
 8003d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e00f      	b.n	8003d7e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	4013      	ands	r3, r2
 8003d68:	68ba      	ldr	r2, [r7, #8]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	bf0c      	ite	eq
 8003d6e:	2301      	moveq	r3, #1
 8003d70:	2300      	movne	r3, #0
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	461a      	mov	r2, r3
 8003d76:	79fb      	ldrb	r3, [r7, #7]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d09f      	beq.n	8003cbc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3740      	adds	r7, #64	; 0x40
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
	...

08003d88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d8c:	b0c0      	sub	sp, #256	; 0x100
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	691b      	ldr	r3, [r3, #16]
 8003d9c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003da4:	68d9      	ldr	r1, [r3, #12]
 8003da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	ea40 0301 	orr.w	r3, r0, r1
 8003db0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003db6:	689a      	ldr	r2, [r3, #8]
 8003db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dbc:	691b      	ldr	r3, [r3, #16]
 8003dbe:	431a      	orrs	r2, r3
 8003dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dcc:	69db      	ldr	r3, [r3, #28]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003de0:	f021 010c 	bic.w	r1, r1, #12
 8003de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003dee:	430b      	orrs	r3, r1
 8003df0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003df2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	695b      	ldr	r3, [r3, #20]
 8003dfa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e02:	6999      	ldr	r1, [r3, #24]
 8003e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	ea40 0301 	orr.w	r3, r0, r1
 8003e0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	4b8f      	ldr	r3, [pc, #572]	; (8004054 <UART_SetConfig+0x2cc>)
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d005      	beq.n	8003e28 <UART_SetConfig+0xa0>
 8003e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	4b8d      	ldr	r3, [pc, #564]	; (8004058 <UART_SetConfig+0x2d0>)
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d104      	bne.n	8003e32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e28:	f7ff fbae 	bl	8003588 <HAL_RCC_GetPCLK2Freq>
 8003e2c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003e30:	e003      	b.n	8003e3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e32:	f7ff fb95 	bl	8003560 <HAL_RCC_GetPCLK1Freq>
 8003e36:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e3e:	69db      	ldr	r3, [r3, #28]
 8003e40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e44:	f040 810c 	bne.w	8004060 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003e48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003e52:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003e56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003e5a:	4622      	mov	r2, r4
 8003e5c:	462b      	mov	r3, r5
 8003e5e:	1891      	adds	r1, r2, r2
 8003e60:	65b9      	str	r1, [r7, #88]	; 0x58
 8003e62:	415b      	adcs	r3, r3
 8003e64:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003e6a:	4621      	mov	r1, r4
 8003e6c:	eb12 0801 	adds.w	r8, r2, r1
 8003e70:	4629      	mov	r1, r5
 8003e72:	eb43 0901 	adc.w	r9, r3, r1
 8003e76:	f04f 0200 	mov.w	r2, #0
 8003e7a:	f04f 0300 	mov.w	r3, #0
 8003e7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e8a:	4690      	mov	r8, r2
 8003e8c:	4699      	mov	r9, r3
 8003e8e:	4623      	mov	r3, r4
 8003e90:	eb18 0303 	adds.w	r3, r8, r3
 8003e94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003e98:	462b      	mov	r3, r5
 8003e9a:	eb49 0303 	adc.w	r3, r9, r3
 8003e9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003eae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003eb2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003eb6:	460b      	mov	r3, r1
 8003eb8:	18db      	adds	r3, r3, r3
 8003eba:	653b      	str	r3, [r7, #80]	; 0x50
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	eb42 0303 	adc.w	r3, r2, r3
 8003ec2:	657b      	str	r3, [r7, #84]	; 0x54
 8003ec4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003ec8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003ecc:	f7fc fa30 	bl	8000330 <__aeabi_uldivmod>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	4b61      	ldr	r3, [pc, #388]	; (800405c <UART_SetConfig+0x2d4>)
 8003ed6:	fba3 2302 	umull	r2, r3, r3, r2
 8003eda:	095b      	lsrs	r3, r3, #5
 8003edc:	011c      	lsls	r4, r3, #4
 8003ede:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003ee8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003eec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003ef0:	4642      	mov	r2, r8
 8003ef2:	464b      	mov	r3, r9
 8003ef4:	1891      	adds	r1, r2, r2
 8003ef6:	64b9      	str	r1, [r7, #72]	; 0x48
 8003ef8:	415b      	adcs	r3, r3
 8003efa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003efc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003f00:	4641      	mov	r1, r8
 8003f02:	eb12 0a01 	adds.w	sl, r2, r1
 8003f06:	4649      	mov	r1, r9
 8003f08:	eb43 0b01 	adc.w	fp, r3, r1
 8003f0c:	f04f 0200 	mov.w	r2, #0
 8003f10:	f04f 0300 	mov.w	r3, #0
 8003f14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003f1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f20:	4692      	mov	sl, r2
 8003f22:	469b      	mov	fp, r3
 8003f24:	4643      	mov	r3, r8
 8003f26:	eb1a 0303 	adds.w	r3, sl, r3
 8003f2a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f2e:	464b      	mov	r3, r9
 8003f30:	eb4b 0303 	adc.w	r3, fp, r3
 8003f34:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003f44:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003f48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	18db      	adds	r3, r3, r3
 8003f50:	643b      	str	r3, [r7, #64]	; 0x40
 8003f52:	4613      	mov	r3, r2
 8003f54:	eb42 0303 	adc.w	r3, r2, r3
 8003f58:	647b      	str	r3, [r7, #68]	; 0x44
 8003f5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003f5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003f62:	f7fc f9e5 	bl	8000330 <__aeabi_uldivmod>
 8003f66:	4602      	mov	r2, r0
 8003f68:	460b      	mov	r3, r1
 8003f6a:	4611      	mov	r1, r2
 8003f6c:	4b3b      	ldr	r3, [pc, #236]	; (800405c <UART_SetConfig+0x2d4>)
 8003f6e:	fba3 2301 	umull	r2, r3, r3, r1
 8003f72:	095b      	lsrs	r3, r3, #5
 8003f74:	2264      	movs	r2, #100	; 0x64
 8003f76:	fb02 f303 	mul.w	r3, r2, r3
 8003f7a:	1acb      	subs	r3, r1, r3
 8003f7c:	00db      	lsls	r3, r3, #3
 8003f7e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003f82:	4b36      	ldr	r3, [pc, #216]	; (800405c <UART_SetConfig+0x2d4>)
 8003f84:	fba3 2302 	umull	r2, r3, r3, r2
 8003f88:	095b      	lsrs	r3, r3, #5
 8003f8a:	005b      	lsls	r3, r3, #1
 8003f8c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003f90:	441c      	add	r4, r3
 8003f92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f96:	2200      	movs	r2, #0
 8003f98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003f9c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003fa0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003fa4:	4642      	mov	r2, r8
 8003fa6:	464b      	mov	r3, r9
 8003fa8:	1891      	adds	r1, r2, r2
 8003faa:	63b9      	str	r1, [r7, #56]	; 0x38
 8003fac:	415b      	adcs	r3, r3
 8003fae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fb0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003fb4:	4641      	mov	r1, r8
 8003fb6:	1851      	adds	r1, r2, r1
 8003fb8:	6339      	str	r1, [r7, #48]	; 0x30
 8003fba:	4649      	mov	r1, r9
 8003fbc:	414b      	adcs	r3, r1
 8003fbe:	637b      	str	r3, [r7, #52]	; 0x34
 8003fc0:	f04f 0200 	mov.w	r2, #0
 8003fc4:	f04f 0300 	mov.w	r3, #0
 8003fc8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003fcc:	4659      	mov	r1, fp
 8003fce:	00cb      	lsls	r3, r1, #3
 8003fd0:	4651      	mov	r1, sl
 8003fd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003fd6:	4651      	mov	r1, sl
 8003fd8:	00ca      	lsls	r2, r1, #3
 8003fda:	4610      	mov	r0, r2
 8003fdc:	4619      	mov	r1, r3
 8003fde:	4603      	mov	r3, r0
 8003fe0:	4642      	mov	r2, r8
 8003fe2:	189b      	adds	r3, r3, r2
 8003fe4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003fe8:	464b      	mov	r3, r9
 8003fea:	460a      	mov	r2, r1
 8003fec:	eb42 0303 	adc.w	r3, r2, r3
 8003ff0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004000:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004004:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004008:	460b      	mov	r3, r1
 800400a:	18db      	adds	r3, r3, r3
 800400c:	62bb      	str	r3, [r7, #40]	; 0x28
 800400e:	4613      	mov	r3, r2
 8004010:	eb42 0303 	adc.w	r3, r2, r3
 8004014:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004016:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800401a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800401e:	f7fc f987 	bl	8000330 <__aeabi_uldivmod>
 8004022:	4602      	mov	r2, r0
 8004024:	460b      	mov	r3, r1
 8004026:	4b0d      	ldr	r3, [pc, #52]	; (800405c <UART_SetConfig+0x2d4>)
 8004028:	fba3 1302 	umull	r1, r3, r3, r2
 800402c:	095b      	lsrs	r3, r3, #5
 800402e:	2164      	movs	r1, #100	; 0x64
 8004030:	fb01 f303 	mul.w	r3, r1, r3
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	00db      	lsls	r3, r3, #3
 8004038:	3332      	adds	r3, #50	; 0x32
 800403a:	4a08      	ldr	r2, [pc, #32]	; (800405c <UART_SetConfig+0x2d4>)
 800403c:	fba2 2303 	umull	r2, r3, r2, r3
 8004040:	095b      	lsrs	r3, r3, #5
 8004042:	f003 0207 	and.w	r2, r3, #7
 8004046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4422      	add	r2, r4
 800404e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004050:	e105      	b.n	800425e <UART_SetConfig+0x4d6>
 8004052:	bf00      	nop
 8004054:	40011000 	.word	0x40011000
 8004058:	40011400 	.word	0x40011400
 800405c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004060:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004064:	2200      	movs	r2, #0
 8004066:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800406a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800406e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004072:	4642      	mov	r2, r8
 8004074:	464b      	mov	r3, r9
 8004076:	1891      	adds	r1, r2, r2
 8004078:	6239      	str	r1, [r7, #32]
 800407a:	415b      	adcs	r3, r3
 800407c:	627b      	str	r3, [r7, #36]	; 0x24
 800407e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004082:	4641      	mov	r1, r8
 8004084:	1854      	adds	r4, r2, r1
 8004086:	4649      	mov	r1, r9
 8004088:	eb43 0501 	adc.w	r5, r3, r1
 800408c:	f04f 0200 	mov.w	r2, #0
 8004090:	f04f 0300 	mov.w	r3, #0
 8004094:	00eb      	lsls	r3, r5, #3
 8004096:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800409a:	00e2      	lsls	r2, r4, #3
 800409c:	4614      	mov	r4, r2
 800409e:	461d      	mov	r5, r3
 80040a0:	4643      	mov	r3, r8
 80040a2:	18e3      	adds	r3, r4, r3
 80040a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80040a8:	464b      	mov	r3, r9
 80040aa:	eb45 0303 	adc.w	r3, r5, r3
 80040ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80040b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80040be:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80040c2:	f04f 0200 	mov.w	r2, #0
 80040c6:	f04f 0300 	mov.w	r3, #0
 80040ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80040ce:	4629      	mov	r1, r5
 80040d0:	008b      	lsls	r3, r1, #2
 80040d2:	4621      	mov	r1, r4
 80040d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040d8:	4621      	mov	r1, r4
 80040da:	008a      	lsls	r2, r1, #2
 80040dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80040e0:	f7fc f926 	bl	8000330 <__aeabi_uldivmod>
 80040e4:	4602      	mov	r2, r0
 80040e6:	460b      	mov	r3, r1
 80040e8:	4b60      	ldr	r3, [pc, #384]	; (800426c <UART_SetConfig+0x4e4>)
 80040ea:	fba3 2302 	umull	r2, r3, r3, r2
 80040ee:	095b      	lsrs	r3, r3, #5
 80040f0:	011c      	lsls	r4, r3, #4
 80040f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040f6:	2200      	movs	r2, #0
 80040f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80040fc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004100:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004104:	4642      	mov	r2, r8
 8004106:	464b      	mov	r3, r9
 8004108:	1891      	adds	r1, r2, r2
 800410a:	61b9      	str	r1, [r7, #24]
 800410c:	415b      	adcs	r3, r3
 800410e:	61fb      	str	r3, [r7, #28]
 8004110:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004114:	4641      	mov	r1, r8
 8004116:	1851      	adds	r1, r2, r1
 8004118:	6139      	str	r1, [r7, #16]
 800411a:	4649      	mov	r1, r9
 800411c:	414b      	adcs	r3, r1
 800411e:	617b      	str	r3, [r7, #20]
 8004120:	f04f 0200 	mov.w	r2, #0
 8004124:	f04f 0300 	mov.w	r3, #0
 8004128:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800412c:	4659      	mov	r1, fp
 800412e:	00cb      	lsls	r3, r1, #3
 8004130:	4651      	mov	r1, sl
 8004132:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004136:	4651      	mov	r1, sl
 8004138:	00ca      	lsls	r2, r1, #3
 800413a:	4610      	mov	r0, r2
 800413c:	4619      	mov	r1, r3
 800413e:	4603      	mov	r3, r0
 8004140:	4642      	mov	r2, r8
 8004142:	189b      	adds	r3, r3, r2
 8004144:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004148:	464b      	mov	r3, r9
 800414a:	460a      	mov	r2, r1
 800414c:	eb42 0303 	adc.w	r3, r2, r3
 8004150:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	67bb      	str	r3, [r7, #120]	; 0x78
 800415e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004160:	f04f 0200 	mov.w	r2, #0
 8004164:	f04f 0300 	mov.w	r3, #0
 8004168:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800416c:	4649      	mov	r1, r9
 800416e:	008b      	lsls	r3, r1, #2
 8004170:	4641      	mov	r1, r8
 8004172:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004176:	4641      	mov	r1, r8
 8004178:	008a      	lsls	r2, r1, #2
 800417a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800417e:	f7fc f8d7 	bl	8000330 <__aeabi_uldivmod>
 8004182:	4602      	mov	r2, r0
 8004184:	460b      	mov	r3, r1
 8004186:	4b39      	ldr	r3, [pc, #228]	; (800426c <UART_SetConfig+0x4e4>)
 8004188:	fba3 1302 	umull	r1, r3, r3, r2
 800418c:	095b      	lsrs	r3, r3, #5
 800418e:	2164      	movs	r1, #100	; 0x64
 8004190:	fb01 f303 	mul.w	r3, r1, r3
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	011b      	lsls	r3, r3, #4
 8004198:	3332      	adds	r3, #50	; 0x32
 800419a:	4a34      	ldr	r2, [pc, #208]	; (800426c <UART_SetConfig+0x4e4>)
 800419c:	fba2 2303 	umull	r2, r3, r2, r3
 80041a0:	095b      	lsrs	r3, r3, #5
 80041a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041a6:	441c      	add	r4, r3
 80041a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80041ac:	2200      	movs	r2, #0
 80041ae:	673b      	str	r3, [r7, #112]	; 0x70
 80041b0:	677a      	str	r2, [r7, #116]	; 0x74
 80041b2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80041b6:	4642      	mov	r2, r8
 80041b8:	464b      	mov	r3, r9
 80041ba:	1891      	adds	r1, r2, r2
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	415b      	adcs	r3, r3
 80041c0:	60fb      	str	r3, [r7, #12]
 80041c2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80041c6:	4641      	mov	r1, r8
 80041c8:	1851      	adds	r1, r2, r1
 80041ca:	6039      	str	r1, [r7, #0]
 80041cc:	4649      	mov	r1, r9
 80041ce:	414b      	adcs	r3, r1
 80041d0:	607b      	str	r3, [r7, #4]
 80041d2:	f04f 0200 	mov.w	r2, #0
 80041d6:	f04f 0300 	mov.w	r3, #0
 80041da:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80041de:	4659      	mov	r1, fp
 80041e0:	00cb      	lsls	r3, r1, #3
 80041e2:	4651      	mov	r1, sl
 80041e4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041e8:	4651      	mov	r1, sl
 80041ea:	00ca      	lsls	r2, r1, #3
 80041ec:	4610      	mov	r0, r2
 80041ee:	4619      	mov	r1, r3
 80041f0:	4603      	mov	r3, r0
 80041f2:	4642      	mov	r2, r8
 80041f4:	189b      	adds	r3, r3, r2
 80041f6:	66bb      	str	r3, [r7, #104]	; 0x68
 80041f8:	464b      	mov	r3, r9
 80041fa:	460a      	mov	r2, r1
 80041fc:	eb42 0303 	adc.w	r3, r2, r3
 8004200:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	663b      	str	r3, [r7, #96]	; 0x60
 800420c:	667a      	str	r2, [r7, #100]	; 0x64
 800420e:	f04f 0200 	mov.w	r2, #0
 8004212:	f04f 0300 	mov.w	r3, #0
 8004216:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800421a:	4649      	mov	r1, r9
 800421c:	008b      	lsls	r3, r1, #2
 800421e:	4641      	mov	r1, r8
 8004220:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004224:	4641      	mov	r1, r8
 8004226:	008a      	lsls	r2, r1, #2
 8004228:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800422c:	f7fc f880 	bl	8000330 <__aeabi_uldivmod>
 8004230:	4602      	mov	r2, r0
 8004232:	460b      	mov	r3, r1
 8004234:	4b0d      	ldr	r3, [pc, #52]	; (800426c <UART_SetConfig+0x4e4>)
 8004236:	fba3 1302 	umull	r1, r3, r3, r2
 800423a:	095b      	lsrs	r3, r3, #5
 800423c:	2164      	movs	r1, #100	; 0x64
 800423e:	fb01 f303 	mul.w	r3, r1, r3
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	011b      	lsls	r3, r3, #4
 8004246:	3332      	adds	r3, #50	; 0x32
 8004248:	4a08      	ldr	r2, [pc, #32]	; (800426c <UART_SetConfig+0x4e4>)
 800424a:	fba2 2303 	umull	r2, r3, r2, r3
 800424e:	095b      	lsrs	r3, r3, #5
 8004250:	f003 020f 	and.w	r2, r3, #15
 8004254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4422      	add	r2, r4
 800425c:	609a      	str	r2, [r3, #8]
}
 800425e:	bf00      	nop
 8004260:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004264:	46bd      	mov	sp, r7
 8004266:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800426a:	bf00      	nop
 800426c:	51eb851f 	.word	0x51eb851f

08004270 <__NVIC_SetPriority>:
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	4603      	mov	r3, r0
 8004278:	6039      	str	r1, [r7, #0]
 800427a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800427c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004280:	2b00      	cmp	r3, #0
 8004282:	db0a      	blt.n	800429a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	b2da      	uxtb	r2, r3
 8004288:	490c      	ldr	r1, [pc, #48]	; (80042bc <__NVIC_SetPriority+0x4c>)
 800428a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800428e:	0112      	lsls	r2, r2, #4
 8004290:	b2d2      	uxtb	r2, r2
 8004292:	440b      	add	r3, r1
 8004294:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004298:	e00a      	b.n	80042b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	b2da      	uxtb	r2, r3
 800429e:	4908      	ldr	r1, [pc, #32]	; (80042c0 <__NVIC_SetPriority+0x50>)
 80042a0:	79fb      	ldrb	r3, [r7, #7]
 80042a2:	f003 030f 	and.w	r3, r3, #15
 80042a6:	3b04      	subs	r3, #4
 80042a8:	0112      	lsls	r2, r2, #4
 80042aa:	b2d2      	uxtb	r2, r2
 80042ac:	440b      	add	r3, r1
 80042ae:	761a      	strb	r2, [r3, #24]
}
 80042b0:	bf00      	nop
 80042b2:	370c      	adds	r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr
 80042bc:	e000e100 	.word	0xe000e100
 80042c0:	e000ed00 	.word	0xe000ed00

080042c4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80042c4:	b580      	push	{r7, lr}
 80042c6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80042c8:	2100      	movs	r1, #0
 80042ca:	f06f 0004 	mvn.w	r0, #4
 80042ce:	f7ff ffcf 	bl	8004270 <__NVIC_SetPriority>
#endif
}
 80042d2:	bf00      	nop
 80042d4:	bd80      	pop	{r7, pc}
	...

080042d8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042de:	f3ef 8305 	mrs	r3, IPSR
 80042e2:	603b      	str	r3, [r7, #0]
  return(result);
 80042e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d003      	beq.n	80042f2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80042ea:	f06f 0305 	mvn.w	r3, #5
 80042ee:	607b      	str	r3, [r7, #4]
 80042f0:	e00c      	b.n	800430c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80042f2:	4b0a      	ldr	r3, [pc, #40]	; (800431c <osKernelInitialize+0x44>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d105      	bne.n	8004306 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80042fa:	4b08      	ldr	r3, [pc, #32]	; (800431c <osKernelInitialize+0x44>)
 80042fc:	2201      	movs	r2, #1
 80042fe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004300:	2300      	movs	r3, #0
 8004302:	607b      	str	r3, [r7, #4]
 8004304:	e002      	b.n	800430c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004306:	f04f 33ff 	mov.w	r3, #4294967295
 800430a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800430c:	687b      	ldr	r3, [r7, #4]
}
 800430e:	4618      	mov	r0, r3
 8004310:	370c      	adds	r7, #12
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	2000022c 	.word	0x2000022c

08004320 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004320:	b580      	push	{r7, lr}
 8004322:	b082      	sub	sp, #8
 8004324:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004326:	f3ef 8305 	mrs	r3, IPSR
 800432a:	603b      	str	r3, [r7, #0]
  return(result);
 800432c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800432e:	2b00      	cmp	r3, #0
 8004330:	d003      	beq.n	800433a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004332:	f06f 0305 	mvn.w	r3, #5
 8004336:	607b      	str	r3, [r7, #4]
 8004338:	e010      	b.n	800435c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800433a:	4b0b      	ldr	r3, [pc, #44]	; (8004368 <osKernelStart+0x48>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2b01      	cmp	r3, #1
 8004340:	d109      	bne.n	8004356 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004342:	f7ff ffbf 	bl	80042c4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004346:	4b08      	ldr	r3, [pc, #32]	; (8004368 <osKernelStart+0x48>)
 8004348:	2202      	movs	r2, #2
 800434a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800434c:	f001 fa78 	bl	8005840 <vTaskStartScheduler>
      stat = osOK;
 8004350:	2300      	movs	r3, #0
 8004352:	607b      	str	r3, [r7, #4]
 8004354:	e002      	b.n	800435c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004356:	f04f 33ff 	mov.w	r3, #4294967295
 800435a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800435c:	687b      	ldr	r3, [r7, #4]
}
 800435e:	4618      	mov	r0, r3
 8004360:	3708      	adds	r7, #8
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	2000022c 	.word	0x2000022c

0800436c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800436c:	b580      	push	{r7, lr}
 800436e:	b08e      	sub	sp, #56	; 0x38
 8004370:	af04      	add	r7, sp, #16
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	60b9      	str	r1, [r7, #8]
 8004376:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004378:	2300      	movs	r3, #0
 800437a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800437c:	f3ef 8305 	mrs	r3, IPSR
 8004380:	617b      	str	r3, [r7, #20]
  return(result);
 8004382:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004384:	2b00      	cmp	r3, #0
 8004386:	d17e      	bne.n	8004486 <osThreadNew+0x11a>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d07b      	beq.n	8004486 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800438e:	2380      	movs	r3, #128	; 0x80
 8004390:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004392:	2318      	movs	r3, #24
 8004394:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004396:	2300      	movs	r3, #0
 8004398:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800439a:	f04f 33ff 	mov.w	r3, #4294967295
 800439e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d045      	beq.n	8004432 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d002      	beq.n	80043b4 <osThreadNew+0x48>
        name = attr->name;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d002      	beq.n	80043c2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	699b      	ldr	r3, [r3, #24]
 80043c0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d008      	beq.n	80043da <osThreadNew+0x6e>
 80043c8:	69fb      	ldr	r3, [r7, #28]
 80043ca:	2b38      	cmp	r3, #56	; 0x38
 80043cc:	d805      	bhi.n	80043da <osThreadNew+0x6e>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f003 0301 	and.w	r3, r3, #1
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <osThreadNew+0x72>
        return (NULL);
 80043da:	2300      	movs	r3, #0
 80043dc:	e054      	b.n	8004488 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d003      	beq.n	80043ee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	089b      	lsrs	r3, r3, #2
 80043ec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d00e      	beq.n	8004414 <osThreadNew+0xa8>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	2bbb      	cmp	r3, #187	; 0xbb
 80043fc:	d90a      	bls.n	8004414 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004402:	2b00      	cmp	r3, #0
 8004404:	d006      	beq.n	8004414 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	695b      	ldr	r3, [r3, #20]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d002      	beq.n	8004414 <osThreadNew+0xa8>
        mem = 1;
 800440e:	2301      	movs	r3, #1
 8004410:	61bb      	str	r3, [r7, #24]
 8004412:	e010      	b.n	8004436 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d10c      	bne.n	8004436 <osThreadNew+0xca>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d108      	bne.n	8004436 <osThreadNew+0xca>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	691b      	ldr	r3, [r3, #16]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d104      	bne.n	8004436 <osThreadNew+0xca>
          mem = 0;
 800442c:	2300      	movs	r3, #0
 800442e:	61bb      	str	r3, [r7, #24]
 8004430:	e001      	b.n	8004436 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004432:	2300      	movs	r3, #0
 8004434:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	2b01      	cmp	r3, #1
 800443a:	d110      	bne.n	800445e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004444:	9202      	str	r2, [sp, #8]
 8004446:	9301      	str	r3, [sp, #4]
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	9300      	str	r3, [sp, #0]
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	6a3a      	ldr	r2, [r7, #32]
 8004450:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004452:	68f8      	ldr	r0, [r7, #12]
 8004454:	f001 f83c 	bl	80054d0 <xTaskCreateStatic>
 8004458:	4603      	mov	r3, r0
 800445a:	613b      	str	r3, [r7, #16]
 800445c:	e013      	b.n	8004486 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d110      	bne.n	8004486 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004464:	6a3b      	ldr	r3, [r7, #32]
 8004466:	b29a      	uxth	r2, r3
 8004468:	f107 0310 	add.w	r3, r7, #16
 800446c:	9301      	str	r3, [sp, #4]
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	9300      	str	r3, [sp, #0]
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004476:	68f8      	ldr	r0, [r7, #12]
 8004478:	f001 f887 	bl	800558a <xTaskCreate>
 800447c:	4603      	mov	r3, r0
 800447e:	2b01      	cmp	r3, #1
 8004480:	d001      	beq.n	8004486 <osThreadNew+0x11a>
            hTask = NULL;
 8004482:	2300      	movs	r3, #0
 8004484:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004486:	693b      	ldr	r3, [r7, #16]
}
 8004488:	4618      	mov	r0, r3
 800448a:	3728      	adds	r7, #40	; 0x28
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8004490:	b580      	push	{r7, lr}
 8004492:	b08a      	sub	sp, #40	; 0x28
 8004494:	af02      	add	r7, sp, #8
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	60b9      	str	r1, [r7, #8]
 800449a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800449c:	2300      	movs	r3, #0
 800449e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044a0:	f3ef 8305 	mrs	r3, IPSR
 80044a4:	613b      	str	r3, [r7, #16]
  return(result);
 80044a6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d175      	bne.n	8004598 <osSemaphoreNew+0x108>
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d072      	beq.n	8004598 <osSemaphoreNew+0x108>
 80044b2:	68ba      	ldr	r2, [r7, #8]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d86e      	bhi.n	8004598 <osSemaphoreNew+0x108>
    mem = -1;
 80044ba:	f04f 33ff 	mov.w	r3, #4294967295
 80044be:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d015      	beq.n	80044f2 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d006      	beq.n	80044dc <osSemaphoreNew+0x4c>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	2b4f      	cmp	r3, #79	; 0x4f
 80044d4:	d902      	bls.n	80044dc <osSemaphoreNew+0x4c>
        mem = 1;
 80044d6:	2301      	movs	r3, #1
 80044d8:	61bb      	str	r3, [r7, #24]
 80044da:	e00c      	b.n	80044f6 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d108      	bne.n	80044f6 <osSemaphoreNew+0x66>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d104      	bne.n	80044f6 <osSemaphoreNew+0x66>
          mem = 0;
 80044ec:	2300      	movs	r3, #0
 80044ee:	61bb      	str	r3, [r7, #24]
 80044f0:	e001      	b.n	80044f6 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80044f2:	2300      	movs	r3, #0
 80044f4:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80044f6:	69bb      	ldr	r3, [r7, #24]
 80044f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044fc:	d04c      	beq.n	8004598 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2b01      	cmp	r3, #1
 8004502:	d128      	bne.n	8004556 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8004504:	69bb      	ldr	r3, [r7, #24]
 8004506:	2b01      	cmp	r3, #1
 8004508:	d10a      	bne.n	8004520 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	2203      	movs	r2, #3
 8004510:	9200      	str	r2, [sp, #0]
 8004512:	2200      	movs	r2, #0
 8004514:	2100      	movs	r1, #0
 8004516:	2001      	movs	r0, #1
 8004518:	f000 f9d8 	bl	80048cc <xQueueGenericCreateStatic>
 800451c:	61f8      	str	r0, [r7, #28]
 800451e:	e005      	b.n	800452c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8004520:	2203      	movs	r2, #3
 8004522:	2100      	movs	r1, #0
 8004524:	2001      	movs	r0, #1
 8004526:	f000 fa49 	bl	80049bc <xQueueGenericCreate>
 800452a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d022      	beq.n	8004578 <osSemaphoreNew+0xe8>
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d01f      	beq.n	8004578 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004538:	2300      	movs	r3, #0
 800453a:	2200      	movs	r2, #0
 800453c:	2100      	movs	r1, #0
 800453e:	69f8      	ldr	r0, [r7, #28]
 8004540:	f000 fb04 	bl	8004b4c <xQueueGenericSend>
 8004544:	4603      	mov	r3, r0
 8004546:	2b01      	cmp	r3, #1
 8004548:	d016      	beq.n	8004578 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800454a:	69f8      	ldr	r0, [r7, #28]
 800454c:	f000 fe04 	bl	8005158 <vQueueDelete>
            hSemaphore = NULL;
 8004550:	2300      	movs	r3, #0
 8004552:	61fb      	str	r3, [r7, #28]
 8004554:	e010      	b.n	8004578 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	2b01      	cmp	r3, #1
 800455a:	d108      	bne.n	800456e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	461a      	mov	r2, r3
 8004562:	68b9      	ldr	r1, [r7, #8]
 8004564:	68f8      	ldr	r0, [r7, #12]
 8004566:	f000 fa86 	bl	8004a76 <xQueueCreateCountingSemaphoreStatic>
 800456a:	61f8      	str	r0, [r7, #28]
 800456c:	e004      	b.n	8004578 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800456e:	68b9      	ldr	r1, [r7, #8]
 8004570:	68f8      	ldr	r0, [r7, #12]
 8004572:	f000 fab7 	bl	8004ae4 <xQueueCreateCountingSemaphore>
 8004576:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00c      	beq.n	8004598 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d003      	beq.n	800458c <osSemaphoreNew+0xfc>
          name = attr->name;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	617b      	str	r3, [r7, #20]
 800458a:	e001      	b.n	8004590 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800458c:	2300      	movs	r3, #0
 800458e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8004590:	6979      	ldr	r1, [r7, #20]
 8004592:	69f8      	ldr	r0, [r7, #28]
 8004594:	f000 ff14 	bl	80053c0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8004598:	69fb      	ldr	r3, [r7, #28]
}
 800459a:	4618      	mov	r0, r3
 800459c:	3720      	adds	r7, #32
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
	...

080045a4 <osSemaphoreRelease>:
  }

  return (stat);
}

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b086      	sub	sp, #24
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80045b0:	2300      	movs	r3, #0
 80045b2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d103      	bne.n	80045c2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80045ba:	f06f 0303 	mvn.w	r3, #3
 80045be:	617b      	str	r3, [r7, #20]
 80045c0:	e02c      	b.n	800461c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045c2:	f3ef 8305 	mrs	r3, IPSR
 80045c6:	60fb      	str	r3, [r7, #12]
  return(result);
 80045c8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d01a      	beq.n	8004604 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80045ce:	2300      	movs	r3, #0
 80045d0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80045d2:	f107 0308 	add.w	r3, r7, #8
 80045d6:	4619      	mov	r1, r3
 80045d8:	6938      	ldr	r0, [r7, #16]
 80045da:	f000 fc50 	bl	8004e7e <xQueueGiveFromISR>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d003      	beq.n	80045ec <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80045e4:	f06f 0302 	mvn.w	r3, #2
 80045e8:	617b      	str	r3, [r7, #20]
 80045ea:	e017      	b.n	800461c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d014      	beq.n	800461c <osSemaphoreRelease+0x78>
 80045f2:	4b0d      	ldr	r3, [pc, #52]	; (8004628 <osSemaphoreRelease+0x84>)
 80045f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045f8:	601a      	str	r2, [r3, #0]
 80045fa:	f3bf 8f4f 	dsb	sy
 80045fe:	f3bf 8f6f 	isb	sy
 8004602:	e00b      	b.n	800461c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004604:	2300      	movs	r3, #0
 8004606:	2200      	movs	r2, #0
 8004608:	2100      	movs	r1, #0
 800460a:	6938      	ldr	r0, [r7, #16]
 800460c:	f000 fa9e 	bl	8004b4c <xQueueGenericSend>
 8004610:	4603      	mov	r3, r0
 8004612:	2b01      	cmp	r3, #1
 8004614:	d002      	beq.n	800461c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8004616:	f06f 0302 	mvn.w	r3, #2
 800461a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800461c:	697b      	ldr	r3, [r7, #20]
}
 800461e:	4618      	mov	r0, r3
 8004620:	3718      	adds	r7, #24
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	e000ed04 	.word	0xe000ed04

0800462c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800462c:	b480      	push	{r7}
 800462e:	b085      	sub	sp, #20
 8004630:	af00      	add	r7, sp, #0
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	4a07      	ldr	r2, [pc, #28]	; (8004658 <vApplicationGetIdleTaskMemory+0x2c>)
 800463c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	4a06      	ldr	r2, [pc, #24]	; (800465c <vApplicationGetIdleTaskMemory+0x30>)
 8004642:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2280      	movs	r2, #128	; 0x80
 8004648:	601a      	str	r2, [r3, #0]
}
 800464a:	bf00      	nop
 800464c:	3714      	adds	r7, #20
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr
 8004656:	bf00      	nop
 8004658:	20000230 	.word	0x20000230
 800465c:	200002ec 	.word	0x200002ec

08004660 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	4a07      	ldr	r2, [pc, #28]	; (800468c <vApplicationGetTimerTaskMemory+0x2c>)
 8004670:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	4a06      	ldr	r2, [pc, #24]	; (8004690 <vApplicationGetTimerTaskMemory+0x30>)
 8004676:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800467e:	601a      	str	r2, [r3, #0]
}
 8004680:	bf00      	nop
 8004682:	3714      	adds	r7, #20
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr
 800468c:	200004ec 	.word	0x200004ec
 8004690:	200005a8 	.word	0x200005a8

08004694 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f103 0208 	add.w	r2, r3, #8
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f04f 32ff 	mov.w	r2, #4294967295
 80046ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f103 0208 	add.w	r2, r3, #8
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f103 0208 	add.w	r2, r3, #8
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2200      	movs	r2, #0
 80046e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80046e2:	bf00      	nop
 80046e4:	370c      	adds	r7, #12
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr

080046ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046ee:	b480      	push	{r7}
 80046f0:	b085      	sub	sp, #20
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	6078      	str	r0, [r7, #4]
 80046f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	689a      	ldr	r2, [r3, #8]
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	683a      	ldr	r2, [r7, #0]
 8004718:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	687a      	ldr	r2, [r7, #4]
 800471e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	1c5a      	adds	r2, r3, #1
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	601a      	str	r2, [r3, #0]
}
 800472a:	bf00      	nop
 800472c:	3714      	adds	r7, #20
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr

08004736 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004736:	b480      	push	{r7}
 8004738:	b085      	sub	sp, #20
 800473a:	af00      	add	r7, sp, #0
 800473c:	6078      	str	r0, [r7, #4]
 800473e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800474c:	d103      	bne.n	8004756 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	60fb      	str	r3, [r7, #12]
 8004754:	e00c      	b.n	8004770 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	3308      	adds	r3, #8
 800475a:	60fb      	str	r3, [r7, #12]
 800475c:	e002      	b.n	8004764 <vListInsert+0x2e>
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	60fb      	str	r3, [r7, #12]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68ba      	ldr	r2, [r7, #8]
 800476c:	429a      	cmp	r2, r3
 800476e:	d2f6      	bcs.n	800475e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	685a      	ldr	r2, [r3, #4]
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	683a      	ldr	r2, [r7, #0]
 800477e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	1c5a      	adds	r2, r3, #1
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	601a      	str	r2, [r3, #0]
}
 800479c:	bf00      	nop
 800479e:	3714      	adds	r7, #20
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80047a8:	b480      	push	{r7}
 80047aa:	b085      	sub	sp, #20
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	691b      	ldr	r3, [r3, #16]
 80047b4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	6892      	ldr	r2, [r2, #8]
 80047be:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	6852      	ldr	r2, [r2, #4]
 80047c8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d103      	bne.n	80047dc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	689a      	ldr	r2, [r3, #8]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	1e5a      	subs	r2, r3, #1
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3714      	adds	r7, #20
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d10a      	bne.n	8004826 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004814:	f383 8811 	msr	BASEPRI, r3
 8004818:	f3bf 8f6f 	isb	sy
 800481c:	f3bf 8f4f 	dsb	sy
 8004820:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004822:	bf00      	nop
 8004824:	e7fe      	b.n	8004824 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004826:	f002 f9c5 	bl	8006bb4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004832:	68f9      	ldr	r1, [r7, #12]
 8004834:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004836:	fb01 f303 	mul.w	r3, r1, r3
 800483a:	441a      	add	r2, r3
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2200      	movs	r2, #0
 8004844:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004856:	3b01      	subs	r3, #1
 8004858:	68f9      	ldr	r1, [r7, #12]
 800485a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800485c:	fb01 f303 	mul.w	r3, r1, r3
 8004860:	441a      	add	r2, r3
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	22ff      	movs	r2, #255	; 0xff
 800486a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	22ff      	movs	r2, #255	; 0xff
 8004872:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d114      	bne.n	80048a6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	691b      	ldr	r3, [r3, #16]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d01a      	beq.n	80048ba <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	3310      	adds	r3, #16
 8004888:	4618      	mov	r0, r3
 800488a:	f001 fa73 	bl	8005d74 <xTaskRemoveFromEventList>
 800488e:	4603      	mov	r3, r0
 8004890:	2b00      	cmp	r3, #0
 8004892:	d012      	beq.n	80048ba <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004894:	4b0c      	ldr	r3, [pc, #48]	; (80048c8 <xQueueGenericReset+0xcc>)
 8004896:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800489a:	601a      	str	r2, [r3, #0]
 800489c:	f3bf 8f4f 	dsb	sy
 80048a0:	f3bf 8f6f 	isb	sy
 80048a4:	e009      	b.n	80048ba <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	3310      	adds	r3, #16
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7ff fef2 	bl	8004694 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	3324      	adds	r3, #36	; 0x24
 80048b4:	4618      	mov	r0, r3
 80048b6:	f7ff feed 	bl	8004694 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80048ba:	f002 f9ab 	bl	8006c14 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80048be:	2301      	movs	r3, #1
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3710      	adds	r7, #16
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	e000ed04 	.word	0xe000ed04

080048cc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b08e      	sub	sp, #56	; 0x38
 80048d0:	af02      	add	r7, sp, #8
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
 80048d8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d10a      	bne.n	80048f6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80048e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e4:	f383 8811 	msr	BASEPRI, r3
 80048e8:	f3bf 8f6f 	isb	sy
 80048ec:	f3bf 8f4f 	dsb	sy
 80048f0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80048f2:	bf00      	nop
 80048f4:	e7fe      	b.n	80048f4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d10a      	bne.n	8004912 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80048fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004900:	f383 8811 	msr	BASEPRI, r3
 8004904:	f3bf 8f6f 	isb	sy
 8004908:	f3bf 8f4f 	dsb	sy
 800490c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800490e:	bf00      	nop
 8004910:	e7fe      	b.n	8004910 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d002      	beq.n	800491e <xQueueGenericCreateStatic+0x52>
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d001      	beq.n	8004922 <xQueueGenericCreateStatic+0x56>
 800491e:	2301      	movs	r3, #1
 8004920:	e000      	b.n	8004924 <xQueueGenericCreateStatic+0x58>
 8004922:	2300      	movs	r3, #0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d10a      	bne.n	800493e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800492c:	f383 8811 	msr	BASEPRI, r3
 8004930:	f3bf 8f6f 	isb	sy
 8004934:	f3bf 8f4f 	dsb	sy
 8004938:	623b      	str	r3, [r7, #32]
}
 800493a:	bf00      	nop
 800493c:	e7fe      	b.n	800493c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d102      	bne.n	800494a <xQueueGenericCreateStatic+0x7e>
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d101      	bne.n	800494e <xQueueGenericCreateStatic+0x82>
 800494a:	2301      	movs	r3, #1
 800494c:	e000      	b.n	8004950 <xQueueGenericCreateStatic+0x84>
 800494e:	2300      	movs	r3, #0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d10a      	bne.n	800496a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004958:	f383 8811 	msr	BASEPRI, r3
 800495c:	f3bf 8f6f 	isb	sy
 8004960:	f3bf 8f4f 	dsb	sy
 8004964:	61fb      	str	r3, [r7, #28]
}
 8004966:	bf00      	nop
 8004968:	e7fe      	b.n	8004968 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800496a:	2350      	movs	r3, #80	; 0x50
 800496c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	2b50      	cmp	r3, #80	; 0x50
 8004972:	d00a      	beq.n	800498a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004978:	f383 8811 	msr	BASEPRI, r3
 800497c:	f3bf 8f6f 	isb	sy
 8004980:	f3bf 8f4f 	dsb	sy
 8004984:	61bb      	str	r3, [r7, #24]
}
 8004986:	bf00      	nop
 8004988:	e7fe      	b.n	8004988 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800498a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004992:	2b00      	cmp	r3, #0
 8004994:	d00d      	beq.n	80049b2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004998:	2201      	movs	r2, #1
 800499a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800499e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80049a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049a4:	9300      	str	r3, [sp, #0]
 80049a6:	4613      	mov	r3, r2
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	68b9      	ldr	r1, [r7, #8]
 80049ac:	68f8      	ldr	r0, [r7, #12]
 80049ae:	f000 f83f 	bl	8004a30 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80049b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3730      	adds	r7, #48	; 0x30
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b08a      	sub	sp, #40	; 0x28
 80049c0:	af02      	add	r7, sp, #8
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	4613      	mov	r3, r2
 80049c8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d10a      	bne.n	80049e6 <xQueueGenericCreate+0x2a>
	__asm volatile
 80049d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049d4:	f383 8811 	msr	BASEPRI, r3
 80049d8:	f3bf 8f6f 	isb	sy
 80049dc:	f3bf 8f4f 	dsb	sy
 80049e0:	613b      	str	r3, [r7, #16]
}
 80049e2:	bf00      	nop
 80049e4:	e7fe      	b.n	80049e4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	fb02 f303 	mul.w	r3, r2, r3
 80049ee:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	3350      	adds	r3, #80	; 0x50
 80049f4:	4618      	mov	r0, r3
 80049f6:	f002 f9ff 	bl	8006df8 <pvPortMalloc>
 80049fa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80049fc:	69bb      	ldr	r3, [r7, #24]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d011      	beq.n	8004a26 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004a02:	69bb      	ldr	r3, [r7, #24]
 8004a04:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	3350      	adds	r3, #80	; 0x50
 8004a0a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004a0c:	69bb      	ldr	r3, [r7, #24]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004a14:	79fa      	ldrb	r2, [r7, #7]
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	9300      	str	r3, [sp, #0]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	697a      	ldr	r2, [r7, #20]
 8004a1e:	68b9      	ldr	r1, [r7, #8]
 8004a20:	68f8      	ldr	r0, [r7, #12]
 8004a22:	f000 f805 	bl	8004a30 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004a26:	69bb      	ldr	r3, [r7, #24]
	}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3720      	adds	r7, #32
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	60f8      	str	r0, [r7, #12]
 8004a38:	60b9      	str	r1, [r7, #8]
 8004a3a:	607a      	str	r2, [r7, #4]
 8004a3c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d103      	bne.n	8004a4c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	69ba      	ldr	r2, [r7, #24]
 8004a48:	601a      	str	r2, [r3, #0]
 8004a4a:	e002      	b.n	8004a52 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004a58:	69bb      	ldr	r3, [r7, #24]
 8004a5a:	68ba      	ldr	r2, [r7, #8]
 8004a5c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004a5e:	2101      	movs	r1, #1
 8004a60:	69b8      	ldr	r0, [r7, #24]
 8004a62:	f7ff fecb 	bl	80047fc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	78fa      	ldrb	r2, [r7, #3]
 8004a6a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004a6e:	bf00      	nop
 8004a70:	3710      	adds	r7, #16
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8004a76:	b580      	push	{r7, lr}
 8004a78:	b08a      	sub	sp, #40	; 0x28
 8004a7a:	af02      	add	r7, sp, #8
 8004a7c:	60f8      	str	r0, [r7, #12]
 8004a7e:	60b9      	str	r1, [r7, #8]
 8004a80:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d10a      	bne.n	8004a9e <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8004a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a8c:	f383 8811 	msr	BASEPRI, r3
 8004a90:	f3bf 8f6f 	isb	sy
 8004a94:	f3bf 8f4f 	dsb	sy
 8004a98:	61bb      	str	r3, [r7, #24]
}
 8004a9a:	bf00      	nop
 8004a9c:	e7fe      	b.n	8004a9c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004a9e:	68ba      	ldr	r2, [r7, #8]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d90a      	bls.n	8004abc <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8004aa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aaa:	f383 8811 	msr	BASEPRI, r3
 8004aae:	f3bf 8f6f 	isb	sy
 8004ab2:	f3bf 8f4f 	dsb	sy
 8004ab6:	617b      	str	r3, [r7, #20]
}
 8004ab8:	bf00      	nop
 8004aba:	e7fe      	b.n	8004aba <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004abc:	2302      	movs	r3, #2
 8004abe:	9300      	str	r3, [sp, #0]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	2100      	movs	r1, #0
 8004ac6:	68f8      	ldr	r0, [r7, #12]
 8004ac8:	f7ff ff00 	bl	80048cc <xQueueGenericCreateStatic>
 8004acc:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8004ace:	69fb      	ldr	r3, [r7, #28]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d002      	beq.n	8004ada <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	68ba      	ldr	r2, [r7, #8]
 8004ad8:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004ada:	69fb      	ldr	r3, [r7, #28]
	}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3720      	adds	r7, #32
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b086      	sub	sp, #24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d10a      	bne.n	8004b0a <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8004af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af8:	f383 8811 	msr	BASEPRI, r3
 8004afc:	f3bf 8f6f 	isb	sy
 8004b00:	f3bf 8f4f 	dsb	sy
 8004b04:	613b      	str	r3, [r7, #16]
}
 8004b06:	bf00      	nop
 8004b08:	e7fe      	b.n	8004b08 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004b0a:	683a      	ldr	r2, [r7, #0]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d90a      	bls.n	8004b28 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8004b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b16:	f383 8811 	msr	BASEPRI, r3
 8004b1a:	f3bf 8f6f 	isb	sy
 8004b1e:	f3bf 8f4f 	dsb	sy
 8004b22:	60fb      	str	r3, [r7, #12]
}
 8004b24:	bf00      	nop
 8004b26:	e7fe      	b.n	8004b26 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004b28:	2202      	movs	r2, #2
 8004b2a:	2100      	movs	r1, #0
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f7ff ff45 	bl	80049bc <xQueueGenericCreate>
 8004b32:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d002      	beq.n	8004b40 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	683a      	ldr	r2, [r7, #0]
 8004b3e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004b40:	697b      	ldr	r3, [r7, #20]
	}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3718      	adds	r7, #24
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}
	...

08004b4c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b08e      	sub	sp, #56	; 0x38
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	60f8      	str	r0, [r7, #12]
 8004b54:	60b9      	str	r1, [r7, #8]
 8004b56:	607a      	str	r2, [r7, #4]
 8004b58:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d10a      	bne.n	8004b7e <xQueueGenericSend+0x32>
	__asm volatile
 8004b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b6c:	f383 8811 	msr	BASEPRI, r3
 8004b70:	f3bf 8f6f 	isb	sy
 8004b74:	f3bf 8f4f 	dsb	sy
 8004b78:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004b7a:	bf00      	nop
 8004b7c:	e7fe      	b.n	8004b7c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d103      	bne.n	8004b8c <xQueueGenericSend+0x40>
 8004b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d101      	bne.n	8004b90 <xQueueGenericSend+0x44>
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e000      	b.n	8004b92 <xQueueGenericSend+0x46>
 8004b90:	2300      	movs	r3, #0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d10a      	bne.n	8004bac <xQueueGenericSend+0x60>
	__asm volatile
 8004b96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b9a:	f383 8811 	msr	BASEPRI, r3
 8004b9e:	f3bf 8f6f 	isb	sy
 8004ba2:	f3bf 8f4f 	dsb	sy
 8004ba6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004ba8:	bf00      	nop
 8004baa:	e7fe      	b.n	8004baa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	2b02      	cmp	r3, #2
 8004bb0:	d103      	bne.n	8004bba <xQueueGenericSend+0x6e>
 8004bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d101      	bne.n	8004bbe <xQueueGenericSend+0x72>
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e000      	b.n	8004bc0 <xQueueGenericSend+0x74>
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d10a      	bne.n	8004bda <xQueueGenericSend+0x8e>
	__asm volatile
 8004bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bc8:	f383 8811 	msr	BASEPRI, r3
 8004bcc:	f3bf 8f6f 	isb	sy
 8004bd0:	f3bf 8f4f 	dsb	sy
 8004bd4:	623b      	str	r3, [r7, #32]
}
 8004bd6:	bf00      	nop
 8004bd8:	e7fe      	b.n	8004bd8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004bda:	f001 fa8d 	bl	80060f8 <xTaskGetSchedulerState>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d102      	bne.n	8004bea <xQueueGenericSend+0x9e>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d101      	bne.n	8004bee <xQueueGenericSend+0xa2>
 8004bea:	2301      	movs	r3, #1
 8004bec:	e000      	b.n	8004bf0 <xQueueGenericSend+0xa4>
 8004bee:	2300      	movs	r3, #0
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d10a      	bne.n	8004c0a <xQueueGenericSend+0xbe>
	__asm volatile
 8004bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf8:	f383 8811 	msr	BASEPRI, r3
 8004bfc:	f3bf 8f6f 	isb	sy
 8004c00:	f3bf 8f4f 	dsb	sy
 8004c04:	61fb      	str	r3, [r7, #28]
}
 8004c06:	bf00      	nop
 8004c08:	e7fe      	b.n	8004c08 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c0a:	f001 ffd3 	bl	8006bb4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c16:	429a      	cmp	r2, r3
 8004c18:	d302      	bcc.n	8004c20 <xQueueGenericSend+0xd4>
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	2b02      	cmp	r3, #2
 8004c1e:	d129      	bne.n	8004c74 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004c20:	683a      	ldr	r2, [r7, #0]
 8004c22:	68b9      	ldr	r1, [r7, #8]
 8004c24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c26:	f000 faba 	bl	800519e <prvCopyDataToQueue>
 8004c2a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d010      	beq.n	8004c56 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c36:	3324      	adds	r3, #36	; 0x24
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f001 f89b 	bl	8005d74 <xTaskRemoveFromEventList>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d013      	beq.n	8004c6c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004c44:	4b3f      	ldr	r3, [pc, #252]	; (8004d44 <xQueueGenericSend+0x1f8>)
 8004c46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c4a:	601a      	str	r2, [r3, #0]
 8004c4c:	f3bf 8f4f 	dsb	sy
 8004c50:	f3bf 8f6f 	isb	sy
 8004c54:	e00a      	b.n	8004c6c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d007      	beq.n	8004c6c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004c5c:	4b39      	ldr	r3, [pc, #228]	; (8004d44 <xQueueGenericSend+0x1f8>)
 8004c5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c62:	601a      	str	r2, [r3, #0]
 8004c64:	f3bf 8f4f 	dsb	sy
 8004c68:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004c6c:	f001 ffd2 	bl	8006c14 <vPortExitCritical>
				return pdPASS;
 8004c70:	2301      	movs	r3, #1
 8004c72:	e063      	b.n	8004d3c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d103      	bne.n	8004c82 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004c7a:	f001 ffcb 	bl	8006c14 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	e05c      	b.n	8004d3c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004c82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d106      	bne.n	8004c96 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004c88:	f107 0314 	add.w	r3, r7, #20
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f001 f8d5 	bl	8005e3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004c92:	2301      	movs	r3, #1
 8004c94:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004c96:	f001 ffbd 	bl	8006c14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004c9a:	f000 fe41 	bl	8005920 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004c9e:	f001 ff89 	bl	8006bb4 <vPortEnterCritical>
 8004ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ca4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ca8:	b25b      	sxtb	r3, r3
 8004caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cae:	d103      	bne.n	8004cb8 <xQueueGenericSend+0x16c>
 8004cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cbe:	b25b      	sxtb	r3, r3
 8004cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc4:	d103      	bne.n	8004cce <xQueueGenericSend+0x182>
 8004cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004cce:	f001 ffa1 	bl	8006c14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004cd2:	1d3a      	adds	r2, r7, #4
 8004cd4:	f107 0314 	add.w	r3, r7, #20
 8004cd8:	4611      	mov	r1, r2
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f001 f8c4 	bl	8005e68 <xTaskCheckForTimeOut>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d124      	bne.n	8004d30 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004ce6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ce8:	f000 fb51 	bl	800538e <prvIsQueueFull>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d018      	beq.n	8004d24 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf4:	3310      	adds	r3, #16
 8004cf6:	687a      	ldr	r2, [r7, #4]
 8004cf8:	4611      	mov	r1, r2
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f000 ffea 	bl	8005cd4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004d00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d02:	f000 fadc 	bl	80052be <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004d06:	f000 fe19 	bl	800593c <xTaskResumeAll>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f47f af7c 	bne.w	8004c0a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004d12:	4b0c      	ldr	r3, [pc, #48]	; (8004d44 <xQueueGenericSend+0x1f8>)
 8004d14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d18:	601a      	str	r2, [r3, #0]
 8004d1a:	f3bf 8f4f 	dsb	sy
 8004d1e:	f3bf 8f6f 	isb	sy
 8004d22:	e772      	b.n	8004c0a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004d24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d26:	f000 faca 	bl	80052be <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d2a:	f000 fe07 	bl	800593c <xTaskResumeAll>
 8004d2e:	e76c      	b.n	8004c0a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004d30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d32:	f000 fac4 	bl	80052be <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d36:	f000 fe01 	bl	800593c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004d3a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3738      	adds	r7, #56	; 0x38
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	e000ed04 	.word	0xe000ed04

08004d48 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b090      	sub	sp, #64	; 0x40
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
 8004d54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d10a      	bne.n	8004d76 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d64:	f383 8811 	msr	BASEPRI, r3
 8004d68:	f3bf 8f6f 	isb	sy
 8004d6c:	f3bf 8f4f 	dsb	sy
 8004d70:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004d72:	bf00      	nop
 8004d74:	e7fe      	b.n	8004d74 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d103      	bne.n	8004d84 <xQueueGenericSendFromISR+0x3c>
 8004d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d101      	bne.n	8004d88 <xQueueGenericSendFromISR+0x40>
 8004d84:	2301      	movs	r3, #1
 8004d86:	e000      	b.n	8004d8a <xQueueGenericSendFromISR+0x42>
 8004d88:	2300      	movs	r3, #0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d10a      	bne.n	8004da4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d92:	f383 8811 	msr	BASEPRI, r3
 8004d96:	f3bf 8f6f 	isb	sy
 8004d9a:	f3bf 8f4f 	dsb	sy
 8004d9e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004da0:	bf00      	nop
 8004da2:	e7fe      	b.n	8004da2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d103      	bne.n	8004db2 <xQueueGenericSendFromISR+0x6a>
 8004daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d101      	bne.n	8004db6 <xQueueGenericSendFromISR+0x6e>
 8004db2:	2301      	movs	r3, #1
 8004db4:	e000      	b.n	8004db8 <xQueueGenericSendFromISR+0x70>
 8004db6:	2300      	movs	r3, #0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d10a      	bne.n	8004dd2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc0:	f383 8811 	msr	BASEPRI, r3
 8004dc4:	f3bf 8f6f 	isb	sy
 8004dc8:	f3bf 8f4f 	dsb	sy
 8004dcc:	623b      	str	r3, [r7, #32]
}
 8004dce:	bf00      	nop
 8004dd0:	e7fe      	b.n	8004dd0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004dd2:	f001 ffd1 	bl	8006d78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004dd6:	f3ef 8211 	mrs	r2, BASEPRI
 8004dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dde:	f383 8811 	msr	BASEPRI, r3
 8004de2:	f3bf 8f6f 	isb	sy
 8004de6:	f3bf 8f4f 	dsb	sy
 8004dea:	61fa      	str	r2, [r7, #28]
 8004dec:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004dee:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004df0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004df4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004df6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004df8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d302      	bcc.n	8004e04 <xQueueGenericSendFromISR+0xbc>
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	2b02      	cmp	r3, #2
 8004e02:	d12f      	bne.n	8004e64 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e12:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e14:	683a      	ldr	r2, [r7, #0]
 8004e16:	68b9      	ldr	r1, [r7, #8]
 8004e18:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004e1a:	f000 f9c0 	bl	800519e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004e1e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004e22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e26:	d112      	bne.n	8004e4e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d016      	beq.n	8004e5e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e32:	3324      	adds	r3, #36	; 0x24
 8004e34:	4618      	mov	r0, r3
 8004e36:	f000 ff9d 	bl	8005d74 <xTaskRemoveFromEventList>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d00e      	beq.n	8004e5e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d00b      	beq.n	8004e5e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2201      	movs	r2, #1
 8004e4a:	601a      	str	r2, [r3, #0]
 8004e4c:	e007      	b.n	8004e5e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004e4e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004e52:	3301      	adds	r3, #1
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	b25a      	sxtb	r2, r3
 8004e58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004e62:	e001      	b.n	8004e68 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004e64:	2300      	movs	r3, #0
 8004e66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e6a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004e72:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004e74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3740      	adds	r7, #64	; 0x40
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004e7e:	b580      	push	{r7, lr}
 8004e80:	b08e      	sub	sp, #56	; 0x38
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
 8004e86:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d10a      	bne.n	8004ea8 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8004e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e96:	f383 8811 	msr	BASEPRI, r3
 8004e9a:	f3bf 8f6f 	isb	sy
 8004e9e:	f3bf 8f4f 	dsb	sy
 8004ea2:	623b      	str	r3, [r7, #32]
}
 8004ea4:	bf00      	nop
 8004ea6:	e7fe      	b.n	8004ea6 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d00a      	beq.n	8004ec6 <xQueueGiveFromISR+0x48>
	__asm volatile
 8004eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eb4:	f383 8811 	msr	BASEPRI, r3
 8004eb8:	f3bf 8f6f 	isb	sy
 8004ebc:	f3bf 8f4f 	dsb	sy
 8004ec0:	61fb      	str	r3, [r7, #28]
}
 8004ec2:	bf00      	nop
 8004ec4:	e7fe      	b.n	8004ec4 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8004ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d103      	bne.n	8004ed6 <xQueueGiveFromISR+0x58>
 8004ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d101      	bne.n	8004eda <xQueueGiveFromISR+0x5c>
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e000      	b.n	8004edc <xQueueGiveFromISR+0x5e>
 8004eda:	2300      	movs	r3, #0
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d10a      	bne.n	8004ef6 <xQueueGiveFromISR+0x78>
	__asm volatile
 8004ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee4:	f383 8811 	msr	BASEPRI, r3
 8004ee8:	f3bf 8f6f 	isb	sy
 8004eec:	f3bf 8f4f 	dsb	sy
 8004ef0:	61bb      	str	r3, [r7, #24]
}
 8004ef2:	bf00      	nop
 8004ef4:	e7fe      	b.n	8004ef4 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004ef6:	f001 ff3f 	bl	8006d78 <vPortValidateInterruptPriority>
	__asm volatile
 8004efa:	f3ef 8211 	mrs	r2, BASEPRI
 8004efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f02:	f383 8811 	msr	BASEPRI, r3
 8004f06:	f3bf 8f6f 	isb	sy
 8004f0a:	f3bf 8f4f 	dsb	sy
 8004f0e:	617a      	str	r2, [r7, #20]
 8004f10:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8004f12:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f14:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f1a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d22b      	bcs.n	8004f7e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f32:	1c5a      	adds	r2, r3, #1
 8004f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f36:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004f38:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f40:	d112      	bne.n	8004f68 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d016      	beq.n	8004f78 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f4c:	3324      	adds	r3, #36	; 0x24
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f000 ff10 	bl	8005d74 <xTaskRemoveFromEventList>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d00e      	beq.n	8004f78 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00b      	beq.n	8004f78 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	2201      	movs	r2, #1
 8004f64:	601a      	str	r2, [r3, #0]
 8004f66:	e007      	b.n	8004f78 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004f68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	b25a      	sxtb	r2, r3
 8004f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	637b      	str	r3, [r7, #52]	; 0x34
 8004f7c:	e001      	b.n	8004f82 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	637b      	str	r3, [r7, #52]	; 0x34
 8004f82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f84:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f383 8811 	msr	BASEPRI, r3
}
 8004f8c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004f8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3738      	adds	r7, #56	; 0x38
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b08c      	sub	sp, #48	; 0x30
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	60f8      	str	r0, [r7, #12]
 8004fa0:	60b9      	str	r1, [r7, #8]
 8004fa2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d10a      	bne.n	8004fc8 <xQueueReceive+0x30>
	__asm volatile
 8004fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fb6:	f383 8811 	msr	BASEPRI, r3
 8004fba:	f3bf 8f6f 	isb	sy
 8004fbe:	f3bf 8f4f 	dsb	sy
 8004fc2:	623b      	str	r3, [r7, #32]
}
 8004fc4:	bf00      	nop
 8004fc6:	e7fe      	b.n	8004fc6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d103      	bne.n	8004fd6 <xQueueReceive+0x3e>
 8004fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d101      	bne.n	8004fda <xQueueReceive+0x42>
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e000      	b.n	8004fdc <xQueueReceive+0x44>
 8004fda:	2300      	movs	r3, #0
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d10a      	bne.n	8004ff6 <xQueueReceive+0x5e>
	__asm volatile
 8004fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fe4:	f383 8811 	msr	BASEPRI, r3
 8004fe8:	f3bf 8f6f 	isb	sy
 8004fec:	f3bf 8f4f 	dsb	sy
 8004ff0:	61fb      	str	r3, [r7, #28]
}
 8004ff2:	bf00      	nop
 8004ff4:	e7fe      	b.n	8004ff4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ff6:	f001 f87f 	bl	80060f8 <xTaskGetSchedulerState>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d102      	bne.n	8005006 <xQueueReceive+0x6e>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <xQueueReceive+0x72>
 8005006:	2301      	movs	r3, #1
 8005008:	e000      	b.n	800500c <xQueueReceive+0x74>
 800500a:	2300      	movs	r3, #0
 800500c:	2b00      	cmp	r3, #0
 800500e:	d10a      	bne.n	8005026 <xQueueReceive+0x8e>
	__asm volatile
 8005010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005014:	f383 8811 	msr	BASEPRI, r3
 8005018:	f3bf 8f6f 	isb	sy
 800501c:	f3bf 8f4f 	dsb	sy
 8005020:	61bb      	str	r3, [r7, #24]
}
 8005022:	bf00      	nop
 8005024:	e7fe      	b.n	8005024 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005026:	f001 fdc5 	bl	8006bb4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800502a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800502c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800502e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005032:	2b00      	cmp	r3, #0
 8005034:	d01f      	beq.n	8005076 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005036:	68b9      	ldr	r1, [r7, #8]
 8005038:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800503a:	f000 f91a 	bl	8005272 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800503e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005040:	1e5a      	subs	r2, r3, #1
 8005042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005044:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00f      	beq.n	800506e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800504e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005050:	3310      	adds	r3, #16
 8005052:	4618      	mov	r0, r3
 8005054:	f000 fe8e 	bl	8005d74 <xTaskRemoveFromEventList>
 8005058:	4603      	mov	r3, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	d007      	beq.n	800506e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800505e:	4b3d      	ldr	r3, [pc, #244]	; (8005154 <xQueueReceive+0x1bc>)
 8005060:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005064:	601a      	str	r2, [r3, #0]
 8005066:	f3bf 8f4f 	dsb	sy
 800506a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800506e:	f001 fdd1 	bl	8006c14 <vPortExitCritical>
				return pdPASS;
 8005072:	2301      	movs	r3, #1
 8005074:	e069      	b.n	800514a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d103      	bne.n	8005084 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800507c:	f001 fdca 	bl	8006c14 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005080:	2300      	movs	r3, #0
 8005082:	e062      	b.n	800514a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005086:	2b00      	cmp	r3, #0
 8005088:	d106      	bne.n	8005098 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800508a:	f107 0310 	add.w	r3, r7, #16
 800508e:	4618      	mov	r0, r3
 8005090:	f000 fed4 	bl	8005e3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005094:	2301      	movs	r3, #1
 8005096:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005098:	f001 fdbc 	bl	8006c14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800509c:	f000 fc40 	bl	8005920 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80050a0:	f001 fd88 	bl	8006bb4 <vPortEnterCritical>
 80050a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80050aa:	b25b      	sxtb	r3, r3
 80050ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b0:	d103      	bne.n	80050ba <xQueueReceive+0x122>
 80050b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80050c0:	b25b      	sxtb	r3, r3
 80050c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c6:	d103      	bne.n	80050d0 <xQueueReceive+0x138>
 80050c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80050d0:	f001 fda0 	bl	8006c14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80050d4:	1d3a      	adds	r2, r7, #4
 80050d6:	f107 0310 	add.w	r3, r7, #16
 80050da:	4611      	mov	r1, r2
 80050dc:	4618      	mov	r0, r3
 80050de:	f000 fec3 	bl	8005e68 <xTaskCheckForTimeOut>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d123      	bne.n	8005130 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80050e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80050ea:	f000 f93a 	bl	8005362 <prvIsQueueEmpty>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d017      	beq.n	8005124 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80050f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f6:	3324      	adds	r3, #36	; 0x24
 80050f8:	687a      	ldr	r2, [r7, #4]
 80050fa:	4611      	mov	r1, r2
 80050fc:	4618      	mov	r0, r3
 80050fe:	f000 fde9 	bl	8005cd4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005102:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005104:	f000 f8db 	bl	80052be <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005108:	f000 fc18 	bl	800593c <xTaskResumeAll>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d189      	bne.n	8005026 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005112:	4b10      	ldr	r3, [pc, #64]	; (8005154 <xQueueReceive+0x1bc>)
 8005114:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005118:	601a      	str	r2, [r3, #0]
 800511a:	f3bf 8f4f 	dsb	sy
 800511e:	f3bf 8f6f 	isb	sy
 8005122:	e780      	b.n	8005026 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005124:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005126:	f000 f8ca 	bl	80052be <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800512a:	f000 fc07 	bl	800593c <xTaskResumeAll>
 800512e:	e77a      	b.n	8005026 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005130:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005132:	f000 f8c4 	bl	80052be <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005136:	f000 fc01 	bl	800593c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800513a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800513c:	f000 f911 	bl	8005362 <prvIsQueueEmpty>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	f43f af6f 	beq.w	8005026 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005148:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800514a:	4618      	mov	r0, r3
 800514c:	3730      	adds	r7, #48	; 0x30
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	e000ed04 	.word	0xe000ed04

08005158 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d10a      	bne.n	8005180 <vQueueDelete+0x28>
	__asm volatile
 800516a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800516e:	f383 8811 	msr	BASEPRI, r3
 8005172:	f3bf 8f6f 	isb	sy
 8005176:	f3bf 8f4f 	dsb	sy
 800517a:	60bb      	str	r3, [r7, #8]
}
 800517c:	bf00      	nop
 800517e:	e7fe      	b.n	800517e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8005180:	68f8      	ldr	r0, [r7, #12]
 8005182:	f000 f947 	bl	8005414 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800518c:	2b00      	cmp	r3, #0
 800518e:	d102      	bne.n	8005196 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f001 fefd 	bl	8006f90 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8005196:	bf00      	nop
 8005198:	3710      	adds	r7, #16
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}

0800519e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800519e:	b580      	push	{r7, lr}
 80051a0:	b086      	sub	sp, #24
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	60f8      	str	r0, [r7, #12]
 80051a6:	60b9      	str	r1, [r7, #8]
 80051a8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80051aa:	2300      	movs	r3, #0
 80051ac:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d10d      	bne.n	80051d8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d14d      	bne.n	8005260 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	4618      	mov	r0, r3
 80051ca:	f000 ffb3 	bl	8006134 <xTaskPriorityDisinherit>
 80051ce:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2200      	movs	r2, #0
 80051d4:	609a      	str	r2, [r3, #8]
 80051d6:	e043      	b.n	8005260 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d119      	bne.n	8005212 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	6858      	ldr	r0, [r3, #4]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e6:	461a      	mov	r2, r3
 80051e8:	68b9      	ldr	r1, [r7, #8]
 80051ea:	f002 f81b 	bl	8007224 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	685a      	ldr	r2, [r3, #4]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f6:	441a      	add	r2, r3
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	685a      	ldr	r2, [r3, #4]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	429a      	cmp	r2, r3
 8005206:	d32b      	bcc.n	8005260 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	605a      	str	r2, [r3, #4]
 8005210:	e026      	b.n	8005260 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	68d8      	ldr	r0, [r3, #12]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800521a:	461a      	mov	r2, r3
 800521c:	68b9      	ldr	r1, [r7, #8]
 800521e:	f002 f801 	bl	8007224 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	68da      	ldr	r2, [r3, #12]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522a:	425b      	negs	r3, r3
 800522c:	441a      	add	r2, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	68da      	ldr	r2, [r3, #12]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	429a      	cmp	r2, r3
 800523c:	d207      	bcs.n	800524e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	689a      	ldr	r2, [r3, #8]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005246:	425b      	negs	r3, r3
 8005248:	441a      	add	r2, r3
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2b02      	cmp	r3, #2
 8005252:	d105      	bne.n	8005260 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d002      	beq.n	8005260 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	3b01      	subs	r3, #1
 800525e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	1c5a      	adds	r2, r3, #1
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005268:	697b      	ldr	r3, [r7, #20]
}
 800526a:	4618      	mov	r0, r3
 800526c:	3718      	adds	r7, #24
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}

08005272 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005272:	b580      	push	{r7, lr}
 8005274:	b082      	sub	sp, #8
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
 800527a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005280:	2b00      	cmp	r3, #0
 8005282:	d018      	beq.n	80052b6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	68da      	ldr	r2, [r3, #12]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528c:	441a      	add	r2, r3
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	68da      	ldr	r2, [r3, #12]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	429a      	cmp	r2, r3
 800529c:	d303      	bcc.n	80052a6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	68d9      	ldr	r1, [r3, #12]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ae:	461a      	mov	r2, r3
 80052b0:	6838      	ldr	r0, [r7, #0]
 80052b2:	f001 ffb7 	bl	8007224 <memcpy>
	}
}
 80052b6:	bf00      	nop
 80052b8:	3708      	adds	r7, #8
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}

080052be <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80052be:	b580      	push	{r7, lr}
 80052c0:	b084      	sub	sp, #16
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80052c6:	f001 fc75 	bl	8006bb4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052d0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80052d2:	e011      	b.n	80052f8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d012      	beq.n	8005302 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	3324      	adds	r3, #36	; 0x24
 80052e0:	4618      	mov	r0, r3
 80052e2:	f000 fd47 	bl	8005d74 <xTaskRemoveFromEventList>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d001      	beq.n	80052f0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80052ec:	f000 fe1e 	bl	8005f2c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80052f0:	7bfb      	ldrb	r3, [r7, #15]
 80052f2:	3b01      	subs	r3, #1
 80052f4:	b2db      	uxtb	r3, r3
 80052f6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80052f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	dce9      	bgt.n	80052d4 <prvUnlockQueue+0x16>
 8005300:	e000      	b.n	8005304 <prvUnlockQueue+0x46>
					break;
 8005302:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	22ff      	movs	r2, #255	; 0xff
 8005308:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800530c:	f001 fc82 	bl	8006c14 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005310:	f001 fc50 	bl	8006bb4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800531a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800531c:	e011      	b.n	8005342 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	691b      	ldr	r3, [r3, #16]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d012      	beq.n	800534c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	3310      	adds	r3, #16
 800532a:	4618      	mov	r0, r3
 800532c:	f000 fd22 	bl	8005d74 <xTaskRemoveFromEventList>
 8005330:	4603      	mov	r3, r0
 8005332:	2b00      	cmp	r3, #0
 8005334:	d001      	beq.n	800533a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005336:	f000 fdf9 	bl	8005f2c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800533a:	7bbb      	ldrb	r3, [r7, #14]
 800533c:	3b01      	subs	r3, #1
 800533e:	b2db      	uxtb	r3, r3
 8005340:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005342:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005346:	2b00      	cmp	r3, #0
 8005348:	dce9      	bgt.n	800531e <prvUnlockQueue+0x60>
 800534a:	e000      	b.n	800534e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800534c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	22ff      	movs	r2, #255	; 0xff
 8005352:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005356:	f001 fc5d 	bl	8006c14 <vPortExitCritical>
}
 800535a:	bf00      	nop
 800535c:	3710      	adds	r7, #16
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}

08005362 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005362:	b580      	push	{r7, lr}
 8005364:	b084      	sub	sp, #16
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800536a:	f001 fc23 	bl	8006bb4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005372:	2b00      	cmp	r3, #0
 8005374:	d102      	bne.n	800537c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005376:	2301      	movs	r3, #1
 8005378:	60fb      	str	r3, [r7, #12]
 800537a:	e001      	b.n	8005380 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800537c:	2300      	movs	r3, #0
 800537e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005380:	f001 fc48 	bl	8006c14 <vPortExitCritical>

	return xReturn;
 8005384:	68fb      	ldr	r3, [r7, #12]
}
 8005386:	4618      	mov	r0, r3
 8005388:	3710      	adds	r7, #16
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}

0800538e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800538e:	b580      	push	{r7, lr}
 8005390:	b084      	sub	sp, #16
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005396:	f001 fc0d 	bl	8006bb4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d102      	bne.n	80053ac <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80053a6:	2301      	movs	r3, #1
 80053a8:	60fb      	str	r3, [r7, #12]
 80053aa:	e001      	b.n	80053b0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80053ac:	2300      	movs	r3, #0
 80053ae:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80053b0:	f001 fc30 	bl	8006c14 <vPortExitCritical>

	return xReturn;
 80053b4:	68fb      	ldr	r3, [r7, #12]
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3710      	adds	r7, #16
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
	...

080053c0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80053c0:	b480      	push	{r7}
 80053c2:	b085      	sub	sp, #20
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80053ca:	2300      	movs	r3, #0
 80053cc:	60fb      	str	r3, [r7, #12]
 80053ce:	e014      	b.n	80053fa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80053d0:	4a0f      	ldr	r2, [pc, #60]	; (8005410 <vQueueAddToRegistry+0x50>)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d10b      	bne.n	80053f4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80053dc:	490c      	ldr	r1, [pc, #48]	; (8005410 <vQueueAddToRegistry+0x50>)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	683a      	ldr	r2, [r7, #0]
 80053e2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80053e6:	4a0a      	ldr	r2, [pc, #40]	; (8005410 <vQueueAddToRegistry+0x50>)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	00db      	lsls	r3, r3, #3
 80053ec:	4413      	add	r3, r2
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80053f2:	e006      	b.n	8005402 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	3301      	adds	r3, #1
 80053f8:	60fb      	str	r3, [r7, #12]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2b07      	cmp	r3, #7
 80053fe:	d9e7      	bls.n	80053d0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005400:	bf00      	nop
 8005402:	bf00      	nop
 8005404:	3714      	adds	r7, #20
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr
 800540e:	bf00      	nop
 8005410:	200009a8 	.word	0x200009a8

08005414 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8005414:	b480      	push	{r7}
 8005416:	b085      	sub	sp, #20
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800541c:	2300      	movs	r3, #0
 800541e:	60fb      	str	r3, [r7, #12]
 8005420:	e016      	b.n	8005450 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8005422:	4a10      	ldr	r2, [pc, #64]	; (8005464 <vQueueUnregisterQueue+0x50>)
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	00db      	lsls	r3, r3, #3
 8005428:	4413      	add	r3, r2
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	429a      	cmp	r2, r3
 8005430:	d10b      	bne.n	800544a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8005432:	4a0c      	ldr	r2, [pc, #48]	; (8005464 <vQueueUnregisterQueue+0x50>)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2100      	movs	r1, #0
 8005438:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800543c:	4a09      	ldr	r2, [pc, #36]	; (8005464 <vQueueUnregisterQueue+0x50>)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	00db      	lsls	r3, r3, #3
 8005442:	4413      	add	r3, r2
 8005444:	2200      	movs	r2, #0
 8005446:	605a      	str	r2, [r3, #4]
				break;
 8005448:	e006      	b.n	8005458 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	3301      	adds	r3, #1
 800544e:	60fb      	str	r3, [r7, #12]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2b07      	cmp	r3, #7
 8005454:	d9e5      	bls.n	8005422 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8005456:	bf00      	nop
 8005458:	bf00      	nop
 800545a:	3714      	adds	r7, #20
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr
 8005464:	200009a8 	.word	0x200009a8

08005468 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005468:	b580      	push	{r7, lr}
 800546a:	b086      	sub	sp, #24
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005478:	f001 fb9c 	bl	8006bb4 <vPortEnterCritical>
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005482:	b25b      	sxtb	r3, r3
 8005484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005488:	d103      	bne.n	8005492 <vQueueWaitForMessageRestricted+0x2a>
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	2200      	movs	r2, #0
 800548e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005498:	b25b      	sxtb	r3, r3
 800549a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800549e:	d103      	bne.n	80054a8 <vQueueWaitForMessageRestricted+0x40>
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	2200      	movs	r2, #0
 80054a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054a8:	f001 fbb4 	bl	8006c14 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d106      	bne.n	80054c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	3324      	adds	r3, #36	; 0x24
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	68b9      	ldr	r1, [r7, #8]
 80054bc:	4618      	mov	r0, r3
 80054be:	f000 fc2d 	bl	8005d1c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80054c2:	6978      	ldr	r0, [r7, #20]
 80054c4:	f7ff fefb 	bl	80052be <prvUnlockQueue>
	}
 80054c8:	bf00      	nop
 80054ca:	3718      	adds	r7, #24
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}

080054d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b08e      	sub	sp, #56	; 0x38
 80054d4:	af04      	add	r7, sp, #16
 80054d6:	60f8      	str	r0, [r7, #12]
 80054d8:	60b9      	str	r1, [r7, #8]
 80054da:	607a      	str	r2, [r7, #4]
 80054dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80054de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d10a      	bne.n	80054fa <xTaskCreateStatic+0x2a>
	__asm volatile
 80054e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054e8:	f383 8811 	msr	BASEPRI, r3
 80054ec:	f3bf 8f6f 	isb	sy
 80054f0:	f3bf 8f4f 	dsb	sy
 80054f4:	623b      	str	r3, [r7, #32]
}
 80054f6:	bf00      	nop
 80054f8:	e7fe      	b.n	80054f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80054fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d10a      	bne.n	8005516 <xTaskCreateStatic+0x46>
	__asm volatile
 8005500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005504:	f383 8811 	msr	BASEPRI, r3
 8005508:	f3bf 8f6f 	isb	sy
 800550c:	f3bf 8f4f 	dsb	sy
 8005510:	61fb      	str	r3, [r7, #28]
}
 8005512:	bf00      	nop
 8005514:	e7fe      	b.n	8005514 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005516:	23bc      	movs	r3, #188	; 0xbc
 8005518:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	2bbc      	cmp	r3, #188	; 0xbc
 800551e:	d00a      	beq.n	8005536 <xTaskCreateStatic+0x66>
	__asm volatile
 8005520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005524:	f383 8811 	msr	BASEPRI, r3
 8005528:	f3bf 8f6f 	isb	sy
 800552c:	f3bf 8f4f 	dsb	sy
 8005530:	61bb      	str	r3, [r7, #24]
}
 8005532:	bf00      	nop
 8005534:	e7fe      	b.n	8005534 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005536:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800553a:	2b00      	cmp	r3, #0
 800553c:	d01e      	beq.n	800557c <xTaskCreateStatic+0xac>
 800553e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005540:	2b00      	cmp	r3, #0
 8005542:	d01b      	beq.n	800557c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005546:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800554c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800554e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005550:	2202      	movs	r2, #2
 8005552:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005556:	2300      	movs	r3, #0
 8005558:	9303      	str	r3, [sp, #12]
 800555a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555c:	9302      	str	r3, [sp, #8]
 800555e:	f107 0314 	add.w	r3, r7, #20
 8005562:	9301      	str	r3, [sp, #4]
 8005564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005566:	9300      	str	r3, [sp, #0]
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	68b9      	ldr	r1, [r7, #8]
 800556e:	68f8      	ldr	r0, [r7, #12]
 8005570:	f000 f850 	bl	8005614 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005574:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005576:	f000 f8f3 	bl	8005760 <prvAddNewTaskToReadyList>
 800557a:	e001      	b.n	8005580 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800557c:	2300      	movs	r3, #0
 800557e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005580:	697b      	ldr	r3, [r7, #20]
	}
 8005582:	4618      	mov	r0, r3
 8005584:	3728      	adds	r7, #40	; 0x28
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}

0800558a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800558a:	b580      	push	{r7, lr}
 800558c:	b08c      	sub	sp, #48	; 0x30
 800558e:	af04      	add	r7, sp, #16
 8005590:	60f8      	str	r0, [r7, #12]
 8005592:	60b9      	str	r1, [r7, #8]
 8005594:	603b      	str	r3, [r7, #0]
 8005596:	4613      	mov	r3, r2
 8005598:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800559a:	88fb      	ldrh	r3, [r7, #6]
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	4618      	mov	r0, r3
 80055a0:	f001 fc2a 	bl	8006df8 <pvPortMalloc>
 80055a4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d00e      	beq.n	80055ca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80055ac:	20bc      	movs	r0, #188	; 0xbc
 80055ae:	f001 fc23 	bl	8006df8 <pvPortMalloc>
 80055b2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d003      	beq.n	80055c2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	697a      	ldr	r2, [r7, #20]
 80055be:	631a      	str	r2, [r3, #48]	; 0x30
 80055c0:	e005      	b.n	80055ce <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80055c2:	6978      	ldr	r0, [r7, #20]
 80055c4:	f001 fce4 	bl	8006f90 <vPortFree>
 80055c8:	e001      	b.n	80055ce <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80055ca:	2300      	movs	r3, #0
 80055cc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80055ce:	69fb      	ldr	r3, [r7, #28]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d017      	beq.n	8005604 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	2200      	movs	r2, #0
 80055d8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80055dc:	88fa      	ldrh	r2, [r7, #6]
 80055de:	2300      	movs	r3, #0
 80055e0:	9303      	str	r3, [sp, #12]
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	9302      	str	r3, [sp, #8]
 80055e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055e8:	9301      	str	r3, [sp, #4]
 80055ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	68b9      	ldr	r1, [r7, #8]
 80055f2:	68f8      	ldr	r0, [r7, #12]
 80055f4:	f000 f80e 	bl	8005614 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80055f8:	69f8      	ldr	r0, [r7, #28]
 80055fa:	f000 f8b1 	bl	8005760 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80055fe:	2301      	movs	r3, #1
 8005600:	61bb      	str	r3, [r7, #24]
 8005602:	e002      	b.n	800560a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005604:	f04f 33ff 	mov.w	r3, #4294967295
 8005608:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800560a:	69bb      	ldr	r3, [r7, #24]
	}
 800560c:	4618      	mov	r0, r3
 800560e:	3720      	adds	r7, #32
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}

08005614 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b088      	sub	sp, #32
 8005618:	af00      	add	r7, sp, #0
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	60b9      	str	r1, [r7, #8]
 800561e:	607a      	str	r2, [r7, #4]
 8005620:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005624:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	461a      	mov	r2, r3
 800562c:	21a5      	movs	r1, #165	; 0xa5
 800562e:	f001 fe07 	bl	8007240 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005634:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800563c:	3b01      	subs	r3, #1
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	4413      	add	r3, r2
 8005642:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005644:	69bb      	ldr	r3, [r7, #24]
 8005646:	f023 0307 	bic.w	r3, r3, #7
 800564a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800564c:	69bb      	ldr	r3, [r7, #24]
 800564e:	f003 0307 	and.w	r3, r3, #7
 8005652:	2b00      	cmp	r3, #0
 8005654:	d00a      	beq.n	800566c <prvInitialiseNewTask+0x58>
	__asm volatile
 8005656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800565a:	f383 8811 	msr	BASEPRI, r3
 800565e:	f3bf 8f6f 	isb	sy
 8005662:	f3bf 8f4f 	dsb	sy
 8005666:	617b      	str	r3, [r7, #20]
}
 8005668:	bf00      	nop
 800566a:	e7fe      	b.n	800566a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d01f      	beq.n	80056b2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005672:	2300      	movs	r3, #0
 8005674:	61fb      	str	r3, [r7, #28]
 8005676:	e012      	b.n	800569e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005678:	68ba      	ldr	r2, [r7, #8]
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	4413      	add	r3, r2
 800567e:	7819      	ldrb	r1, [r3, #0]
 8005680:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	4413      	add	r3, r2
 8005686:	3334      	adds	r3, #52	; 0x34
 8005688:	460a      	mov	r2, r1
 800568a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800568c:	68ba      	ldr	r2, [r7, #8]
 800568e:	69fb      	ldr	r3, [r7, #28]
 8005690:	4413      	add	r3, r2
 8005692:	781b      	ldrb	r3, [r3, #0]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d006      	beq.n	80056a6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	3301      	adds	r3, #1
 800569c:	61fb      	str	r3, [r7, #28]
 800569e:	69fb      	ldr	r3, [r7, #28]
 80056a0:	2b0f      	cmp	r3, #15
 80056a2:	d9e9      	bls.n	8005678 <prvInitialiseNewTask+0x64>
 80056a4:	e000      	b.n	80056a8 <prvInitialiseNewTask+0x94>
			{
				break;
 80056a6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80056a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80056b0:	e003      	b.n	80056ba <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80056b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056b4:	2200      	movs	r2, #0
 80056b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80056ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056bc:	2b37      	cmp	r3, #55	; 0x37
 80056be:	d901      	bls.n	80056c4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80056c0:	2337      	movs	r3, #55	; 0x37
 80056c2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80056c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056c8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80056ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056ce:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80056d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d2:	2200      	movs	r2, #0
 80056d4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80056d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d8:	3304      	adds	r3, #4
 80056da:	4618      	mov	r0, r3
 80056dc:	f7fe fffa 	bl	80046d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80056e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e2:	3318      	adds	r3, #24
 80056e4:	4618      	mov	r0, r3
 80056e6:	f7fe fff5 	bl	80046d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80056ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056ee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056f2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80056f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056f8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80056fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056fe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005702:	2200      	movs	r2, #0
 8005704:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800570a:	2200      	movs	r2, #0
 800570c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005712:	3354      	adds	r3, #84	; 0x54
 8005714:	2260      	movs	r2, #96	; 0x60
 8005716:	2100      	movs	r1, #0
 8005718:	4618      	mov	r0, r3
 800571a:	f001 fd91 	bl	8007240 <memset>
 800571e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005720:	4a0c      	ldr	r2, [pc, #48]	; (8005754 <prvInitialiseNewTask+0x140>)
 8005722:	659a      	str	r2, [r3, #88]	; 0x58
 8005724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005726:	4a0c      	ldr	r2, [pc, #48]	; (8005758 <prvInitialiseNewTask+0x144>)
 8005728:	65da      	str	r2, [r3, #92]	; 0x5c
 800572a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800572c:	4a0b      	ldr	r2, [pc, #44]	; (800575c <prvInitialiseNewTask+0x148>)
 800572e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005730:	683a      	ldr	r2, [r7, #0]
 8005732:	68f9      	ldr	r1, [r7, #12]
 8005734:	69b8      	ldr	r0, [r7, #24]
 8005736:	f001 f90d 	bl	8006954 <pxPortInitialiseStack>
 800573a:	4602      	mov	r2, r0
 800573c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800573e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005742:	2b00      	cmp	r3, #0
 8005744:	d002      	beq.n	800574c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005748:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800574a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800574c:	bf00      	nop
 800574e:	3720      	adds	r7, #32
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	08007d34 	.word	0x08007d34
 8005758:	08007d54 	.word	0x08007d54
 800575c:	08007d14 	.word	0x08007d14

08005760 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b082      	sub	sp, #8
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005768:	f001 fa24 	bl	8006bb4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800576c:	4b2d      	ldr	r3, [pc, #180]	; (8005824 <prvAddNewTaskToReadyList+0xc4>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	3301      	adds	r3, #1
 8005772:	4a2c      	ldr	r2, [pc, #176]	; (8005824 <prvAddNewTaskToReadyList+0xc4>)
 8005774:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005776:	4b2c      	ldr	r3, [pc, #176]	; (8005828 <prvAddNewTaskToReadyList+0xc8>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d109      	bne.n	8005792 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800577e:	4a2a      	ldr	r2, [pc, #168]	; (8005828 <prvAddNewTaskToReadyList+0xc8>)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005784:	4b27      	ldr	r3, [pc, #156]	; (8005824 <prvAddNewTaskToReadyList+0xc4>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2b01      	cmp	r3, #1
 800578a:	d110      	bne.n	80057ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800578c:	f000 fbf2 	bl	8005f74 <prvInitialiseTaskLists>
 8005790:	e00d      	b.n	80057ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005792:	4b26      	ldr	r3, [pc, #152]	; (800582c <prvAddNewTaskToReadyList+0xcc>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d109      	bne.n	80057ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800579a:	4b23      	ldr	r3, [pc, #140]	; (8005828 <prvAddNewTaskToReadyList+0xc8>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d802      	bhi.n	80057ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80057a8:	4a1f      	ldr	r2, [pc, #124]	; (8005828 <prvAddNewTaskToReadyList+0xc8>)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80057ae:	4b20      	ldr	r3, [pc, #128]	; (8005830 <prvAddNewTaskToReadyList+0xd0>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	3301      	adds	r3, #1
 80057b4:	4a1e      	ldr	r2, [pc, #120]	; (8005830 <prvAddNewTaskToReadyList+0xd0>)
 80057b6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80057b8:	4b1d      	ldr	r3, [pc, #116]	; (8005830 <prvAddNewTaskToReadyList+0xd0>)
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057c4:	4b1b      	ldr	r3, [pc, #108]	; (8005834 <prvAddNewTaskToReadyList+0xd4>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d903      	bls.n	80057d4 <prvAddNewTaskToReadyList+0x74>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057d0:	4a18      	ldr	r2, [pc, #96]	; (8005834 <prvAddNewTaskToReadyList+0xd4>)
 80057d2:	6013      	str	r3, [r2, #0]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057d8:	4613      	mov	r3, r2
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	4413      	add	r3, r2
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	4a15      	ldr	r2, [pc, #84]	; (8005838 <prvAddNewTaskToReadyList+0xd8>)
 80057e2:	441a      	add	r2, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	3304      	adds	r3, #4
 80057e8:	4619      	mov	r1, r3
 80057ea:	4610      	mov	r0, r2
 80057ec:	f7fe ff7f 	bl	80046ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80057f0:	f001 fa10 	bl	8006c14 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80057f4:	4b0d      	ldr	r3, [pc, #52]	; (800582c <prvAddNewTaskToReadyList+0xcc>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d00e      	beq.n	800581a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80057fc:	4b0a      	ldr	r3, [pc, #40]	; (8005828 <prvAddNewTaskToReadyList+0xc8>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005806:	429a      	cmp	r2, r3
 8005808:	d207      	bcs.n	800581a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800580a:	4b0c      	ldr	r3, [pc, #48]	; (800583c <prvAddNewTaskToReadyList+0xdc>)
 800580c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005810:	601a      	str	r2, [r3, #0]
 8005812:	f3bf 8f4f 	dsb	sy
 8005816:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800581a:	bf00      	nop
 800581c:	3708      	adds	r7, #8
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop
 8005824:	20000ebc 	.word	0x20000ebc
 8005828:	200009e8 	.word	0x200009e8
 800582c:	20000ec8 	.word	0x20000ec8
 8005830:	20000ed8 	.word	0x20000ed8
 8005834:	20000ec4 	.word	0x20000ec4
 8005838:	200009ec 	.word	0x200009ec
 800583c:	e000ed04 	.word	0xe000ed04

08005840 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b08a      	sub	sp, #40	; 0x28
 8005844:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005846:	2300      	movs	r3, #0
 8005848:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800584a:	2300      	movs	r3, #0
 800584c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800584e:	463a      	mov	r2, r7
 8005850:	1d39      	adds	r1, r7, #4
 8005852:	f107 0308 	add.w	r3, r7, #8
 8005856:	4618      	mov	r0, r3
 8005858:	f7fe fee8 	bl	800462c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800585c:	6839      	ldr	r1, [r7, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	68ba      	ldr	r2, [r7, #8]
 8005862:	9202      	str	r2, [sp, #8]
 8005864:	9301      	str	r3, [sp, #4]
 8005866:	2300      	movs	r3, #0
 8005868:	9300      	str	r3, [sp, #0]
 800586a:	2300      	movs	r3, #0
 800586c:	460a      	mov	r2, r1
 800586e:	4924      	ldr	r1, [pc, #144]	; (8005900 <vTaskStartScheduler+0xc0>)
 8005870:	4824      	ldr	r0, [pc, #144]	; (8005904 <vTaskStartScheduler+0xc4>)
 8005872:	f7ff fe2d 	bl	80054d0 <xTaskCreateStatic>
 8005876:	4603      	mov	r3, r0
 8005878:	4a23      	ldr	r2, [pc, #140]	; (8005908 <vTaskStartScheduler+0xc8>)
 800587a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800587c:	4b22      	ldr	r3, [pc, #136]	; (8005908 <vTaskStartScheduler+0xc8>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d002      	beq.n	800588a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005884:	2301      	movs	r3, #1
 8005886:	617b      	str	r3, [r7, #20]
 8005888:	e001      	b.n	800588e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800588a:	2300      	movs	r3, #0
 800588c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	2b01      	cmp	r3, #1
 8005892:	d102      	bne.n	800589a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005894:	f000 fd10 	bl	80062b8 <xTimerCreateTimerTask>
 8005898:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	2b01      	cmp	r3, #1
 800589e:	d11b      	bne.n	80058d8 <vTaskStartScheduler+0x98>
	__asm volatile
 80058a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a4:	f383 8811 	msr	BASEPRI, r3
 80058a8:	f3bf 8f6f 	isb	sy
 80058ac:	f3bf 8f4f 	dsb	sy
 80058b0:	613b      	str	r3, [r7, #16]
}
 80058b2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80058b4:	4b15      	ldr	r3, [pc, #84]	; (800590c <vTaskStartScheduler+0xcc>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	3354      	adds	r3, #84	; 0x54
 80058ba:	4a15      	ldr	r2, [pc, #84]	; (8005910 <vTaskStartScheduler+0xd0>)
 80058bc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80058be:	4b15      	ldr	r3, [pc, #84]	; (8005914 <vTaskStartScheduler+0xd4>)
 80058c0:	f04f 32ff 	mov.w	r2, #4294967295
 80058c4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80058c6:	4b14      	ldr	r3, [pc, #80]	; (8005918 <vTaskStartScheduler+0xd8>)
 80058c8:	2201      	movs	r2, #1
 80058ca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80058cc:	4b13      	ldr	r3, [pc, #76]	; (800591c <vTaskStartScheduler+0xdc>)
 80058ce:	2200      	movs	r2, #0
 80058d0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80058d2:	f001 f8cd 	bl	8006a70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80058d6:	e00e      	b.n	80058f6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058de:	d10a      	bne.n	80058f6 <vTaskStartScheduler+0xb6>
	__asm volatile
 80058e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e4:	f383 8811 	msr	BASEPRI, r3
 80058e8:	f3bf 8f6f 	isb	sy
 80058ec:	f3bf 8f4f 	dsb	sy
 80058f0:	60fb      	str	r3, [r7, #12]
}
 80058f2:	bf00      	nop
 80058f4:	e7fe      	b.n	80058f4 <vTaskStartScheduler+0xb4>
}
 80058f6:	bf00      	nop
 80058f8:	3718      	adds	r7, #24
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	bf00      	nop
 8005900:	08007c8c 	.word	0x08007c8c
 8005904:	08005f45 	.word	0x08005f45
 8005908:	20000ee0 	.word	0x20000ee0
 800590c:	200009e8 	.word	0x200009e8
 8005910:	20000010 	.word	0x20000010
 8005914:	20000edc 	.word	0x20000edc
 8005918:	20000ec8 	.word	0x20000ec8
 800591c:	20000ec0 	.word	0x20000ec0

08005920 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005920:	b480      	push	{r7}
 8005922:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005924:	4b04      	ldr	r3, [pc, #16]	; (8005938 <vTaskSuspendAll+0x18>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	3301      	adds	r3, #1
 800592a:	4a03      	ldr	r2, [pc, #12]	; (8005938 <vTaskSuspendAll+0x18>)
 800592c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800592e:	bf00      	nop
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr
 8005938:	20000ee4 	.word	0x20000ee4

0800593c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005942:	2300      	movs	r3, #0
 8005944:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005946:	2300      	movs	r3, #0
 8005948:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800594a:	4b42      	ldr	r3, [pc, #264]	; (8005a54 <xTaskResumeAll+0x118>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d10a      	bne.n	8005968 <xTaskResumeAll+0x2c>
	__asm volatile
 8005952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005956:	f383 8811 	msr	BASEPRI, r3
 800595a:	f3bf 8f6f 	isb	sy
 800595e:	f3bf 8f4f 	dsb	sy
 8005962:	603b      	str	r3, [r7, #0]
}
 8005964:	bf00      	nop
 8005966:	e7fe      	b.n	8005966 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005968:	f001 f924 	bl	8006bb4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800596c:	4b39      	ldr	r3, [pc, #228]	; (8005a54 <xTaskResumeAll+0x118>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	3b01      	subs	r3, #1
 8005972:	4a38      	ldr	r2, [pc, #224]	; (8005a54 <xTaskResumeAll+0x118>)
 8005974:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005976:	4b37      	ldr	r3, [pc, #220]	; (8005a54 <xTaskResumeAll+0x118>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d162      	bne.n	8005a44 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800597e:	4b36      	ldr	r3, [pc, #216]	; (8005a58 <xTaskResumeAll+0x11c>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d05e      	beq.n	8005a44 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005986:	e02f      	b.n	80059e8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005988:	4b34      	ldr	r3, [pc, #208]	; (8005a5c <xTaskResumeAll+0x120>)
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	3318      	adds	r3, #24
 8005994:	4618      	mov	r0, r3
 8005996:	f7fe ff07 	bl	80047a8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	3304      	adds	r3, #4
 800599e:	4618      	mov	r0, r3
 80059a0:	f7fe ff02 	bl	80047a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059a8:	4b2d      	ldr	r3, [pc, #180]	; (8005a60 <xTaskResumeAll+0x124>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d903      	bls.n	80059b8 <xTaskResumeAll+0x7c>
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b4:	4a2a      	ldr	r2, [pc, #168]	; (8005a60 <xTaskResumeAll+0x124>)
 80059b6:	6013      	str	r3, [r2, #0]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059bc:	4613      	mov	r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	4413      	add	r3, r2
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	4a27      	ldr	r2, [pc, #156]	; (8005a64 <xTaskResumeAll+0x128>)
 80059c6:	441a      	add	r2, r3
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	3304      	adds	r3, #4
 80059cc:	4619      	mov	r1, r3
 80059ce:	4610      	mov	r0, r2
 80059d0:	f7fe fe8d 	bl	80046ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059d8:	4b23      	ldr	r3, [pc, #140]	; (8005a68 <xTaskResumeAll+0x12c>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059de:	429a      	cmp	r2, r3
 80059e0:	d302      	bcc.n	80059e8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80059e2:	4b22      	ldr	r3, [pc, #136]	; (8005a6c <xTaskResumeAll+0x130>)
 80059e4:	2201      	movs	r2, #1
 80059e6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80059e8:	4b1c      	ldr	r3, [pc, #112]	; (8005a5c <xTaskResumeAll+0x120>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d1cb      	bne.n	8005988 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d001      	beq.n	80059fa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80059f6:	f000 fb5f 	bl	80060b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80059fa:	4b1d      	ldr	r3, [pc, #116]	; (8005a70 <xTaskResumeAll+0x134>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d010      	beq.n	8005a28 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005a06:	f000 f847 	bl	8005a98 <xTaskIncrementTick>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d002      	beq.n	8005a16 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005a10:	4b16      	ldr	r3, [pc, #88]	; (8005a6c <xTaskResumeAll+0x130>)
 8005a12:	2201      	movs	r2, #1
 8005a14:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	3b01      	subs	r3, #1
 8005a1a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d1f1      	bne.n	8005a06 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005a22:	4b13      	ldr	r3, [pc, #76]	; (8005a70 <xTaskResumeAll+0x134>)
 8005a24:	2200      	movs	r2, #0
 8005a26:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005a28:	4b10      	ldr	r3, [pc, #64]	; (8005a6c <xTaskResumeAll+0x130>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d009      	beq.n	8005a44 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005a30:	2301      	movs	r3, #1
 8005a32:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005a34:	4b0f      	ldr	r3, [pc, #60]	; (8005a74 <xTaskResumeAll+0x138>)
 8005a36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a3a:	601a      	str	r2, [r3, #0]
 8005a3c:	f3bf 8f4f 	dsb	sy
 8005a40:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005a44:	f001 f8e6 	bl	8006c14 <vPortExitCritical>

	return xAlreadyYielded;
 8005a48:	68bb      	ldr	r3, [r7, #8]
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3710      	adds	r7, #16
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	20000ee4 	.word	0x20000ee4
 8005a58:	20000ebc 	.word	0x20000ebc
 8005a5c:	20000e7c 	.word	0x20000e7c
 8005a60:	20000ec4 	.word	0x20000ec4
 8005a64:	200009ec 	.word	0x200009ec
 8005a68:	200009e8 	.word	0x200009e8
 8005a6c:	20000ed0 	.word	0x20000ed0
 8005a70:	20000ecc 	.word	0x20000ecc
 8005a74:	e000ed04 	.word	0xe000ed04

08005a78 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005a7e:	4b05      	ldr	r3, [pc, #20]	; (8005a94 <xTaskGetTickCount+0x1c>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005a84:	687b      	ldr	r3, [r7, #4]
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	370c      	adds	r7, #12
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	20000ec0 	.word	0x20000ec0

08005a98 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b086      	sub	sp, #24
 8005a9c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005aa2:	4b4f      	ldr	r3, [pc, #316]	; (8005be0 <xTaskIncrementTick+0x148>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	f040 808f 	bne.w	8005bca <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005aac:	4b4d      	ldr	r3, [pc, #308]	; (8005be4 <xTaskIncrementTick+0x14c>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	3301      	adds	r3, #1
 8005ab2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005ab4:	4a4b      	ldr	r2, [pc, #300]	; (8005be4 <xTaskIncrementTick+0x14c>)
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d120      	bne.n	8005b02 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005ac0:	4b49      	ldr	r3, [pc, #292]	; (8005be8 <xTaskIncrementTick+0x150>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00a      	beq.n	8005ae0 <xTaskIncrementTick+0x48>
	__asm volatile
 8005aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ace:	f383 8811 	msr	BASEPRI, r3
 8005ad2:	f3bf 8f6f 	isb	sy
 8005ad6:	f3bf 8f4f 	dsb	sy
 8005ada:	603b      	str	r3, [r7, #0]
}
 8005adc:	bf00      	nop
 8005ade:	e7fe      	b.n	8005ade <xTaskIncrementTick+0x46>
 8005ae0:	4b41      	ldr	r3, [pc, #260]	; (8005be8 <xTaskIncrementTick+0x150>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	60fb      	str	r3, [r7, #12]
 8005ae6:	4b41      	ldr	r3, [pc, #260]	; (8005bec <xTaskIncrementTick+0x154>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a3f      	ldr	r2, [pc, #252]	; (8005be8 <xTaskIncrementTick+0x150>)
 8005aec:	6013      	str	r3, [r2, #0]
 8005aee:	4a3f      	ldr	r2, [pc, #252]	; (8005bec <xTaskIncrementTick+0x154>)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6013      	str	r3, [r2, #0]
 8005af4:	4b3e      	ldr	r3, [pc, #248]	; (8005bf0 <xTaskIncrementTick+0x158>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	3301      	adds	r3, #1
 8005afa:	4a3d      	ldr	r2, [pc, #244]	; (8005bf0 <xTaskIncrementTick+0x158>)
 8005afc:	6013      	str	r3, [r2, #0]
 8005afe:	f000 fadb 	bl	80060b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005b02:	4b3c      	ldr	r3, [pc, #240]	; (8005bf4 <xTaskIncrementTick+0x15c>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	693a      	ldr	r2, [r7, #16]
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d349      	bcc.n	8005ba0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b0c:	4b36      	ldr	r3, [pc, #216]	; (8005be8 <xTaskIncrementTick+0x150>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d104      	bne.n	8005b20 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b16:	4b37      	ldr	r3, [pc, #220]	; (8005bf4 <xTaskIncrementTick+0x15c>)
 8005b18:	f04f 32ff 	mov.w	r2, #4294967295
 8005b1c:	601a      	str	r2, [r3, #0]
					break;
 8005b1e:	e03f      	b.n	8005ba0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b20:	4b31      	ldr	r3, [pc, #196]	; (8005be8 <xTaskIncrementTick+0x150>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005b30:	693a      	ldr	r2, [r7, #16]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d203      	bcs.n	8005b40 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005b38:	4a2e      	ldr	r2, [pc, #184]	; (8005bf4 <xTaskIncrementTick+0x15c>)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005b3e:	e02f      	b.n	8005ba0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	3304      	adds	r3, #4
 8005b44:	4618      	mov	r0, r3
 8005b46:	f7fe fe2f 	bl	80047a8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d004      	beq.n	8005b5c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	3318      	adds	r3, #24
 8005b56:	4618      	mov	r0, r3
 8005b58:	f7fe fe26 	bl	80047a8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b60:	4b25      	ldr	r3, [pc, #148]	; (8005bf8 <xTaskIncrementTick+0x160>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d903      	bls.n	8005b70 <xTaskIncrementTick+0xd8>
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b6c:	4a22      	ldr	r2, [pc, #136]	; (8005bf8 <xTaskIncrementTick+0x160>)
 8005b6e:	6013      	str	r3, [r2, #0]
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b74:	4613      	mov	r3, r2
 8005b76:	009b      	lsls	r3, r3, #2
 8005b78:	4413      	add	r3, r2
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	4a1f      	ldr	r2, [pc, #124]	; (8005bfc <xTaskIncrementTick+0x164>)
 8005b7e:	441a      	add	r2, r3
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	3304      	adds	r3, #4
 8005b84:	4619      	mov	r1, r3
 8005b86:	4610      	mov	r0, r2
 8005b88:	f7fe fdb1 	bl	80046ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b90:	4b1b      	ldr	r3, [pc, #108]	; (8005c00 <xTaskIncrementTick+0x168>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d3b8      	bcc.n	8005b0c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b9e:	e7b5      	b.n	8005b0c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005ba0:	4b17      	ldr	r3, [pc, #92]	; (8005c00 <xTaskIncrementTick+0x168>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ba6:	4915      	ldr	r1, [pc, #84]	; (8005bfc <xTaskIncrementTick+0x164>)
 8005ba8:	4613      	mov	r3, r2
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	4413      	add	r3, r2
 8005bae:	009b      	lsls	r3, r3, #2
 8005bb0:	440b      	add	r3, r1
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d901      	bls.n	8005bbc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005bbc:	4b11      	ldr	r3, [pc, #68]	; (8005c04 <xTaskIncrementTick+0x16c>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d007      	beq.n	8005bd4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	617b      	str	r3, [r7, #20]
 8005bc8:	e004      	b.n	8005bd4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005bca:	4b0f      	ldr	r3, [pc, #60]	; (8005c08 <xTaskIncrementTick+0x170>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	3301      	adds	r3, #1
 8005bd0:	4a0d      	ldr	r2, [pc, #52]	; (8005c08 <xTaskIncrementTick+0x170>)
 8005bd2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005bd4:	697b      	ldr	r3, [r7, #20]
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3718      	adds	r7, #24
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	20000ee4 	.word	0x20000ee4
 8005be4:	20000ec0 	.word	0x20000ec0
 8005be8:	20000e74 	.word	0x20000e74
 8005bec:	20000e78 	.word	0x20000e78
 8005bf0:	20000ed4 	.word	0x20000ed4
 8005bf4:	20000edc 	.word	0x20000edc
 8005bf8:	20000ec4 	.word	0x20000ec4
 8005bfc:	200009ec 	.word	0x200009ec
 8005c00:	200009e8 	.word	0x200009e8
 8005c04:	20000ed0 	.word	0x20000ed0
 8005c08:	20000ecc 	.word	0x20000ecc

08005c0c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b085      	sub	sp, #20
 8005c10:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005c12:	4b2a      	ldr	r3, [pc, #168]	; (8005cbc <vTaskSwitchContext+0xb0>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d003      	beq.n	8005c22 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005c1a:	4b29      	ldr	r3, [pc, #164]	; (8005cc0 <vTaskSwitchContext+0xb4>)
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005c20:	e046      	b.n	8005cb0 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8005c22:	4b27      	ldr	r3, [pc, #156]	; (8005cc0 <vTaskSwitchContext+0xb4>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c28:	4b26      	ldr	r3, [pc, #152]	; (8005cc4 <vTaskSwitchContext+0xb8>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	60fb      	str	r3, [r7, #12]
 8005c2e:	e010      	b.n	8005c52 <vTaskSwitchContext+0x46>
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d10a      	bne.n	8005c4c <vTaskSwitchContext+0x40>
	__asm volatile
 8005c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c3a:	f383 8811 	msr	BASEPRI, r3
 8005c3e:	f3bf 8f6f 	isb	sy
 8005c42:	f3bf 8f4f 	dsb	sy
 8005c46:	607b      	str	r3, [r7, #4]
}
 8005c48:	bf00      	nop
 8005c4a:	e7fe      	b.n	8005c4a <vTaskSwitchContext+0x3e>
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	60fb      	str	r3, [r7, #12]
 8005c52:	491d      	ldr	r1, [pc, #116]	; (8005cc8 <vTaskSwitchContext+0xbc>)
 8005c54:	68fa      	ldr	r2, [r7, #12]
 8005c56:	4613      	mov	r3, r2
 8005c58:	009b      	lsls	r3, r3, #2
 8005c5a:	4413      	add	r3, r2
 8005c5c:	009b      	lsls	r3, r3, #2
 8005c5e:	440b      	add	r3, r1
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d0e4      	beq.n	8005c30 <vTaskSwitchContext+0x24>
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	4613      	mov	r3, r2
 8005c6a:	009b      	lsls	r3, r3, #2
 8005c6c:	4413      	add	r3, r2
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	4a15      	ldr	r2, [pc, #84]	; (8005cc8 <vTaskSwitchContext+0xbc>)
 8005c72:	4413      	add	r3, r2
 8005c74:	60bb      	str	r3, [r7, #8]
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	685a      	ldr	r2, [r3, #4]
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	605a      	str	r2, [r3, #4]
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	685a      	ldr	r2, [r3, #4]
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	3308      	adds	r3, #8
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d104      	bne.n	8005c96 <vTaskSwitchContext+0x8a>
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	685a      	ldr	r2, [r3, #4]
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	605a      	str	r2, [r3, #4]
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	4a0b      	ldr	r2, [pc, #44]	; (8005ccc <vTaskSwitchContext+0xc0>)
 8005c9e:	6013      	str	r3, [r2, #0]
 8005ca0:	4a08      	ldr	r2, [pc, #32]	; (8005cc4 <vTaskSwitchContext+0xb8>)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005ca6:	4b09      	ldr	r3, [pc, #36]	; (8005ccc <vTaskSwitchContext+0xc0>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	3354      	adds	r3, #84	; 0x54
 8005cac:	4a08      	ldr	r2, [pc, #32]	; (8005cd0 <vTaskSwitchContext+0xc4>)
 8005cae:	6013      	str	r3, [r2, #0]
}
 8005cb0:	bf00      	nop
 8005cb2:	3714      	adds	r7, #20
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr
 8005cbc:	20000ee4 	.word	0x20000ee4
 8005cc0:	20000ed0 	.word	0x20000ed0
 8005cc4:	20000ec4 	.word	0x20000ec4
 8005cc8:	200009ec 	.word	0x200009ec
 8005ccc:	200009e8 	.word	0x200009e8
 8005cd0:	20000010 	.word	0x20000010

08005cd4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b084      	sub	sp, #16
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
 8005cdc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d10a      	bne.n	8005cfa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ce8:	f383 8811 	msr	BASEPRI, r3
 8005cec:	f3bf 8f6f 	isb	sy
 8005cf0:	f3bf 8f4f 	dsb	sy
 8005cf4:	60fb      	str	r3, [r7, #12]
}
 8005cf6:	bf00      	nop
 8005cf8:	e7fe      	b.n	8005cf8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005cfa:	4b07      	ldr	r3, [pc, #28]	; (8005d18 <vTaskPlaceOnEventList+0x44>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	3318      	adds	r3, #24
 8005d00:	4619      	mov	r1, r3
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f7fe fd17 	bl	8004736 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005d08:	2101      	movs	r1, #1
 8005d0a:	6838      	ldr	r0, [r7, #0]
 8005d0c:	f000 fa80 	bl	8006210 <prvAddCurrentTaskToDelayedList>
}
 8005d10:	bf00      	nop
 8005d12:	3710      	adds	r7, #16
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	200009e8 	.word	0x200009e8

08005d1c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b086      	sub	sp, #24
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d10a      	bne.n	8005d44 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d32:	f383 8811 	msr	BASEPRI, r3
 8005d36:	f3bf 8f6f 	isb	sy
 8005d3a:	f3bf 8f4f 	dsb	sy
 8005d3e:	617b      	str	r3, [r7, #20]
}
 8005d40:	bf00      	nop
 8005d42:	e7fe      	b.n	8005d42 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005d44:	4b0a      	ldr	r3, [pc, #40]	; (8005d70 <vTaskPlaceOnEventListRestricted+0x54>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	3318      	adds	r3, #24
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	68f8      	ldr	r0, [r7, #12]
 8005d4e:	f7fe fcce 	bl	80046ee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d002      	beq.n	8005d5e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005d58:	f04f 33ff 	mov.w	r3, #4294967295
 8005d5c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005d5e:	6879      	ldr	r1, [r7, #4]
 8005d60:	68b8      	ldr	r0, [r7, #8]
 8005d62:	f000 fa55 	bl	8006210 <prvAddCurrentTaskToDelayedList>
	}
 8005d66:	bf00      	nop
 8005d68:	3718      	adds	r7, #24
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	200009e8 	.word	0x200009e8

08005d74 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b086      	sub	sp, #24
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	68db      	ldr	r3, [r3, #12]
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d10a      	bne.n	8005da0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d8e:	f383 8811 	msr	BASEPRI, r3
 8005d92:	f3bf 8f6f 	isb	sy
 8005d96:	f3bf 8f4f 	dsb	sy
 8005d9a:	60fb      	str	r3, [r7, #12]
}
 8005d9c:	bf00      	nop
 8005d9e:	e7fe      	b.n	8005d9e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	3318      	adds	r3, #24
 8005da4:	4618      	mov	r0, r3
 8005da6:	f7fe fcff 	bl	80047a8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005daa:	4b1e      	ldr	r3, [pc, #120]	; (8005e24 <xTaskRemoveFromEventList+0xb0>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d11d      	bne.n	8005dee <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	3304      	adds	r3, #4
 8005db6:	4618      	mov	r0, r3
 8005db8:	f7fe fcf6 	bl	80047a8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dc0:	4b19      	ldr	r3, [pc, #100]	; (8005e28 <xTaskRemoveFromEventList+0xb4>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d903      	bls.n	8005dd0 <xTaskRemoveFromEventList+0x5c>
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dcc:	4a16      	ldr	r2, [pc, #88]	; (8005e28 <xTaskRemoveFromEventList+0xb4>)
 8005dce:	6013      	str	r3, [r2, #0]
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dd4:	4613      	mov	r3, r2
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	4413      	add	r3, r2
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	4a13      	ldr	r2, [pc, #76]	; (8005e2c <xTaskRemoveFromEventList+0xb8>)
 8005dde:	441a      	add	r2, r3
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	3304      	adds	r3, #4
 8005de4:	4619      	mov	r1, r3
 8005de6:	4610      	mov	r0, r2
 8005de8:	f7fe fc81 	bl	80046ee <vListInsertEnd>
 8005dec:	e005      	b.n	8005dfa <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	3318      	adds	r3, #24
 8005df2:	4619      	mov	r1, r3
 8005df4:	480e      	ldr	r0, [pc, #56]	; (8005e30 <xTaskRemoveFromEventList+0xbc>)
 8005df6:	f7fe fc7a 	bl	80046ee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dfe:	4b0d      	ldr	r3, [pc, #52]	; (8005e34 <xTaskRemoveFromEventList+0xc0>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d905      	bls.n	8005e14 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005e0c:	4b0a      	ldr	r3, [pc, #40]	; (8005e38 <xTaskRemoveFromEventList+0xc4>)
 8005e0e:	2201      	movs	r2, #1
 8005e10:	601a      	str	r2, [r3, #0]
 8005e12:	e001      	b.n	8005e18 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005e14:	2300      	movs	r3, #0
 8005e16:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005e18:	697b      	ldr	r3, [r7, #20]
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3718      	adds	r7, #24
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	20000ee4 	.word	0x20000ee4
 8005e28:	20000ec4 	.word	0x20000ec4
 8005e2c:	200009ec 	.word	0x200009ec
 8005e30:	20000e7c 	.word	0x20000e7c
 8005e34:	200009e8 	.word	0x200009e8
 8005e38:	20000ed0 	.word	0x20000ed0

08005e3c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005e44:	4b06      	ldr	r3, [pc, #24]	; (8005e60 <vTaskInternalSetTimeOutState+0x24>)
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005e4c:	4b05      	ldr	r3, [pc, #20]	; (8005e64 <vTaskInternalSetTimeOutState+0x28>)
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	605a      	str	r2, [r3, #4]
}
 8005e54:	bf00      	nop
 8005e56:	370c      	adds	r7, #12
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr
 8005e60:	20000ed4 	.word	0x20000ed4
 8005e64:	20000ec0 	.word	0x20000ec0

08005e68 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b088      	sub	sp, #32
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d10a      	bne.n	8005e8e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e7c:	f383 8811 	msr	BASEPRI, r3
 8005e80:	f3bf 8f6f 	isb	sy
 8005e84:	f3bf 8f4f 	dsb	sy
 8005e88:	613b      	str	r3, [r7, #16]
}
 8005e8a:	bf00      	nop
 8005e8c:	e7fe      	b.n	8005e8c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d10a      	bne.n	8005eaa <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e98:	f383 8811 	msr	BASEPRI, r3
 8005e9c:	f3bf 8f6f 	isb	sy
 8005ea0:	f3bf 8f4f 	dsb	sy
 8005ea4:	60fb      	str	r3, [r7, #12]
}
 8005ea6:	bf00      	nop
 8005ea8:	e7fe      	b.n	8005ea8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005eaa:	f000 fe83 	bl	8006bb4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005eae:	4b1d      	ldr	r3, [pc, #116]	; (8005f24 <xTaskCheckForTimeOut+0xbc>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	69ba      	ldr	r2, [r7, #24]
 8005eba:	1ad3      	subs	r3, r2, r3
 8005ebc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec6:	d102      	bne.n	8005ece <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	61fb      	str	r3, [r7, #28]
 8005ecc:	e023      	b.n	8005f16 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	4b15      	ldr	r3, [pc, #84]	; (8005f28 <xTaskCheckForTimeOut+0xc0>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d007      	beq.n	8005eea <xTaskCheckForTimeOut+0x82>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	69ba      	ldr	r2, [r7, #24]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d302      	bcc.n	8005eea <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	61fb      	str	r3, [r7, #28]
 8005ee8:	e015      	b.n	8005f16 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	697a      	ldr	r2, [r7, #20]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d20b      	bcs.n	8005f0c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	1ad2      	subs	r2, r2, r3
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f7ff ff9b 	bl	8005e3c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005f06:	2300      	movs	r3, #0
 8005f08:	61fb      	str	r3, [r7, #28]
 8005f0a:	e004      	b.n	8005f16 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005f12:	2301      	movs	r3, #1
 8005f14:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005f16:	f000 fe7d 	bl	8006c14 <vPortExitCritical>

	return xReturn;
 8005f1a:	69fb      	ldr	r3, [r7, #28]
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	3720      	adds	r7, #32
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bd80      	pop	{r7, pc}
 8005f24:	20000ec0 	.word	0x20000ec0
 8005f28:	20000ed4 	.word	0x20000ed4

08005f2c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005f30:	4b03      	ldr	r3, [pc, #12]	; (8005f40 <vTaskMissedYield+0x14>)
 8005f32:	2201      	movs	r2, #1
 8005f34:	601a      	str	r2, [r3, #0]
}
 8005f36:	bf00      	nop
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr
 8005f40:	20000ed0 	.word	0x20000ed0

08005f44 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b082      	sub	sp, #8
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005f4c:	f000 f852 	bl	8005ff4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005f50:	4b06      	ldr	r3, [pc, #24]	; (8005f6c <prvIdleTask+0x28>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d9f9      	bls.n	8005f4c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005f58:	4b05      	ldr	r3, [pc, #20]	; (8005f70 <prvIdleTask+0x2c>)
 8005f5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f5e:	601a      	str	r2, [r3, #0]
 8005f60:	f3bf 8f4f 	dsb	sy
 8005f64:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005f68:	e7f0      	b.n	8005f4c <prvIdleTask+0x8>
 8005f6a:	bf00      	nop
 8005f6c:	200009ec 	.word	0x200009ec
 8005f70:	e000ed04 	.word	0xe000ed04

08005f74 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b082      	sub	sp, #8
 8005f78:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	607b      	str	r3, [r7, #4]
 8005f7e:	e00c      	b.n	8005f9a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005f80:	687a      	ldr	r2, [r7, #4]
 8005f82:	4613      	mov	r3, r2
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	4413      	add	r3, r2
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	4a12      	ldr	r2, [pc, #72]	; (8005fd4 <prvInitialiseTaskLists+0x60>)
 8005f8c:	4413      	add	r3, r2
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f7fe fb80 	bl	8004694 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	3301      	adds	r3, #1
 8005f98:	607b      	str	r3, [r7, #4]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2b37      	cmp	r3, #55	; 0x37
 8005f9e:	d9ef      	bls.n	8005f80 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005fa0:	480d      	ldr	r0, [pc, #52]	; (8005fd8 <prvInitialiseTaskLists+0x64>)
 8005fa2:	f7fe fb77 	bl	8004694 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005fa6:	480d      	ldr	r0, [pc, #52]	; (8005fdc <prvInitialiseTaskLists+0x68>)
 8005fa8:	f7fe fb74 	bl	8004694 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005fac:	480c      	ldr	r0, [pc, #48]	; (8005fe0 <prvInitialiseTaskLists+0x6c>)
 8005fae:	f7fe fb71 	bl	8004694 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005fb2:	480c      	ldr	r0, [pc, #48]	; (8005fe4 <prvInitialiseTaskLists+0x70>)
 8005fb4:	f7fe fb6e 	bl	8004694 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005fb8:	480b      	ldr	r0, [pc, #44]	; (8005fe8 <prvInitialiseTaskLists+0x74>)
 8005fba:	f7fe fb6b 	bl	8004694 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005fbe:	4b0b      	ldr	r3, [pc, #44]	; (8005fec <prvInitialiseTaskLists+0x78>)
 8005fc0:	4a05      	ldr	r2, [pc, #20]	; (8005fd8 <prvInitialiseTaskLists+0x64>)
 8005fc2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005fc4:	4b0a      	ldr	r3, [pc, #40]	; (8005ff0 <prvInitialiseTaskLists+0x7c>)
 8005fc6:	4a05      	ldr	r2, [pc, #20]	; (8005fdc <prvInitialiseTaskLists+0x68>)
 8005fc8:	601a      	str	r2, [r3, #0]
}
 8005fca:	bf00      	nop
 8005fcc:	3708      	adds	r7, #8
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	bf00      	nop
 8005fd4:	200009ec 	.word	0x200009ec
 8005fd8:	20000e4c 	.word	0x20000e4c
 8005fdc:	20000e60 	.word	0x20000e60
 8005fe0:	20000e7c 	.word	0x20000e7c
 8005fe4:	20000e90 	.word	0x20000e90
 8005fe8:	20000ea8 	.word	0x20000ea8
 8005fec:	20000e74 	.word	0x20000e74
 8005ff0:	20000e78 	.word	0x20000e78

08005ff4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005ffa:	e019      	b.n	8006030 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005ffc:	f000 fdda 	bl	8006bb4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006000:	4b10      	ldr	r3, [pc, #64]	; (8006044 <prvCheckTasksWaitingTermination+0x50>)
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	3304      	adds	r3, #4
 800600c:	4618      	mov	r0, r3
 800600e:	f7fe fbcb 	bl	80047a8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006012:	4b0d      	ldr	r3, [pc, #52]	; (8006048 <prvCheckTasksWaitingTermination+0x54>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	3b01      	subs	r3, #1
 8006018:	4a0b      	ldr	r2, [pc, #44]	; (8006048 <prvCheckTasksWaitingTermination+0x54>)
 800601a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800601c:	4b0b      	ldr	r3, [pc, #44]	; (800604c <prvCheckTasksWaitingTermination+0x58>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	3b01      	subs	r3, #1
 8006022:	4a0a      	ldr	r2, [pc, #40]	; (800604c <prvCheckTasksWaitingTermination+0x58>)
 8006024:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006026:	f000 fdf5 	bl	8006c14 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 f810 	bl	8006050 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006030:	4b06      	ldr	r3, [pc, #24]	; (800604c <prvCheckTasksWaitingTermination+0x58>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d1e1      	bne.n	8005ffc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006038:	bf00      	nop
 800603a:	bf00      	nop
 800603c:	3708      	adds	r7, #8
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
 8006042:	bf00      	nop
 8006044:	20000e90 	.word	0x20000e90
 8006048:	20000ebc 	.word	0x20000ebc
 800604c:	20000ea4 	.word	0x20000ea4

08006050 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	3354      	adds	r3, #84	; 0x54
 800605c:	4618      	mov	r0, r3
 800605e:	f001 f999 	bl	8007394 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006068:	2b00      	cmp	r3, #0
 800606a:	d108      	bne.n	800607e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006070:	4618      	mov	r0, r3
 8006072:	f000 ff8d 	bl	8006f90 <vPortFree>
				vPortFree( pxTCB );
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f000 ff8a 	bl	8006f90 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800607c:	e018      	b.n	80060b0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006084:	2b01      	cmp	r3, #1
 8006086:	d103      	bne.n	8006090 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f000 ff81 	bl	8006f90 <vPortFree>
	}
 800608e:	e00f      	b.n	80060b0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006096:	2b02      	cmp	r3, #2
 8006098:	d00a      	beq.n	80060b0 <prvDeleteTCB+0x60>
	__asm volatile
 800609a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800609e:	f383 8811 	msr	BASEPRI, r3
 80060a2:	f3bf 8f6f 	isb	sy
 80060a6:	f3bf 8f4f 	dsb	sy
 80060aa:	60fb      	str	r3, [r7, #12]
}
 80060ac:	bf00      	nop
 80060ae:	e7fe      	b.n	80060ae <prvDeleteTCB+0x5e>
	}
 80060b0:	bf00      	nop
 80060b2:	3710      	adds	r7, #16
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060be:	4b0c      	ldr	r3, [pc, #48]	; (80060f0 <prvResetNextTaskUnblockTime+0x38>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d104      	bne.n	80060d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80060c8:	4b0a      	ldr	r3, [pc, #40]	; (80060f4 <prvResetNextTaskUnblockTime+0x3c>)
 80060ca:	f04f 32ff 	mov.w	r2, #4294967295
 80060ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80060d0:	e008      	b.n	80060e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060d2:	4b07      	ldr	r3, [pc, #28]	; (80060f0 <prvResetNextTaskUnblockTime+0x38>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	4a04      	ldr	r2, [pc, #16]	; (80060f4 <prvResetNextTaskUnblockTime+0x3c>)
 80060e2:	6013      	str	r3, [r2, #0]
}
 80060e4:	bf00      	nop
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr
 80060f0:	20000e74 	.word	0x20000e74
 80060f4:	20000edc 	.word	0x20000edc

080060f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80060fe:	4b0b      	ldr	r3, [pc, #44]	; (800612c <xTaskGetSchedulerState+0x34>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d102      	bne.n	800610c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006106:	2301      	movs	r3, #1
 8006108:	607b      	str	r3, [r7, #4]
 800610a:	e008      	b.n	800611e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800610c:	4b08      	ldr	r3, [pc, #32]	; (8006130 <xTaskGetSchedulerState+0x38>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d102      	bne.n	800611a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006114:	2302      	movs	r3, #2
 8006116:	607b      	str	r3, [r7, #4]
 8006118:	e001      	b.n	800611e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800611a:	2300      	movs	r3, #0
 800611c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800611e:	687b      	ldr	r3, [r7, #4]
	}
 8006120:	4618      	mov	r0, r3
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr
 800612c:	20000ec8 	.word	0x20000ec8
 8006130:	20000ee4 	.word	0x20000ee4

08006134 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006134:	b580      	push	{r7, lr}
 8006136:	b086      	sub	sp, #24
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006140:	2300      	movs	r3, #0
 8006142:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d056      	beq.n	80061f8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800614a:	4b2e      	ldr	r3, [pc, #184]	; (8006204 <xTaskPriorityDisinherit+0xd0>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	429a      	cmp	r2, r3
 8006152:	d00a      	beq.n	800616a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006158:	f383 8811 	msr	BASEPRI, r3
 800615c:	f3bf 8f6f 	isb	sy
 8006160:	f3bf 8f4f 	dsb	sy
 8006164:	60fb      	str	r3, [r7, #12]
}
 8006166:	bf00      	nop
 8006168:	e7fe      	b.n	8006168 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800616e:	2b00      	cmp	r3, #0
 8006170:	d10a      	bne.n	8006188 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006176:	f383 8811 	msr	BASEPRI, r3
 800617a:	f3bf 8f6f 	isb	sy
 800617e:	f3bf 8f4f 	dsb	sy
 8006182:	60bb      	str	r3, [r7, #8]
}
 8006184:	bf00      	nop
 8006186:	e7fe      	b.n	8006186 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800618c:	1e5a      	subs	r2, r3, #1
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800619a:	429a      	cmp	r2, r3
 800619c:	d02c      	beq.n	80061f8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d128      	bne.n	80061f8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	3304      	adds	r3, #4
 80061aa:	4618      	mov	r0, r3
 80061ac:	f7fe fafc 	bl	80047a8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061bc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061c8:	4b0f      	ldr	r3, [pc, #60]	; (8006208 <xTaskPriorityDisinherit+0xd4>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d903      	bls.n	80061d8 <xTaskPriorityDisinherit+0xa4>
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d4:	4a0c      	ldr	r2, [pc, #48]	; (8006208 <xTaskPriorityDisinherit+0xd4>)
 80061d6:	6013      	str	r3, [r2, #0]
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061dc:	4613      	mov	r3, r2
 80061de:	009b      	lsls	r3, r3, #2
 80061e0:	4413      	add	r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	4a09      	ldr	r2, [pc, #36]	; (800620c <xTaskPriorityDisinherit+0xd8>)
 80061e6:	441a      	add	r2, r3
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	3304      	adds	r3, #4
 80061ec:	4619      	mov	r1, r3
 80061ee:	4610      	mov	r0, r2
 80061f0:	f7fe fa7d 	bl	80046ee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80061f4:	2301      	movs	r3, #1
 80061f6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80061f8:	697b      	ldr	r3, [r7, #20]
	}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3718      	adds	r7, #24
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}
 8006202:	bf00      	nop
 8006204:	200009e8 	.word	0x200009e8
 8006208:	20000ec4 	.word	0x20000ec4
 800620c:	200009ec 	.word	0x200009ec

08006210 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800621a:	4b21      	ldr	r3, [pc, #132]	; (80062a0 <prvAddCurrentTaskToDelayedList+0x90>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006220:	4b20      	ldr	r3, [pc, #128]	; (80062a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	3304      	adds	r3, #4
 8006226:	4618      	mov	r0, r3
 8006228:	f7fe fabe 	bl	80047a8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006232:	d10a      	bne.n	800624a <prvAddCurrentTaskToDelayedList+0x3a>
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d007      	beq.n	800624a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800623a:	4b1a      	ldr	r3, [pc, #104]	; (80062a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	3304      	adds	r3, #4
 8006240:	4619      	mov	r1, r3
 8006242:	4819      	ldr	r0, [pc, #100]	; (80062a8 <prvAddCurrentTaskToDelayedList+0x98>)
 8006244:	f7fe fa53 	bl	80046ee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006248:	e026      	b.n	8006298 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800624a:	68fa      	ldr	r2, [r7, #12]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	4413      	add	r3, r2
 8006250:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006252:	4b14      	ldr	r3, [pc, #80]	; (80062a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	68ba      	ldr	r2, [r7, #8]
 8006258:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800625a:	68ba      	ldr	r2, [r7, #8]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	429a      	cmp	r2, r3
 8006260:	d209      	bcs.n	8006276 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006262:	4b12      	ldr	r3, [pc, #72]	; (80062ac <prvAddCurrentTaskToDelayedList+0x9c>)
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	4b0f      	ldr	r3, [pc, #60]	; (80062a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	3304      	adds	r3, #4
 800626c:	4619      	mov	r1, r3
 800626e:	4610      	mov	r0, r2
 8006270:	f7fe fa61 	bl	8004736 <vListInsert>
}
 8006274:	e010      	b.n	8006298 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006276:	4b0e      	ldr	r3, [pc, #56]	; (80062b0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	4b0a      	ldr	r3, [pc, #40]	; (80062a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	3304      	adds	r3, #4
 8006280:	4619      	mov	r1, r3
 8006282:	4610      	mov	r0, r2
 8006284:	f7fe fa57 	bl	8004736 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006288:	4b0a      	ldr	r3, [pc, #40]	; (80062b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	68ba      	ldr	r2, [r7, #8]
 800628e:	429a      	cmp	r2, r3
 8006290:	d202      	bcs.n	8006298 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006292:	4a08      	ldr	r2, [pc, #32]	; (80062b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	6013      	str	r3, [r2, #0]
}
 8006298:	bf00      	nop
 800629a:	3710      	adds	r7, #16
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}
 80062a0:	20000ec0 	.word	0x20000ec0
 80062a4:	200009e8 	.word	0x200009e8
 80062a8:	20000ea8 	.word	0x20000ea8
 80062ac:	20000e78 	.word	0x20000e78
 80062b0:	20000e74 	.word	0x20000e74
 80062b4:	20000edc 	.word	0x20000edc

080062b8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b08a      	sub	sp, #40	; 0x28
 80062bc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80062be:	2300      	movs	r3, #0
 80062c0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80062c2:	f000 fb07 	bl	80068d4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80062c6:	4b1c      	ldr	r3, [pc, #112]	; (8006338 <xTimerCreateTimerTask+0x80>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d021      	beq.n	8006312 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80062ce:	2300      	movs	r3, #0
 80062d0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80062d2:	2300      	movs	r3, #0
 80062d4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80062d6:	1d3a      	adds	r2, r7, #4
 80062d8:	f107 0108 	add.w	r1, r7, #8
 80062dc:	f107 030c 	add.w	r3, r7, #12
 80062e0:	4618      	mov	r0, r3
 80062e2:	f7fe f9bd 	bl	8004660 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80062e6:	6879      	ldr	r1, [r7, #4]
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	68fa      	ldr	r2, [r7, #12]
 80062ec:	9202      	str	r2, [sp, #8]
 80062ee:	9301      	str	r3, [sp, #4]
 80062f0:	2302      	movs	r3, #2
 80062f2:	9300      	str	r3, [sp, #0]
 80062f4:	2300      	movs	r3, #0
 80062f6:	460a      	mov	r2, r1
 80062f8:	4910      	ldr	r1, [pc, #64]	; (800633c <xTimerCreateTimerTask+0x84>)
 80062fa:	4811      	ldr	r0, [pc, #68]	; (8006340 <xTimerCreateTimerTask+0x88>)
 80062fc:	f7ff f8e8 	bl	80054d0 <xTaskCreateStatic>
 8006300:	4603      	mov	r3, r0
 8006302:	4a10      	ldr	r2, [pc, #64]	; (8006344 <xTimerCreateTimerTask+0x8c>)
 8006304:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006306:	4b0f      	ldr	r3, [pc, #60]	; (8006344 <xTimerCreateTimerTask+0x8c>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d001      	beq.n	8006312 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800630e:	2301      	movs	r3, #1
 8006310:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d10a      	bne.n	800632e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800631c:	f383 8811 	msr	BASEPRI, r3
 8006320:	f3bf 8f6f 	isb	sy
 8006324:	f3bf 8f4f 	dsb	sy
 8006328:	613b      	str	r3, [r7, #16]
}
 800632a:	bf00      	nop
 800632c:	e7fe      	b.n	800632c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800632e:	697b      	ldr	r3, [r7, #20]
}
 8006330:	4618      	mov	r0, r3
 8006332:	3718      	adds	r7, #24
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}
 8006338:	20000f18 	.word	0x20000f18
 800633c:	08007c94 	.word	0x08007c94
 8006340:	0800647d 	.word	0x0800647d
 8006344:	20000f1c 	.word	0x20000f1c

08006348 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b08a      	sub	sp, #40	; 0x28
 800634c:	af00      	add	r7, sp, #0
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	607a      	str	r2, [r7, #4]
 8006354:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006356:	2300      	movs	r3, #0
 8006358:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d10a      	bne.n	8006376 <xTimerGenericCommand+0x2e>
	__asm volatile
 8006360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006364:	f383 8811 	msr	BASEPRI, r3
 8006368:	f3bf 8f6f 	isb	sy
 800636c:	f3bf 8f4f 	dsb	sy
 8006370:	623b      	str	r3, [r7, #32]
}
 8006372:	bf00      	nop
 8006374:	e7fe      	b.n	8006374 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006376:	4b1a      	ldr	r3, [pc, #104]	; (80063e0 <xTimerGenericCommand+0x98>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d02a      	beq.n	80063d4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	2b05      	cmp	r3, #5
 800638e:	dc18      	bgt.n	80063c2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006390:	f7ff feb2 	bl	80060f8 <xTaskGetSchedulerState>
 8006394:	4603      	mov	r3, r0
 8006396:	2b02      	cmp	r3, #2
 8006398:	d109      	bne.n	80063ae <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800639a:	4b11      	ldr	r3, [pc, #68]	; (80063e0 <xTimerGenericCommand+0x98>)
 800639c:	6818      	ldr	r0, [r3, #0]
 800639e:	f107 0110 	add.w	r1, r7, #16
 80063a2:	2300      	movs	r3, #0
 80063a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063a6:	f7fe fbd1 	bl	8004b4c <xQueueGenericSend>
 80063aa:	6278      	str	r0, [r7, #36]	; 0x24
 80063ac:	e012      	b.n	80063d4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80063ae:	4b0c      	ldr	r3, [pc, #48]	; (80063e0 <xTimerGenericCommand+0x98>)
 80063b0:	6818      	ldr	r0, [r3, #0]
 80063b2:	f107 0110 	add.w	r1, r7, #16
 80063b6:	2300      	movs	r3, #0
 80063b8:	2200      	movs	r2, #0
 80063ba:	f7fe fbc7 	bl	8004b4c <xQueueGenericSend>
 80063be:	6278      	str	r0, [r7, #36]	; 0x24
 80063c0:	e008      	b.n	80063d4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80063c2:	4b07      	ldr	r3, [pc, #28]	; (80063e0 <xTimerGenericCommand+0x98>)
 80063c4:	6818      	ldr	r0, [r3, #0]
 80063c6:	f107 0110 	add.w	r1, r7, #16
 80063ca:	2300      	movs	r3, #0
 80063cc:	683a      	ldr	r2, [r7, #0]
 80063ce:	f7fe fcbb 	bl	8004d48 <xQueueGenericSendFromISR>
 80063d2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80063d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3728      	adds	r7, #40	; 0x28
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	bf00      	nop
 80063e0:	20000f18 	.word	0x20000f18

080063e4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b088      	sub	sp, #32
 80063e8:	af02      	add	r7, sp, #8
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063ee:	4b22      	ldr	r3, [pc, #136]	; (8006478 <prvProcessExpiredTimer+0x94>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68db      	ldr	r3, [r3, #12]
 80063f4:	68db      	ldr	r3, [r3, #12]
 80063f6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	3304      	adds	r3, #4
 80063fc:	4618      	mov	r0, r3
 80063fe:	f7fe f9d3 	bl	80047a8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006408:	f003 0304 	and.w	r3, r3, #4
 800640c:	2b00      	cmp	r3, #0
 800640e:	d022      	beq.n	8006456 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	699a      	ldr	r2, [r3, #24]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	18d1      	adds	r1, r2, r3
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	683a      	ldr	r2, [r7, #0]
 800641c:	6978      	ldr	r0, [r7, #20]
 800641e:	f000 f8d1 	bl	80065c4 <prvInsertTimerInActiveList>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d01f      	beq.n	8006468 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006428:	2300      	movs	r3, #0
 800642a:	9300      	str	r3, [sp, #0]
 800642c:	2300      	movs	r3, #0
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	2100      	movs	r1, #0
 8006432:	6978      	ldr	r0, [r7, #20]
 8006434:	f7ff ff88 	bl	8006348 <xTimerGenericCommand>
 8006438:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d113      	bne.n	8006468 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006444:	f383 8811 	msr	BASEPRI, r3
 8006448:	f3bf 8f6f 	isb	sy
 800644c:	f3bf 8f4f 	dsb	sy
 8006450:	60fb      	str	r3, [r7, #12]
}
 8006452:	bf00      	nop
 8006454:	e7fe      	b.n	8006454 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800645c:	f023 0301 	bic.w	r3, r3, #1
 8006460:	b2da      	uxtb	r2, r3
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	6a1b      	ldr	r3, [r3, #32]
 800646c:	6978      	ldr	r0, [r7, #20]
 800646e:	4798      	blx	r3
}
 8006470:	bf00      	nop
 8006472:	3718      	adds	r7, #24
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}
 8006478:	20000f10 	.word	0x20000f10

0800647c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006484:	f107 0308 	add.w	r3, r7, #8
 8006488:	4618      	mov	r0, r3
 800648a:	f000 f857 	bl	800653c <prvGetNextExpireTime>
 800648e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	4619      	mov	r1, r3
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	f000 f803 	bl	80064a0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800649a:	f000 f8d5 	bl	8006648 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800649e:	e7f1      	b.n	8006484 <prvTimerTask+0x8>

080064a0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b084      	sub	sp, #16
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80064aa:	f7ff fa39 	bl	8005920 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80064ae:	f107 0308 	add.w	r3, r7, #8
 80064b2:	4618      	mov	r0, r3
 80064b4:	f000 f866 	bl	8006584 <prvSampleTimeNow>
 80064b8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d130      	bne.n	8006522 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d10a      	bne.n	80064dc <prvProcessTimerOrBlockTask+0x3c>
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d806      	bhi.n	80064dc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80064ce:	f7ff fa35 	bl	800593c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80064d2:	68f9      	ldr	r1, [r7, #12]
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f7ff ff85 	bl	80063e4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80064da:	e024      	b.n	8006526 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d008      	beq.n	80064f4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80064e2:	4b13      	ldr	r3, [pc, #76]	; (8006530 <prvProcessTimerOrBlockTask+0x90>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d101      	bne.n	80064f0 <prvProcessTimerOrBlockTask+0x50>
 80064ec:	2301      	movs	r3, #1
 80064ee:	e000      	b.n	80064f2 <prvProcessTimerOrBlockTask+0x52>
 80064f0:	2300      	movs	r3, #0
 80064f2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80064f4:	4b0f      	ldr	r3, [pc, #60]	; (8006534 <prvProcessTimerOrBlockTask+0x94>)
 80064f6:	6818      	ldr	r0, [r3, #0]
 80064f8:	687a      	ldr	r2, [r7, #4]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	683a      	ldr	r2, [r7, #0]
 8006500:	4619      	mov	r1, r3
 8006502:	f7fe ffb1 	bl	8005468 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006506:	f7ff fa19 	bl	800593c <xTaskResumeAll>
 800650a:	4603      	mov	r3, r0
 800650c:	2b00      	cmp	r3, #0
 800650e:	d10a      	bne.n	8006526 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006510:	4b09      	ldr	r3, [pc, #36]	; (8006538 <prvProcessTimerOrBlockTask+0x98>)
 8006512:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006516:	601a      	str	r2, [r3, #0]
 8006518:	f3bf 8f4f 	dsb	sy
 800651c:	f3bf 8f6f 	isb	sy
}
 8006520:	e001      	b.n	8006526 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006522:	f7ff fa0b 	bl	800593c <xTaskResumeAll>
}
 8006526:	bf00      	nop
 8006528:	3710      	adds	r7, #16
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}
 800652e:	bf00      	nop
 8006530:	20000f14 	.word	0x20000f14
 8006534:	20000f18 	.word	0x20000f18
 8006538:	e000ed04 	.word	0xe000ed04

0800653c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800653c:	b480      	push	{r7}
 800653e:	b085      	sub	sp, #20
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006544:	4b0e      	ldr	r3, [pc, #56]	; (8006580 <prvGetNextExpireTime+0x44>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d101      	bne.n	8006552 <prvGetNextExpireTime+0x16>
 800654e:	2201      	movs	r2, #1
 8006550:	e000      	b.n	8006554 <prvGetNextExpireTime+0x18>
 8006552:	2200      	movs	r2, #0
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d105      	bne.n	800656c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006560:	4b07      	ldr	r3, [pc, #28]	; (8006580 <prvGetNextExpireTime+0x44>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	60fb      	str	r3, [r7, #12]
 800656a:	e001      	b.n	8006570 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800656c:	2300      	movs	r3, #0
 800656e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006570:	68fb      	ldr	r3, [r7, #12]
}
 8006572:	4618      	mov	r0, r3
 8006574:	3714      	adds	r7, #20
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop
 8006580:	20000f10 	.word	0x20000f10

08006584 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b084      	sub	sp, #16
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800658c:	f7ff fa74 	bl	8005a78 <xTaskGetTickCount>
 8006590:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006592:	4b0b      	ldr	r3, [pc, #44]	; (80065c0 <prvSampleTimeNow+0x3c>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	68fa      	ldr	r2, [r7, #12]
 8006598:	429a      	cmp	r2, r3
 800659a:	d205      	bcs.n	80065a8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800659c:	f000 f936 	bl	800680c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	601a      	str	r2, [r3, #0]
 80065a6:	e002      	b.n	80065ae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80065ae:	4a04      	ldr	r2, [pc, #16]	; (80065c0 <prvSampleTimeNow+0x3c>)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80065b4:	68fb      	ldr	r3, [r7, #12]
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3710      	adds	r7, #16
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	20000f20 	.word	0x20000f20

080065c4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b086      	sub	sp, #24
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	60f8      	str	r0, [r7, #12]
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	607a      	str	r2, [r7, #4]
 80065d0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80065d2:	2300      	movs	r3, #0
 80065d4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	68ba      	ldr	r2, [r7, #8]
 80065da:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	68fa      	ldr	r2, [r7, #12]
 80065e0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80065e2:	68ba      	ldr	r2, [r7, #8]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d812      	bhi.n	8006610 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065ea:	687a      	ldr	r2, [r7, #4]
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	1ad2      	subs	r2, r2, r3
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	699b      	ldr	r3, [r3, #24]
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d302      	bcc.n	80065fe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80065f8:	2301      	movs	r3, #1
 80065fa:	617b      	str	r3, [r7, #20]
 80065fc:	e01b      	b.n	8006636 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80065fe:	4b10      	ldr	r3, [pc, #64]	; (8006640 <prvInsertTimerInActiveList+0x7c>)
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	3304      	adds	r3, #4
 8006606:	4619      	mov	r1, r3
 8006608:	4610      	mov	r0, r2
 800660a:	f7fe f894 	bl	8004736 <vListInsert>
 800660e:	e012      	b.n	8006636 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006610:	687a      	ldr	r2, [r7, #4]
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	429a      	cmp	r2, r3
 8006616:	d206      	bcs.n	8006626 <prvInsertTimerInActiveList+0x62>
 8006618:	68ba      	ldr	r2, [r7, #8]
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	429a      	cmp	r2, r3
 800661e:	d302      	bcc.n	8006626 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006620:	2301      	movs	r3, #1
 8006622:	617b      	str	r3, [r7, #20]
 8006624:	e007      	b.n	8006636 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006626:	4b07      	ldr	r3, [pc, #28]	; (8006644 <prvInsertTimerInActiveList+0x80>)
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	3304      	adds	r3, #4
 800662e:	4619      	mov	r1, r3
 8006630:	4610      	mov	r0, r2
 8006632:	f7fe f880 	bl	8004736 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006636:	697b      	ldr	r3, [r7, #20]
}
 8006638:	4618      	mov	r0, r3
 800663a:	3718      	adds	r7, #24
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}
 8006640:	20000f14 	.word	0x20000f14
 8006644:	20000f10 	.word	0x20000f10

08006648 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b08e      	sub	sp, #56	; 0x38
 800664c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800664e:	e0ca      	b.n	80067e6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2b00      	cmp	r3, #0
 8006654:	da18      	bge.n	8006688 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006656:	1d3b      	adds	r3, r7, #4
 8006658:	3304      	adds	r3, #4
 800665a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800665c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800665e:	2b00      	cmp	r3, #0
 8006660:	d10a      	bne.n	8006678 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006666:	f383 8811 	msr	BASEPRI, r3
 800666a:	f3bf 8f6f 	isb	sy
 800666e:	f3bf 8f4f 	dsb	sy
 8006672:	61fb      	str	r3, [r7, #28]
}
 8006674:	bf00      	nop
 8006676:	e7fe      	b.n	8006676 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800667e:	6850      	ldr	r0, [r2, #4]
 8006680:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006682:	6892      	ldr	r2, [r2, #8]
 8006684:	4611      	mov	r1, r2
 8006686:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2b00      	cmp	r3, #0
 800668c:	f2c0 80aa 	blt.w	80067e4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006696:	695b      	ldr	r3, [r3, #20]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d004      	beq.n	80066a6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800669c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800669e:	3304      	adds	r3, #4
 80066a0:	4618      	mov	r0, r3
 80066a2:	f7fe f881 	bl	80047a8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80066a6:	463b      	mov	r3, r7
 80066a8:	4618      	mov	r0, r3
 80066aa:	f7ff ff6b 	bl	8006584 <prvSampleTimeNow>
 80066ae:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2b09      	cmp	r3, #9
 80066b4:	f200 8097 	bhi.w	80067e6 <prvProcessReceivedCommands+0x19e>
 80066b8:	a201      	add	r2, pc, #4	; (adr r2, 80066c0 <prvProcessReceivedCommands+0x78>)
 80066ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066be:	bf00      	nop
 80066c0:	080066e9 	.word	0x080066e9
 80066c4:	080066e9 	.word	0x080066e9
 80066c8:	080066e9 	.word	0x080066e9
 80066cc:	0800675d 	.word	0x0800675d
 80066d0:	08006771 	.word	0x08006771
 80066d4:	080067bb 	.word	0x080067bb
 80066d8:	080066e9 	.word	0x080066e9
 80066dc:	080066e9 	.word	0x080066e9
 80066e0:	0800675d 	.word	0x0800675d
 80066e4:	08006771 	.word	0x08006771
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80066e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80066ee:	f043 0301 	orr.w	r3, r3, #1
 80066f2:	b2da      	uxtb	r2, r3
 80066f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80066fa:	68ba      	ldr	r2, [r7, #8]
 80066fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066fe:	699b      	ldr	r3, [r3, #24]
 8006700:	18d1      	adds	r1, r2, r3
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006706:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006708:	f7ff ff5c 	bl	80065c4 <prvInsertTimerInActiveList>
 800670c:	4603      	mov	r3, r0
 800670e:	2b00      	cmp	r3, #0
 8006710:	d069      	beq.n	80067e6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006714:	6a1b      	ldr	r3, [r3, #32]
 8006716:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006718:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800671a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800671c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006720:	f003 0304 	and.w	r3, r3, #4
 8006724:	2b00      	cmp	r3, #0
 8006726:	d05e      	beq.n	80067e6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006728:	68ba      	ldr	r2, [r7, #8]
 800672a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800672c:	699b      	ldr	r3, [r3, #24]
 800672e:	441a      	add	r2, r3
 8006730:	2300      	movs	r3, #0
 8006732:	9300      	str	r3, [sp, #0]
 8006734:	2300      	movs	r3, #0
 8006736:	2100      	movs	r1, #0
 8006738:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800673a:	f7ff fe05 	bl	8006348 <xTimerGenericCommand>
 800673e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006740:	6a3b      	ldr	r3, [r7, #32]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d14f      	bne.n	80067e6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800674a:	f383 8811 	msr	BASEPRI, r3
 800674e:	f3bf 8f6f 	isb	sy
 8006752:	f3bf 8f4f 	dsb	sy
 8006756:	61bb      	str	r3, [r7, #24]
}
 8006758:	bf00      	nop
 800675a:	e7fe      	b.n	800675a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800675c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800675e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006762:	f023 0301 	bic.w	r3, r3, #1
 8006766:	b2da      	uxtb	r2, r3
 8006768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800676a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800676e:	e03a      	b.n	80067e6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006772:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006776:	f043 0301 	orr.w	r3, r3, #1
 800677a:	b2da      	uxtb	r2, r3
 800677c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800677e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006782:	68ba      	ldr	r2, [r7, #8]
 8006784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006786:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800678a:	699b      	ldr	r3, [r3, #24]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d10a      	bne.n	80067a6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006794:	f383 8811 	msr	BASEPRI, r3
 8006798:	f3bf 8f6f 	isb	sy
 800679c:	f3bf 8f4f 	dsb	sy
 80067a0:	617b      	str	r3, [r7, #20]
}
 80067a2:	bf00      	nop
 80067a4:	e7fe      	b.n	80067a4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80067a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067a8:	699a      	ldr	r2, [r3, #24]
 80067aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ac:	18d1      	adds	r1, r2, r3
 80067ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067b4:	f7ff ff06 	bl	80065c4 <prvInsertTimerInActiveList>
					break;
 80067b8:	e015      	b.n	80067e6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80067ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80067c0:	f003 0302 	and.w	r3, r3, #2
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d103      	bne.n	80067d0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80067c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067ca:	f000 fbe1 	bl	8006f90 <vPortFree>
 80067ce:	e00a      	b.n	80067e6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80067d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80067d6:	f023 0301 	bic.w	r3, r3, #1
 80067da:	b2da      	uxtb	r2, r3
 80067dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80067e2:	e000      	b.n	80067e6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80067e4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80067e6:	4b08      	ldr	r3, [pc, #32]	; (8006808 <prvProcessReceivedCommands+0x1c0>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	1d39      	adds	r1, r7, #4
 80067ec:	2200      	movs	r2, #0
 80067ee:	4618      	mov	r0, r3
 80067f0:	f7fe fbd2 	bl	8004f98 <xQueueReceive>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	f47f af2a 	bne.w	8006650 <prvProcessReceivedCommands+0x8>
	}
}
 80067fc:	bf00      	nop
 80067fe:	bf00      	nop
 8006800:	3730      	adds	r7, #48	; 0x30
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}
 8006806:	bf00      	nop
 8006808:	20000f18 	.word	0x20000f18

0800680c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b088      	sub	sp, #32
 8006810:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006812:	e048      	b.n	80068a6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006814:	4b2d      	ldr	r3, [pc, #180]	; (80068cc <prvSwitchTimerLists+0xc0>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800681e:	4b2b      	ldr	r3, [pc, #172]	; (80068cc <prvSwitchTimerLists+0xc0>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	68db      	ldr	r3, [r3, #12]
 8006824:	68db      	ldr	r3, [r3, #12]
 8006826:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	3304      	adds	r3, #4
 800682c:	4618      	mov	r0, r3
 800682e:	f7fd ffbb 	bl	80047a8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	6a1b      	ldr	r3, [r3, #32]
 8006836:	68f8      	ldr	r0, [r7, #12]
 8006838:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006840:	f003 0304 	and.w	r3, r3, #4
 8006844:	2b00      	cmp	r3, #0
 8006846:	d02e      	beq.n	80068a6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	699b      	ldr	r3, [r3, #24]
 800684c:	693a      	ldr	r2, [r7, #16]
 800684e:	4413      	add	r3, r2
 8006850:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006852:	68ba      	ldr	r2, [r7, #8]
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	429a      	cmp	r2, r3
 8006858:	d90e      	bls.n	8006878 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	68ba      	ldr	r2, [r7, #8]
 800685e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	68fa      	ldr	r2, [r7, #12]
 8006864:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006866:	4b19      	ldr	r3, [pc, #100]	; (80068cc <prvSwitchTimerLists+0xc0>)
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	3304      	adds	r3, #4
 800686e:	4619      	mov	r1, r3
 8006870:	4610      	mov	r0, r2
 8006872:	f7fd ff60 	bl	8004736 <vListInsert>
 8006876:	e016      	b.n	80068a6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006878:	2300      	movs	r3, #0
 800687a:	9300      	str	r3, [sp, #0]
 800687c:	2300      	movs	r3, #0
 800687e:	693a      	ldr	r2, [r7, #16]
 8006880:	2100      	movs	r1, #0
 8006882:	68f8      	ldr	r0, [r7, #12]
 8006884:	f7ff fd60 	bl	8006348 <xTimerGenericCommand>
 8006888:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d10a      	bne.n	80068a6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006894:	f383 8811 	msr	BASEPRI, r3
 8006898:	f3bf 8f6f 	isb	sy
 800689c:	f3bf 8f4f 	dsb	sy
 80068a0:	603b      	str	r3, [r7, #0]
}
 80068a2:	bf00      	nop
 80068a4:	e7fe      	b.n	80068a4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80068a6:	4b09      	ldr	r3, [pc, #36]	; (80068cc <prvSwitchTimerLists+0xc0>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1b1      	bne.n	8006814 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80068b0:	4b06      	ldr	r3, [pc, #24]	; (80068cc <prvSwitchTimerLists+0xc0>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80068b6:	4b06      	ldr	r3, [pc, #24]	; (80068d0 <prvSwitchTimerLists+0xc4>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a04      	ldr	r2, [pc, #16]	; (80068cc <prvSwitchTimerLists+0xc0>)
 80068bc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80068be:	4a04      	ldr	r2, [pc, #16]	; (80068d0 <prvSwitchTimerLists+0xc4>)
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	6013      	str	r3, [r2, #0]
}
 80068c4:	bf00      	nop
 80068c6:	3718      	adds	r7, #24
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	20000f10 	.word	0x20000f10
 80068d0:	20000f14 	.word	0x20000f14

080068d4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b082      	sub	sp, #8
 80068d8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80068da:	f000 f96b 	bl	8006bb4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80068de:	4b15      	ldr	r3, [pc, #84]	; (8006934 <prvCheckForValidListAndQueue+0x60>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d120      	bne.n	8006928 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80068e6:	4814      	ldr	r0, [pc, #80]	; (8006938 <prvCheckForValidListAndQueue+0x64>)
 80068e8:	f7fd fed4 	bl	8004694 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80068ec:	4813      	ldr	r0, [pc, #76]	; (800693c <prvCheckForValidListAndQueue+0x68>)
 80068ee:	f7fd fed1 	bl	8004694 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80068f2:	4b13      	ldr	r3, [pc, #76]	; (8006940 <prvCheckForValidListAndQueue+0x6c>)
 80068f4:	4a10      	ldr	r2, [pc, #64]	; (8006938 <prvCheckForValidListAndQueue+0x64>)
 80068f6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80068f8:	4b12      	ldr	r3, [pc, #72]	; (8006944 <prvCheckForValidListAndQueue+0x70>)
 80068fa:	4a10      	ldr	r2, [pc, #64]	; (800693c <prvCheckForValidListAndQueue+0x68>)
 80068fc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80068fe:	2300      	movs	r3, #0
 8006900:	9300      	str	r3, [sp, #0]
 8006902:	4b11      	ldr	r3, [pc, #68]	; (8006948 <prvCheckForValidListAndQueue+0x74>)
 8006904:	4a11      	ldr	r2, [pc, #68]	; (800694c <prvCheckForValidListAndQueue+0x78>)
 8006906:	2110      	movs	r1, #16
 8006908:	200a      	movs	r0, #10
 800690a:	f7fd ffdf 	bl	80048cc <xQueueGenericCreateStatic>
 800690e:	4603      	mov	r3, r0
 8006910:	4a08      	ldr	r2, [pc, #32]	; (8006934 <prvCheckForValidListAndQueue+0x60>)
 8006912:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006914:	4b07      	ldr	r3, [pc, #28]	; (8006934 <prvCheckForValidListAndQueue+0x60>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d005      	beq.n	8006928 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800691c:	4b05      	ldr	r3, [pc, #20]	; (8006934 <prvCheckForValidListAndQueue+0x60>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	490b      	ldr	r1, [pc, #44]	; (8006950 <prvCheckForValidListAndQueue+0x7c>)
 8006922:	4618      	mov	r0, r3
 8006924:	f7fe fd4c 	bl	80053c0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006928:	f000 f974 	bl	8006c14 <vPortExitCritical>
}
 800692c:	bf00      	nop
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}
 8006932:	bf00      	nop
 8006934:	20000f18 	.word	0x20000f18
 8006938:	20000ee8 	.word	0x20000ee8
 800693c:	20000efc 	.word	0x20000efc
 8006940:	20000f10 	.word	0x20000f10
 8006944:	20000f14 	.word	0x20000f14
 8006948:	20000fc4 	.word	0x20000fc4
 800694c:	20000f24 	.word	0x20000f24
 8006950:	08007c9c 	.word	0x08007c9c

08006954 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006954:	b480      	push	{r7}
 8006956:	b085      	sub	sp, #20
 8006958:	af00      	add	r7, sp, #0
 800695a:	60f8      	str	r0, [r7, #12]
 800695c:	60b9      	str	r1, [r7, #8]
 800695e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	3b04      	subs	r3, #4
 8006964:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800696c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	3b04      	subs	r3, #4
 8006972:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	f023 0201 	bic.w	r2, r3, #1
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	3b04      	subs	r3, #4
 8006982:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006984:	4a0c      	ldr	r2, [pc, #48]	; (80069b8 <pxPortInitialiseStack+0x64>)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	3b14      	subs	r3, #20
 800698e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	3b04      	subs	r3, #4
 800699a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f06f 0202 	mvn.w	r2, #2
 80069a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	3b20      	subs	r3, #32
 80069a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80069aa:	68fb      	ldr	r3, [r7, #12]
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3714      	adds	r7, #20
 80069b0:	46bd      	mov	sp, r7
 80069b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b6:	4770      	bx	lr
 80069b8:	080069bd 	.word	0x080069bd

080069bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80069bc:	b480      	push	{r7}
 80069be:	b085      	sub	sp, #20
 80069c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80069c2:	2300      	movs	r3, #0
 80069c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80069c6:	4b12      	ldr	r3, [pc, #72]	; (8006a10 <prvTaskExitError+0x54>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069ce:	d00a      	beq.n	80069e6 <prvTaskExitError+0x2a>
	__asm volatile
 80069d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d4:	f383 8811 	msr	BASEPRI, r3
 80069d8:	f3bf 8f6f 	isb	sy
 80069dc:	f3bf 8f4f 	dsb	sy
 80069e0:	60fb      	str	r3, [r7, #12]
}
 80069e2:	bf00      	nop
 80069e4:	e7fe      	b.n	80069e4 <prvTaskExitError+0x28>
	__asm volatile
 80069e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ea:	f383 8811 	msr	BASEPRI, r3
 80069ee:	f3bf 8f6f 	isb	sy
 80069f2:	f3bf 8f4f 	dsb	sy
 80069f6:	60bb      	str	r3, [r7, #8]
}
 80069f8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80069fa:	bf00      	nop
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d0fc      	beq.n	80069fc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006a02:	bf00      	nop
 8006a04:	bf00      	nop
 8006a06:	3714      	adds	r7, #20
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr
 8006a10:	2000000c 	.word	0x2000000c
	...

08006a20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006a20:	4b07      	ldr	r3, [pc, #28]	; (8006a40 <pxCurrentTCBConst2>)
 8006a22:	6819      	ldr	r1, [r3, #0]
 8006a24:	6808      	ldr	r0, [r1, #0]
 8006a26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a2a:	f380 8809 	msr	PSP, r0
 8006a2e:	f3bf 8f6f 	isb	sy
 8006a32:	f04f 0000 	mov.w	r0, #0
 8006a36:	f380 8811 	msr	BASEPRI, r0
 8006a3a:	4770      	bx	lr
 8006a3c:	f3af 8000 	nop.w

08006a40 <pxCurrentTCBConst2>:
 8006a40:	200009e8 	.word	0x200009e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006a44:	bf00      	nop
 8006a46:	bf00      	nop

08006a48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006a48:	4808      	ldr	r0, [pc, #32]	; (8006a6c <prvPortStartFirstTask+0x24>)
 8006a4a:	6800      	ldr	r0, [r0, #0]
 8006a4c:	6800      	ldr	r0, [r0, #0]
 8006a4e:	f380 8808 	msr	MSP, r0
 8006a52:	f04f 0000 	mov.w	r0, #0
 8006a56:	f380 8814 	msr	CONTROL, r0
 8006a5a:	b662      	cpsie	i
 8006a5c:	b661      	cpsie	f
 8006a5e:	f3bf 8f4f 	dsb	sy
 8006a62:	f3bf 8f6f 	isb	sy
 8006a66:	df00      	svc	0
 8006a68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006a6a:	bf00      	nop
 8006a6c:	e000ed08 	.word	0xe000ed08

08006a70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b086      	sub	sp, #24
 8006a74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006a76:	4b46      	ldr	r3, [pc, #280]	; (8006b90 <xPortStartScheduler+0x120>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a46      	ldr	r2, [pc, #280]	; (8006b94 <xPortStartScheduler+0x124>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d10a      	bne.n	8006a96 <xPortStartScheduler+0x26>
	__asm volatile
 8006a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a84:	f383 8811 	msr	BASEPRI, r3
 8006a88:	f3bf 8f6f 	isb	sy
 8006a8c:	f3bf 8f4f 	dsb	sy
 8006a90:	613b      	str	r3, [r7, #16]
}
 8006a92:	bf00      	nop
 8006a94:	e7fe      	b.n	8006a94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006a96:	4b3e      	ldr	r3, [pc, #248]	; (8006b90 <xPortStartScheduler+0x120>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a3f      	ldr	r2, [pc, #252]	; (8006b98 <xPortStartScheduler+0x128>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d10a      	bne.n	8006ab6 <xPortStartScheduler+0x46>
	__asm volatile
 8006aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aa4:	f383 8811 	msr	BASEPRI, r3
 8006aa8:	f3bf 8f6f 	isb	sy
 8006aac:	f3bf 8f4f 	dsb	sy
 8006ab0:	60fb      	str	r3, [r7, #12]
}
 8006ab2:	bf00      	nop
 8006ab4:	e7fe      	b.n	8006ab4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006ab6:	4b39      	ldr	r3, [pc, #228]	; (8006b9c <xPortStartScheduler+0x12c>)
 8006ab8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	781b      	ldrb	r3, [r3, #0]
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	22ff      	movs	r2, #255	; 0xff
 8006ac6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	b2db      	uxtb	r3, r3
 8006ace:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006ad0:	78fb      	ldrb	r3, [r7, #3]
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006ad8:	b2da      	uxtb	r2, r3
 8006ada:	4b31      	ldr	r3, [pc, #196]	; (8006ba0 <xPortStartScheduler+0x130>)
 8006adc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006ade:	4b31      	ldr	r3, [pc, #196]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006ae0:	2207      	movs	r2, #7
 8006ae2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ae4:	e009      	b.n	8006afa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006ae6:	4b2f      	ldr	r3, [pc, #188]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	3b01      	subs	r3, #1
 8006aec:	4a2d      	ldr	r2, [pc, #180]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006aee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006af0:	78fb      	ldrb	r3, [r7, #3]
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	005b      	lsls	r3, r3, #1
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006afa:	78fb      	ldrb	r3, [r7, #3]
 8006afc:	b2db      	uxtb	r3, r3
 8006afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b02:	2b80      	cmp	r3, #128	; 0x80
 8006b04:	d0ef      	beq.n	8006ae6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006b06:	4b27      	ldr	r3, [pc, #156]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f1c3 0307 	rsb	r3, r3, #7
 8006b0e:	2b04      	cmp	r3, #4
 8006b10:	d00a      	beq.n	8006b28 <xPortStartScheduler+0xb8>
	__asm volatile
 8006b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b16:	f383 8811 	msr	BASEPRI, r3
 8006b1a:	f3bf 8f6f 	isb	sy
 8006b1e:	f3bf 8f4f 	dsb	sy
 8006b22:	60bb      	str	r3, [r7, #8]
}
 8006b24:	bf00      	nop
 8006b26:	e7fe      	b.n	8006b26 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006b28:	4b1e      	ldr	r3, [pc, #120]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	021b      	lsls	r3, r3, #8
 8006b2e:	4a1d      	ldr	r2, [pc, #116]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006b30:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006b32:	4b1c      	ldr	r3, [pc, #112]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006b3a:	4a1a      	ldr	r2, [pc, #104]	; (8006ba4 <xPortStartScheduler+0x134>)
 8006b3c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	b2da      	uxtb	r2, r3
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006b46:	4b18      	ldr	r3, [pc, #96]	; (8006ba8 <xPortStartScheduler+0x138>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a17      	ldr	r2, [pc, #92]	; (8006ba8 <xPortStartScheduler+0x138>)
 8006b4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006b50:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006b52:	4b15      	ldr	r3, [pc, #84]	; (8006ba8 <xPortStartScheduler+0x138>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a14      	ldr	r2, [pc, #80]	; (8006ba8 <xPortStartScheduler+0x138>)
 8006b58:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006b5c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006b5e:	f000 f8dd 	bl	8006d1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006b62:	4b12      	ldr	r3, [pc, #72]	; (8006bac <xPortStartScheduler+0x13c>)
 8006b64:	2200      	movs	r2, #0
 8006b66:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006b68:	f000 f8fc 	bl	8006d64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006b6c:	4b10      	ldr	r3, [pc, #64]	; (8006bb0 <xPortStartScheduler+0x140>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a0f      	ldr	r2, [pc, #60]	; (8006bb0 <xPortStartScheduler+0x140>)
 8006b72:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006b76:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006b78:	f7ff ff66 	bl	8006a48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006b7c:	f7ff f846 	bl	8005c0c <vTaskSwitchContext>
	prvTaskExitError();
 8006b80:	f7ff ff1c 	bl	80069bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006b84:	2300      	movs	r3, #0
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3718      	adds	r7, #24
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
 8006b8e:	bf00      	nop
 8006b90:	e000ed00 	.word	0xe000ed00
 8006b94:	410fc271 	.word	0x410fc271
 8006b98:	410fc270 	.word	0x410fc270
 8006b9c:	e000e400 	.word	0xe000e400
 8006ba0:	20001014 	.word	0x20001014
 8006ba4:	20001018 	.word	0x20001018
 8006ba8:	e000ed20 	.word	0xe000ed20
 8006bac:	2000000c 	.word	0x2000000c
 8006bb0:	e000ef34 	.word	0xe000ef34

08006bb4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
	__asm volatile
 8006bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bbe:	f383 8811 	msr	BASEPRI, r3
 8006bc2:	f3bf 8f6f 	isb	sy
 8006bc6:	f3bf 8f4f 	dsb	sy
 8006bca:	607b      	str	r3, [r7, #4]
}
 8006bcc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006bce:	4b0f      	ldr	r3, [pc, #60]	; (8006c0c <vPortEnterCritical+0x58>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	4a0d      	ldr	r2, [pc, #52]	; (8006c0c <vPortEnterCritical+0x58>)
 8006bd6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006bd8:	4b0c      	ldr	r3, [pc, #48]	; (8006c0c <vPortEnterCritical+0x58>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d10f      	bne.n	8006c00 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006be0:	4b0b      	ldr	r3, [pc, #44]	; (8006c10 <vPortEnterCritical+0x5c>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d00a      	beq.n	8006c00 <vPortEnterCritical+0x4c>
	__asm volatile
 8006bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bee:	f383 8811 	msr	BASEPRI, r3
 8006bf2:	f3bf 8f6f 	isb	sy
 8006bf6:	f3bf 8f4f 	dsb	sy
 8006bfa:	603b      	str	r3, [r7, #0]
}
 8006bfc:	bf00      	nop
 8006bfe:	e7fe      	b.n	8006bfe <vPortEnterCritical+0x4a>
	}
}
 8006c00:	bf00      	nop
 8006c02:	370c      	adds	r7, #12
 8006c04:	46bd      	mov	sp, r7
 8006c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0a:	4770      	bx	lr
 8006c0c:	2000000c 	.word	0x2000000c
 8006c10:	e000ed04 	.word	0xe000ed04

08006c14 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006c14:	b480      	push	{r7}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006c1a:	4b12      	ldr	r3, [pc, #72]	; (8006c64 <vPortExitCritical+0x50>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d10a      	bne.n	8006c38 <vPortExitCritical+0x24>
	__asm volatile
 8006c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c26:	f383 8811 	msr	BASEPRI, r3
 8006c2a:	f3bf 8f6f 	isb	sy
 8006c2e:	f3bf 8f4f 	dsb	sy
 8006c32:	607b      	str	r3, [r7, #4]
}
 8006c34:	bf00      	nop
 8006c36:	e7fe      	b.n	8006c36 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006c38:	4b0a      	ldr	r3, [pc, #40]	; (8006c64 <vPortExitCritical+0x50>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	3b01      	subs	r3, #1
 8006c3e:	4a09      	ldr	r2, [pc, #36]	; (8006c64 <vPortExitCritical+0x50>)
 8006c40:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006c42:	4b08      	ldr	r3, [pc, #32]	; (8006c64 <vPortExitCritical+0x50>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d105      	bne.n	8006c56 <vPortExitCritical+0x42>
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	f383 8811 	msr	BASEPRI, r3
}
 8006c54:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006c56:	bf00      	nop
 8006c58:	370c      	adds	r7, #12
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr
 8006c62:	bf00      	nop
 8006c64:	2000000c 	.word	0x2000000c
	...

08006c70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006c70:	f3ef 8009 	mrs	r0, PSP
 8006c74:	f3bf 8f6f 	isb	sy
 8006c78:	4b15      	ldr	r3, [pc, #84]	; (8006cd0 <pxCurrentTCBConst>)
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	f01e 0f10 	tst.w	lr, #16
 8006c80:	bf08      	it	eq
 8006c82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006c86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c8a:	6010      	str	r0, [r2, #0]
 8006c8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006c90:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006c94:	f380 8811 	msr	BASEPRI, r0
 8006c98:	f3bf 8f4f 	dsb	sy
 8006c9c:	f3bf 8f6f 	isb	sy
 8006ca0:	f7fe ffb4 	bl	8005c0c <vTaskSwitchContext>
 8006ca4:	f04f 0000 	mov.w	r0, #0
 8006ca8:	f380 8811 	msr	BASEPRI, r0
 8006cac:	bc09      	pop	{r0, r3}
 8006cae:	6819      	ldr	r1, [r3, #0]
 8006cb0:	6808      	ldr	r0, [r1, #0]
 8006cb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb6:	f01e 0f10 	tst.w	lr, #16
 8006cba:	bf08      	it	eq
 8006cbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006cc0:	f380 8809 	msr	PSP, r0
 8006cc4:	f3bf 8f6f 	isb	sy
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	f3af 8000 	nop.w

08006cd0 <pxCurrentTCBConst>:
 8006cd0:	200009e8 	.word	0x200009e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006cd4:	bf00      	nop
 8006cd6:	bf00      	nop

08006cd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b082      	sub	sp, #8
 8006cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8006cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ce2:	f383 8811 	msr	BASEPRI, r3
 8006ce6:	f3bf 8f6f 	isb	sy
 8006cea:	f3bf 8f4f 	dsb	sy
 8006cee:	607b      	str	r3, [r7, #4]
}
 8006cf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006cf2:	f7fe fed1 	bl	8005a98 <xTaskIncrementTick>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d003      	beq.n	8006d04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006cfc:	4b06      	ldr	r3, [pc, #24]	; (8006d18 <xPortSysTickHandler+0x40>)
 8006cfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d02:	601a      	str	r2, [r3, #0]
 8006d04:	2300      	movs	r3, #0
 8006d06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	f383 8811 	msr	BASEPRI, r3
}
 8006d0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006d10:	bf00      	nop
 8006d12:	3708      	adds	r7, #8
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}
 8006d18:	e000ed04 	.word	0xe000ed04

08006d1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006d20:	4b0b      	ldr	r3, [pc, #44]	; (8006d50 <vPortSetupTimerInterrupt+0x34>)
 8006d22:	2200      	movs	r2, #0
 8006d24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006d26:	4b0b      	ldr	r3, [pc, #44]	; (8006d54 <vPortSetupTimerInterrupt+0x38>)
 8006d28:	2200      	movs	r2, #0
 8006d2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006d2c:	4b0a      	ldr	r3, [pc, #40]	; (8006d58 <vPortSetupTimerInterrupt+0x3c>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a0a      	ldr	r2, [pc, #40]	; (8006d5c <vPortSetupTimerInterrupt+0x40>)
 8006d32:	fba2 2303 	umull	r2, r3, r2, r3
 8006d36:	095b      	lsrs	r3, r3, #5
 8006d38:	4a09      	ldr	r2, [pc, #36]	; (8006d60 <vPortSetupTimerInterrupt+0x44>)
 8006d3a:	3b01      	subs	r3, #1
 8006d3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006d3e:	4b04      	ldr	r3, [pc, #16]	; (8006d50 <vPortSetupTimerInterrupt+0x34>)
 8006d40:	2207      	movs	r2, #7
 8006d42:	601a      	str	r2, [r3, #0]
}
 8006d44:	bf00      	nop
 8006d46:	46bd      	mov	sp, r7
 8006d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4c:	4770      	bx	lr
 8006d4e:	bf00      	nop
 8006d50:	e000e010 	.word	0xe000e010
 8006d54:	e000e018 	.word	0xe000e018
 8006d58:	20000000 	.word	0x20000000
 8006d5c:	10624dd3 	.word	0x10624dd3
 8006d60:	e000e014 	.word	0xe000e014

08006d64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006d64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006d74 <vPortEnableVFP+0x10>
 8006d68:	6801      	ldr	r1, [r0, #0]
 8006d6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006d6e:	6001      	str	r1, [r0, #0]
 8006d70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006d72:	bf00      	nop
 8006d74:	e000ed88 	.word	0xe000ed88

08006d78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006d78:	b480      	push	{r7}
 8006d7a:	b085      	sub	sp, #20
 8006d7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006d7e:	f3ef 8305 	mrs	r3, IPSR
 8006d82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2b0f      	cmp	r3, #15
 8006d88:	d914      	bls.n	8006db4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006d8a:	4a17      	ldr	r2, [pc, #92]	; (8006de8 <vPortValidateInterruptPriority+0x70>)
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	4413      	add	r3, r2
 8006d90:	781b      	ldrb	r3, [r3, #0]
 8006d92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006d94:	4b15      	ldr	r3, [pc, #84]	; (8006dec <vPortValidateInterruptPriority+0x74>)
 8006d96:	781b      	ldrb	r3, [r3, #0]
 8006d98:	7afa      	ldrb	r2, [r7, #11]
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d20a      	bcs.n	8006db4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006da2:	f383 8811 	msr	BASEPRI, r3
 8006da6:	f3bf 8f6f 	isb	sy
 8006daa:	f3bf 8f4f 	dsb	sy
 8006dae:	607b      	str	r3, [r7, #4]
}
 8006db0:	bf00      	nop
 8006db2:	e7fe      	b.n	8006db2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006db4:	4b0e      	ldr	r3, [pc, #56]	; (8006df0 <vPortValidateInterruptPriority+0x78>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006dbc:	4b0d      	ldr	r3, [pc, #52]	; (8006df4 <vPortValidateInterruptPriority+0x7c>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d90a      	bls.n	8006dda <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dc8:	f383 8811 	msr	BASEPRI, r3
 8006dcc:	f3bf 8f6f 	isb	sy
 8006dd0:	f3bf 8f4f 	dsb	sy
 8006dd4:	603b      	str	r3, [r7, #0]
}
 8006dd6:	bf00      	nop
 8006dd8:	e7fe      	b.n	8006dd8 <vPortValidateInterruptPriority+0x60>
	}
 8006dda:	bf00      	nop
 8006ddc:	3714      	adds	r7, #20
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr
 8006de6:	bf00      	nop
 8006de8:	e000e3f0 	.word	0xe000e3f0
 8006dec:	20001014 	.word	0x20001014
 8006df0:	e000ed0c 	.word	0xe000ed0c
 8006df4:	20001018 	.word	0x20001018

08006df8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b08a      	sub	sp, #40	; 0x28
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006e00:	2300      	movs	r3, #0
 8006e02:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006e04:	f7fe fd8c 	bl	8005920 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006e08:	4b5b      	ldr	r3, [pc, #364]	; (8006f78 <pvPortMalloc+0x180>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d101      	bne.n	8006e14 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006e10:	f000 f920 	bl	8007054 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006e14:	4b59      	ldr	r3, [pc, #356]	; (8006f7c <pvPortMalloc+0x184>)
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	4013      	ands	r3, r2
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	f040 8093 	bne.w	8006f48 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d01d      	beq.n	8006e64 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006e28:	2208      	movs	r2, #8
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	4413      	add	r3, r2
 8006e2e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f003 0307 	and.w	r3, r3, #7
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d014      	beq.n	8006e64 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f023 0307 	bic.w	r3, r3, #7
 8006e40:	3308      	adds	r3, #8
 8006e42:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f003 0307 	and.w	r3, r3, #7
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d00a      	beq.n	8006e64 <pvPortMalloc+0x6c>
	__asm volatile
 8006e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e52:	f383 8811 	msr	BASEPRI, r3
 8006e56:	f3bf 8f6f 	isb	sy
 8006e5a:	f3bf 8f4f 	dsb	sy
 8006e5e:	617b      	str	r3, [r7, #20]
}
 8006e60:	bf00      	nop
 8006e62:	e7fe      	b.n	8006e62 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d06e      	beq.n	8006f48 <pvPortMalloc+0x150>
 8006e6a:	4b45      	ldr	r3, [pc, #276]	; (8006f80 <pvPortMalloc+0x188>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d869      	bhi.n	8006f48 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006e74:	4b43      	ldr	r3, [pc, #268]	; (8006f84 <pvPortMalloc+0x18c>)
 8006e76:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006e78:	4b42      	ldr	r3, [pc, #264]	; (8006f84 <pvPortMalloc+0x18c>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e7e:	e004      	b.n	8006e8a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e82:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	687a      	ldr	r2, [r7, #4]
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d903      	bls.n	8006e9c <pvPortMalloc+0xa4>
 8006e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d1f1      	bne.n	8006e80 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006e9c:	4b36      	ldr	r3, [pc, #216]	; (8006f78 <pvPortMalloc+0x180>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ea2:	429a      	cmp	r2, r3
 8006ea4:	d050      	beq.n	8006f48 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006ea6:	6a3b      	ldr	r3, [r7, #32]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2208      	movs	r2, #8
 8006eac:	4413      	add	r3, r2
 8006eae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	6a3b      	ldr	r3, [r7, #32]
 8006eb6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eba:	685a      	ldr	r2, [r3, #4]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	1ad2      	subs	r2, r2, r3
 8006ec0:	2308      	movs	r3, #8
 8006ec2:	005b      	lsls	r3, r3, #1
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d91f      	bls.n	8006f08 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006ec8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	4413      	add	r3, r2
 8006ece:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ed0:	69bb      	ldr	r3, [r7, #24]
 8006ed2:	f003 0307 	and.w	r3, r3, #7
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d00a      	beq.n	8006ef0 <pvPortMalloc+0xf8>
	__asm volatile
 8006eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ede:	f383 8811 	msr	BASEPRI, r3
 8006ee2:	f3bf 8f6f 	isb	sy
 8006ee6:	f3bf 8f4f 	dsb	sy
 8006eea:	613b      	str	r3, [r7, #16]
}
 8006eec:	bf00      	nop
 8006eee:	e7fe      	b.n	8006eee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ef2:	685a      	ldr	r2, [r3, #4]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	1ad2      	subs	r2, r2, r3
 8006ef8:	69bb      	ldr	r3, [r7, #24]
 8006efa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006f02:	69b8      	ldr	r0, [r7, #24]
 8006f04:	f000 f908 	bl	8007118 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006f08:	4b1d      	ldr	r3, [pc, #116]	; (8006f80 <pvPortMalloc+0x188>)
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	1ad3      	subs	r3, r2, r3
 8006f12:	4a1b      	ldr	r2, [pc, #108]	; (8006f80 <pvPortMalloc+0x188>)
 8006f14:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006f16:	4b1a      	ldr	r3, [pc, #104]	; (8006f80 <pvPortMalloc+0x188>)
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	4b1b      	ldr	r3, [pc, #108]	; (8006f88 <pvPortMalloc+0x190>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d203      	bcs.n	8006f2a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006f22:	4b17      	ldr	r3, [pc, #92]	; (8006f80 <pvPortMalloc+0x188>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a18      	ldr	r2, [pc, #96]	; (8006f88 <pvPortMalloc+0x190>)
 8006f28:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f2c:	685a      	ldr	r2, [r3, #4]
 8006f2e:	4b13      	ldr	r3, [pc, #76]	; (8006f7c <pvPortMalloc+0x184>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	431a      	orrs	r2, r3
 8006f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f36:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006f3e:	4b13      	ldr	r3, [pc, #76]	; (8006f8c <pvPortMalloc+0x194>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	3301      	adds	r3, #1
 8006f44:	4a11      	ldr	r2, [pc, #68]	; (8006f8c <pvPortMalloc+0x194>)
 8006f46:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006f48:	f7fe fcf8 	bl	800593c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	f003 0307 	and.w	r3, r3, #7
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d00a      	beq.n	8006f6c <pvPortMalloc+0x174>
	__asm volatile
 8006f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f5a:	f383 8811 	msr	BASEPRI, r3
 8006f5e:	f3bf 8f6f 	isb	sy
 8006f62:	f3bf 8f4f 	dsb	sy
 8006f66:	60fb      	str	r3, [r7, #12]
}
 8006f68:	bf00      	nop
 8006f6a:	e7fe      	b.n	8006f6a <pvPortMalloc+0x172>
	return pvReturn;
 8006f6c:	69fb      	ldr	r3, [r7, #28]
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3728      	adds	r7, #40	; 0x28
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}
 8006f76:	bf00      	nop
 8006f78:	20004c24 	.word	0x20004c24
 8006f7c:	20004c38 	.word	0x20004c38
 8006f80:	20004c28 	.word	0x20004c28
 8006f84:	20004c1c 	.word	0x20004c1c
 8006f88:	20004c2c 	.word	0x20004c2c
 8006f8c:	20004c30 	.word	0x20004c30

08006f90 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b086      	sub	sp, #24
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d04d      	beq.n	800703e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006fa2:	2308      	movs	r3, #8
 8006fa4:	425b      	negs	r3, r3
 8006fa6:	697a      	ldr	r2, [r7, #20]
 8006fa8:	4413      	add	r3, r2
 8006faa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	685a      	ldr	r2, [r3, #4]
 8006fb4:	4b24      	ldr	r3, [pc, #144]	; (8007048 <vPortFree+0xb8>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4013      	ands	r3, r2
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d10a      	bne.n	8006fd4 <vPortFree+0x44>
	__asm volatile
 8006fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fc2:	f383 8811 	msr	BASEPRI, r3
 8006fc6:	f3bf 8f6f 	isb	sy
 8006fca:	f3bf 8f4f 	dsb	sy
 8006fce:	60fb      	str	r3, [r7, #12]
}
 8006fd0:	bf00      	nop
 8006fd2:	e7fe      	b.n	8006fd2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d00a      	beq.n	8006ff2 <vPortFree+0x62>
	__asm volatile
 8006fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fe0:	f383 8811 	msr	BASEPRI, r3
 8006fe4:	f3bf 8f6f 	isb	sy
 8006fe8:	f3bf 8f4f 	dsb	sy
 8006fec:	60bb      	str	r3, [r7, #8]
}
 8006fee:	bf00      	nop
 8006ff0:	e7fe      	b.n	8006ff0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006ff2:	693b      	ldr	r3, [r7, #16]
 8006ff4:	685a      	ldr	r2, [r3, #4]
 8006ff6:	4b14      	ldr	r3, [pc, #80]	; (8007048 <vPortFree+0xb8>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4013      	ands	r3, r2
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d01e      	beq.n	800703e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d11a      	bne.n	800703e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	685a      	ldr	r2, [r3, #4]
 800700c:	4b0e      	ldr	r3, [pc, #56]	; (8007048 <vPortFree+0xb8>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	43db      	mvns	r3, r3
 8007012:	401a      	ands	r2, r3
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007018:	f7fe fc82 	bl	8005920 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	685a      	ldr	r2, [r3, #4]
 8007020:	4b0a      	ldr	r3, [pc, #40]	; (800704c <vPortFree+0xbc>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4413      	add	r3, r2
 8007026:	4a09      	ldr	r2, [pc, #36]	; (800704c <vPortFree+0xbc>)
 8007028:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800702a:	6938      	ldr	r0, [r7, #16]
 800702c:	f000 f874 	bl	8007118 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007030:	4b07      	ldr	r3, [pc, #28]	; (8007050 <vPortFree+0xc0>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	3301      	adds	r3, #1
 8007036:	4a06      	ldr	r2, [pc, #24]	; (8007050 <vPortFree+0xc0>)
 8007038:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800703a:	f7fe fc7f 	bl	800593c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800703e:	bf00      	nop
 8007040:	3718      	adds	r7, #24
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}
 8007046:	bf00      	nop
 8007048:	20004c38 	.word	0x20004c38
 800704c:	20004c28 	.word	0x20004c28
 8007050:	20004c34 	.word	0x20004c34

08007054 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007054:	b480      	push	{r7}
 8007056:	b085      	sub	sp, #20
 8007058:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800705a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800705e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007060:	4b27      	ldr	r3, [pc, #156]	; (8007100 <prvHeapInit+0xac>)
 8007062:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f003 0307 	and.w	r3, r3, #7
 800706a:	2b00      	cmp	r3, #0
 800706c:	d00c      	beq.n	8007088 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	3307      	adds	r3, #7
 8007072:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f023 0307 	bic.w	r3, r3, #7
 800707a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800707c:	68ba      	ldr	r2, [r7, #8]
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	1ad3      	subs	r3, r2, r3
 8007082:	4a1f      	ldr	r2, [pc, #124]	; (8007100 <prvHeapInit+0xac>)
 8007084:	4413      	add	r3, r2
 8007086:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800708c:	4a1d      	ldr	r2, [pc, #116]	; (8007104 <prvHeapInit+0xb0>)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007092:	4b1c      	ldr	r3, [pc, #112]	; (8007104 <prvHeapInit+0xb0>)
 8007094:	2200      	movs	r2, #0
 8007096:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	68ba      	ldr	r2, [r7, #8]
 800709c:	4413      	add	r3, r2
 800709e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80070a0:	2208      	movs	r2, #8
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	1a9b      	subs	r3, r3, r2
 80070a6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f023 0307 	bic.w	r3, r3, #7
 80070ae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	4a15      	ldr	r2, [pc, #84]	; (8007108 <prvHeapInit+0xb4>)
 80070b4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80070b6:	4b14      	ldr	r3, [pc, #80]	; (8007108 <prvHeapInit+0xb4>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	2200      	movs	r2, #0
 80070bc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80070be:	4b12      	ldr	r3, [pc, #72]	; (8007108 <prvHeapInit+0xb4>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	2200      	movs	r2, #0
 80070c4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	68fa      	ldr	r2, [r7, #12]
 80070ce:	1ad2      	subs	r2, r2, r3
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80070d4:	4b0c      	ldr	r3, [pc, #48]	; (8007108 <prvHeapInit+0xb4>)
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	4a0a      	ldr	r2, [pc, #40]	; (800710c <prvHeapInit+0xb8>)
 80070e2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	4a09      	ldr	r2, [pc, #36]	; (8007110 <prvHeapInit+0xbc>)
 80070ea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80070ec:	4b09      	ldr	r3, [pc, #36]	; (8007114 <prvHeapInit+0xc0>)
 80070ee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80070f2:	601a      	str	r2, [r3, #0]
}
 80070f4:	bf00      	nop
 80070f6:	3714      	adds	r7, #20
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr
 8007100:	2000101c 	.word	0x2000101c
 8007104:	20004c1c 	.word	0x20004c1c
 8007108:	20004c24 	.word	0x20004c24
 800710c:	20004c2c 	.word	0x20004c2c
 8007110:	20004c28 	.word	0x20004c28
 8007114:	20004c38 	.word	0x20004c38

08007118 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007120:	4b28      	ldr	r3, [pc, #160]	; (80071c4 <prvInsertBlockIntoFreeList+0xac>)
 8007122:	60fb      	str	r3, [r7, #12]
 8007124:	e002      	b.n	800712c <prvInsertBlockIntoFreeList+0x14>
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	60fb      	str	r3, [r7, #12]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	687a      	ldr	r2, [r7, #4]
 8007132:	429a      	cmp	r2, r3
 8007134:	d8f7      	bhi.n	8007126 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	68ba      	ldr	r2, [r7, #8]
 8007140:	4413      	add	r3, r2
 8007142:	687a      	ldr	r2, [r7, #4]
 8007144:	429a      	cmp	r2, r3
 8007146:	d108      	bne.n	800715a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	685a      	ldr	r2, [r3, #4]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	441a      	add	r2, r3
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	68ba      	ldr	r2, [r7, #8]
 8007164:	441a      	add	r2, r3
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	429a      	cmp	r2, r3
 800716c:	d118      	bne.n	80071a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681a      	ldr	r2, [r3, #0]
 8007172:	4b15      	ldr	r3, [pc, #84]	; (80071c8 <prvInsertBlockIntoFreeList+0xb0>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	429a      	cmp	r2, r3
 8007178:	d00d      	beq.n	8007196 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	685a      	ldr	r2, [r3, #4]
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	441a      	add	r2, r3
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	601a      	str	r2, [r3, #0]
 8007194:	e008      	b.n	80071a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007196:	4b0c      	ldr	r3, [pc, #48]	; (80071c8 <prvInsertBlockIntoFreeList+0xb0>)
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	601a      	str	r2, [r3, #0]
 800719e:	e003      	b.n	80071a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80071a8:	68fa      	ldr	r2, [r7, #12]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	429a      	cmp	r2, r3
 80071ae:	d002      	beq.n	80071b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	687a      	ldr	r2, [r7, #4]
 80071b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80071b6:	bf00      	nop
 80071b8:	3714      	adds	r7, #20
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	20004c1c 	.word	0x20004c1c
 80071c8:	20004c24 	.word	0x20004c24

080071cc <__errno>:
 80071cc:	4b01      	ldr	r3, [pc, #4]	; (80071d4 <__errno+0x8>)
 80071ce:	6818      	ldr	r0, [r3, #0]
 80071d0:	4770      	bx	lr
 80071d2:	bf00      	nop
 80071d4:	20000010 	.word	0x20000010

080071d8 <__libc_init_array>:
 80071d8:	b570      	push	{r4, r5, r6, lr}
 80071da:	4d0d      	ldr	r5, [pc, #52]	; (8007210 <__libc_init_array+0x38>)
 80071dc:	4c0d      	ldr	r4, [pc, #52]	; (8007214 <__libc_init_array+0x3c>)
 80071de:	1b64      	subs	r4, r4, r5
 80071e0:	10a4      	asrs	r4, r4, #2
 80071e2:	2600      	movs	r6, #0
 80071e4:	42a6      	cmp	r6, r4
 80071e6:	d109      	bne.n	80071fc <__libc_init_array+0x24>
 80071e8:	4d0b      	ldr	r5, [pc, #44]	; (8007218 <__libc_init_array+0x40>)
 80071ea:	4c0c      	ldr	r4, [pc, #48]	; (800721c <__libc_init_array+0x44>)
 80071ec:	f000 fd18 	bl	8007c20 <_init>
 80071f0:	1b64      	subs	r4, r4, r5
 80071f2:	10a4      	asrs	r4, r4, #2
 80071f4:	2600      	movs	r6, #0
 80071f6:	42a6      	cmp	r6, r4
 80071f8:	d105      	bne.n	8007206 <__libc_init_array+0x2e>
 80071fa:	bd70      	pop	{r4, r5, r6, pc}
 80071fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007200:	4798      	blx	r3
 8007202:	3601      	adds	r6, #1
 8007204:	e7ee      	b.n	80071e4 <__libc_init_array+0xc>
 8007206:	f855 3b04 	ldr.w	r3, [r5], #4
 800720a:	4798      	blx	r3
 800720c:	3601      	adds	r6, #1
 800720e:	e7f2      	b.n	80071f6 <__libc_init_array+0x1e>
 8007210:	08007db0 	.word	0x08007db0
 8007214:	08007db0 	.word	0x08007db0
 8007218:	08007db0 	.word	0x08007db0
 800721c:	08007db4 	.word	0x08007db4

08007220 <__retarget_lock_acquire_recursive>:
 8007220:	4770      	bx	lr

08007222 <__retarget_lock_release_recursive>:
 8007222:	4770      	bx	lr

08007224 <memcpy>:
 8007224:	440a      	add	r2, r1
 8007226:	4291      	cmp	r1, r2
 8007228:	f100 33ff 	add.w	r3, r0, #4294967295
 800722c:	d100      	bne.n	8007230 <memcpy+0xc>
 800722e:	4770      	bx	lr
 8007230:	b510      	push	{r4, lr}
 8007232:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007236:	f803 4f01 	strb.w	r4, [r3, #1]!
 800723a:	4291      	cmp	r1, r2
 800723c:	d1f9      	bne.n	8007232 <memcpy+0xe>
 800723e:	bd10      	pop	{r4, pc}

08007240 <memset>:
 8007240:	4402      	add	r2, r0
 8007242:	4603      	mov	r3, r0
 8007244:	4293      	cmp	r3, r2
 8007246:	d100      	bne.n	800724a <memset+0xa>
 8007248:	4770      	bx	lr
 800724a:	f803 1b01 	strb.w	r1, [r3], #1
 800724e:	e7f9      	b.n	8007244 <memset+0x4>

08007250 <sbrk_aligned>:
 8007250:	b570      	push	{r4, r5, r6, lr}
 8007252:	4e0e      	ldr	r6, [pc, #56]	; (800728c <sbrk_aligned+0x3c>)
 8007254:	460c      	mov	r4, r1
 8007256:	6831      	ldr	r1, [r6, #0]
 8007258:	4605      	mov	r5, r0
 800725a:	b911      	cbnz	r1, 8007262 <sbrk_aligned+0x12>
 800725c:	f000 f8f6 	bl	800744c <_sbrk_r>
 8007260:	6030      	str	r0, [r6, #0]
 8007262:	4621      	mov	r1, r4
 8007264:	4628      	mov	r0, r5
 8007266:	f000 f8f1 	bl	800744c <_sbrk_r>
 800726a:	1c43      	adds	r3, r0, #1
 800726c:	d00a      	beq.n	8007284 <sbrk_aligned+0x34>
 800726e:	1cc4      	adds	r4, r0, #3
 8007270:	f024 0403 	bic.w	r4, r4, #3
 8007274:	42a0      	cmp	r0, r4
 8007276:	d007      	beq.n	8007288 <sbrk_aligned+0x38>
 8007278:	1a21      	subs	r1, r4, r0
 800727a:	4628      	mov	r0, r5
 800727c:	f000 f8e6 	bl	800744c <_sbrk_r>
 8007280:	3001      	adds	r0, #1
 8007282:	d101      	bne.n	8007288 <sbrk_aligned+0x38>
 8007284:	f04f 34ff 	mov.w	r4, #4294967295
 8007288:	4620      	mov	r0, r4
 800728a:	bd70      	pop	{r4, r5, r6, pc}
 800728c:	20004c44 	.word	0x20004c44

08007290 <_malloc_r>:
 8007290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007294:	1ccd      	adds	r5, r1, #3
 8007296:	f025 0503 	bic.w	r5, r5, #3
 800729a:	3508      	adds	r5, #8
 800729c:	2d0c      	cmp	r5, #12
 800729e:	bf38      	it	cc
 80072a0:	250c      	movcc	r5, #12
 80072a2:	2d00      	cmp	r5, #0
 80072a4:	4607      	mov	r7, r0
 80072a6:	db01      	blt.n	80072ac <_malloc_r+0x1c>
 80072a8:	42a9      	cmp	r1, r5
 80072aa:	d905      	bls.n	80072b8 <_malloc_r+0x28>
 80072ac:	230c      	movs	r3, #12
 80072ae:	603b      	str	r3, [r7, #0]
 80072b0:	2600      	movs	r6, #0
 80072b2:	4630      	mov	r0, r6
 80072b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072b8:	4e2e      	ldr	r6, [pc, #184]	; (8007374 <_malloc_r+0xe4>)
 80072ba:	f000 f917 	bl	80074ec <__malloc_lock>
 80072be:	6833      	ldr	r3, [r6, #0]
 80072c0:	461c      	mov	r4, r3
 80072c2:	bb34      	cbnz	r4, 8007312 <_malloc_r+0x82>
 80072c4:	4629      	mov	r1, r5
 80072c6:	4638      	mov	r0, r7
 80072c8:	f7ff ffc2 	bl	8007250 <sbrk_aligned>
 80072cc:	1c43      	adds	r3, r0, #1
 80072ce:	4604      	mov	r4, r0
 80072d0:	d14d      	bne.n	800736e <_malloc_r+0xde>
 80072d2:	6834      	ldr	r4, [r6, #0]
 80072d4:	4626      	mov	r6, r4
 80072d6:	2e00      	cmp	r6, #0
 80072d8:	d140      	bne.n	800735c <_malloc_r+0xcc>
 80072da:	6823      	ldr	r3, [r4, #0]
 80072dc:	4631      	mov	r1, r6
 80072de:	4638      	mov	r0, r7
 80072e0:	eb04 0803 	add.w	r8, r4, r3
 80072e4:	f000 f8b2 	bl	800744c <_sbrk_r>
 80072e8:	4580      	cmp	r8, r0
 80072ea:	d13a      	bne.n	8007362 <_malloc_r+0xd2>
 80072ec:	6821      	ldr	r1, [r4, #0]
 80072ee:	3503      	adds	r5, #3
 80072f0:	1a6d      	subs	r5, r5, r1
 80072f2:	f025 0503 	bic.w	r5, r5, #3
 80072f6:	3508      	adds	r5, #8
 80072f8:	2d0c      	cmp	r5, #12
 80072fa:	bf38      	it	cc
 80072fc:	250c      	movcc	r5, #12
 80072fe:	4629      	mov	r1, r5
 8007300:	4638      	mov	r0, r7
 8007302:	f7ff ffa5 	bl	8007250 <sbrk_aligned>
 8007306:	3001      	adds	r0, #1
 8007308:	d02b      	beq.n	8007362 <_malloc_r+0xd2>
 800730a:	6823      	ldr	r3, [r4, #0]
 800730c:	442b      	add	r3, r5
 800730e:	6023      	str	r3, [r4, #0]
 8007310:	e00e      	b.n	8007330 <_malloc_r+0xa0>
 8007312:	6822      	ldr	r2, [r4, #0]
 8007314:	1b52      	subs	r2, r2, r5
 8007316:	d41e      	bmi.n	8007356 <_malloc_r+0xc6>
 8007318:	2a0b      	cmp	r2, #11
 800731a:	d916      	bls.n	800734a <_malloc_r+0xba>
 800731c:	1961      	adds	r1, r4, r5
 800731e:	42a3      	cmp	r3, r4
 8007320:	6025      	str	r5, [r4, #0]
 8007322:	bf18      	it	ne
 8007324:	6059      	strne	r1, [r3, #4]
 8007326:	6863      	ldr	r3, [r4, #4]
 8007328:	bf08      	it	eq
 800732a:	6031      	streq	r1, [r6, #0]
 800732c:	5162      	str	r2, [r4, r5]
 800732e:	604b      	str	r3, [r1, #4]
 8007330:	4638      	mov	r0, r7
 8007332:	f104 060b 	add.w	r6, r4, #11
 8007336:	f000 f8df 	bl	80074f8 <__malloc_unlock>
 800733a:	f026 0607 	bic.w	r6, r6, #7
 800733e:	1d23      	adds	r3, r4, #4
 8007340:	1af2      	subs	r2, r6, r3
 8007342:	d0b6      	beq.n	80072b2 <_malloc_r+0x22>
 8007344:	1b9b      	subs	r3, r3, r6
 8007346:	50a3      	str	r3, [r4, r2]
 8007348:	e7b3      	b.n	80072b2 <_malloc_r+0x22>
 800734a:	6862      	ldr	r2, [r4, #4]
 800734c:	42a3      	cmp	r3, r4
 800734e:	bf0c      	ite	eq
 8007350:	6032      	streq	r2, [r6, #0]
 8007352:	605a      	strne	r2, [r3, #4]
 8007354:	e7ec      	b.n	8007330 <_malloc_r+0xa0>
 8007356:	4623      	mov	r3, r4
 8007358:	6864      	ldr	r4, [r4, #4]
 800735a:	e7b2      	b.n	80072c2 <_malloc_r+0x32>
 800735c:	4634      	mov	r4, r6
 800735e:	6876      	ldr	r6, [r6, #4]
 8007360:	e7b9      	b.n	80072d6 <_malloc_r+0x46>
 8007362:	230c      	movs	r3, #12
 8007364:	603b      	str	r3, [r7, #0]
 8007366:	4638      	mov	r0, r7
 8007368:	f000 f8c6 	bl	80074f8 <__malloc_unlock>
 800736c:	e7a1      	b.n	80072b2 <_malloc_r+0x22>
 800736e:	6025      	str	r5, [r4, #0]
 8007370:	e7de      	b.n	8007330 <_malloc_r+0xa0>
 8007372:	bf00      	nop
 8007374:	20004c40 	.word	0x20004c40

08007378 <cleanup_glue>:
 8007378:	b538      	push	{r3, r4, r5, lr}
 800737a:	460c      	mov	r4, r1
 800737c:	6809      	ldr	r1, [r1, #0]
 800737e:	4605      	mov	r5, r0
 8007380:	b109      	cbz	r1, 8007386 <cleanup_glue+0xe>
 8007382:	f7ff fff9 	bl	8007378 <cleanup_glue>
 8007386:	4621      	mov	r1, r4
 8007388:	4628      	mov	r0, r5
 800738a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800738e:	f000 b8b9 	b.w	8007504 <_free_r>
	...

08007394 <_reclaim_reent>:
 8007394:	4b2c      	ldr	r3, [pc, #176]	; (8007448 <_reclaim_reent+0xb4>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4283      	cmp	r3, r0
 800739a:	b570      	push	{r4, r5, r6, lr}
 800739c:	4604      	mov	r4, r0
 800739e:	d051      	beq.n	8007444 <_reclaim_reent+0xb0>
 80073a0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80073a2:	b143      	cbz	r3, 80073b6 <_reclaim_reent+0x22>
 80073a4:	68db      	ldr	r3, [r3, #12]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d14a      	bne.n	8007440 <_reclaim_reent+0xac>
 80073aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073ac:	6819      	ldr	r1, [r3, #0]
 80073ae:	b111      	cbz	r1, 80073b6 <_reclaim_reent+0x22>
 80073b0:	4620      	mov	r0, r4
 80073b2:	f000 f8a7 	bl	8007504 <_free_r>
 80073b6:	6961      	ldr	r1, [r4, #20]
 80073b8:	b111      	cbz	r1, 80073c0 <_reclaim_reent+0x2c>
 80073ba:	4620      	mov	r0, r4
 80073bc:	f000 f8a2 	bl	8007504 <_free_r>
 80073c0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80073c2:	b111      	cbz	r1, 80073ca <_reclaim_reent+0x36>
 80073c4:	4620      	mov	r0, r4
 80073c6:	f000 f89d 	bl	8007504 <_free_r>
 80073ca:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80073cc:	b111      	cbz	r1, 80073d4 <_reclaim_reent+0x40>
 80073ce:	4620      	mov	r0, r4
 80073d0:	f000 f898 	bl	8007504 <_free_r>
 80073d4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80073d6:	b111      	cbz	r1, 80073de <_reclaim_reent+0x4a>
 80073d8:	4620      	mov	r0, r4
 80073da:	f000 f893 	bl	8007504 <_free_r>
 80073de:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80073e0:	b111      	cbz	r1, 80073e8 <_reclaim_reent+0x54>
 80073e2:	4620      	mov	r0, r4
 80073e4:	f000 f88e 	bl	8007504 <_free_r>
 80073e8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80073ea:	b111      	cbz	r1, 80073f2 <_reclaim_reent+0x5e>
 80073ec:	4620      	mov	r0, r4
 80073ee:	f000 f889 	bl	8007504 <_free_r>
 80073f2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80073f4:	b111      	cbz	r1, 80073fc <_reclaim_reent+0x68>
 80073f6:	4620      	mov	r0, r4
 80073f8:	f000 f884 	bl	8007504 <_free_r>
 80073fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073fe:	b111      	cbz	r1, 8007406 <_reclaim_reent+0x72>
 8007400:	4620      	mov	r0, r4
 8007402:	f000 f87f 	bl	8007504 <_free_r>
 8007406:	69a3      	ldr	r3, [r4, #24]
 8007408:	b1e3      	cbz	r3, 8007444 <_reclaim_reent+0xb0>
 800740a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800740c:	4620      	mov	r0, r4
 800740e:	4798      	blx	r3
 8007410:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007412:	b1b9      	cbz	r1, 8007444 <_reclaim_reent+0xb0>
 8007414:	4620      	mov	r0, r4
 8007416:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800741a:	f7ff bfad 	b.w	8007378 <cleanup_glue>
 800741e:	5949      	ldr	r1, [r1, r5]
 8007420:	b941      	cbnz	r1, 8007434 <_reclaim_reent+0xa0>
 8007422:	3504      	adds	r5, #4
 8007424:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007426:	2d80      	cmp	r5, #128	; 0x80
 8007428:	68d9      	ldr	r1, [r3, #12]
 800742a:	d1f8      	bne.n	800741e <_reclaim_reent+0x8a>
 800742c:	4620      	mov	r0, r4
 800742e:	f000 f869 	bl	8007504 <_free_r>
 8007432:	e7ba      	b.n	80073aa <_reclaim_reent+0x16>
 8007434:	680e      	ldr	r6, [r1, #0]
 8007436:	4620      	mov	r0, r4
 8007438:	f000 f864 	bl	8007504 <_free_r>
 800743c:	4631      	mov	r1, r6
 800743e:	e7ef      	b.n	8007420 <_reclaim_reent+0x8c>
 8007440:	2500      	movs	r5, #0
 8007442:	e7ef      	b.n	8007424 <_reclaim_reent+0x90>
 8007444:	bd70      	pop	{r4, r5, r6, pc}
 8007446:	bf00      	nop
 8007448:	20000010 	.word	0x20000010

0800744c <_sbrk_r>:
 800744c:	b538      	push	{r3, r4, r5, lr}
 800744e:	4d06      	ldr	r5, [pc, #24]	; (8007468 <_sbrk_r+0x1c>)
 8007450:	2300      	movs	r3, #0
 8007452:	4604      	mov	r4, r0
 8007454:	4608      	mov	r0, r1
 8007456:	602b      	str	r3, [r5, #0]
 8007458:	f7fa f8e6 	bl	8001628 <_sbrk>
 800745c:	1c43      	adds	r3, r0, #1
 800745e:	d102      	bne.n	8007466 <_sbrk_r+0x1a>
 8007460:	682b      	ldr	r3, [r5, #0]
 8007462:	b103      	cbz	r3, 8007466 <_sbrk_r+0x1a>
 8007464:	6023      	str	r3, [r4, #0]
 8007466:	bd38      	pop	{r3, r4, r5, pc}
 8007468:	20004c48 	.word	0x20004c48

0800746c <sniprintf>:
 800746c:	b40c      	push	{r2, r3}
 800746e:	b530      	push	{r4, r5, lr}
 8007470:	4b17      	ldr	r3, [pc, #92]	; (80074d0 <sniprintf+0x64>)
 8007472:	1e0c      	subs	r4, r1, #0
 8007474:	681d      	ldr	r5, [r3, #0]
 8007476:	b09d      	sub	sp, #116	; 0x74
 8007478:	da08      	bge.n	800748c <sniprintf+0x20>
 800747a:	238b      	movs	r3, #139	; 0x8b
 800747c:	602b      	str	r3, [r5, #0]
 800747e:	f04f 30ff 	mov.w	r0, #4294967295
 8007482:	b01d      	add	sp, #116	; 0x74
 8007484:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007488:	b002      	add	sp, #8
 800748a:	4770      	bx	lr
 800748c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007490:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007494:	bf14      	ite	ne
 8007496:	f104 33ff 	addne.w	r3, r4, #4294967295
 800749a:	4623      	moveq	r3, r4
 800749c:	9304      	str	r3, [sp, #16]
 800749e:	9307      	str	r3, [sp, #28]
 80074a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80074a4:	9002      	str	r0, [sp, #8]
 80074a6:	9006      	str	r0, [sp, #24]
 80074a8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80074ac:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80074ae:	ab21      	add	r3, sp, #132	; 0x84
 80074b0:	a902      	add	r1, sp, #8
 80074b2:	4628      	mov	r0, r5
 80074b4:	9301      	str	r3, [sp, #4]
 80074b6:	f000 f8cd 	bl	8007654 <_svfiprintf_r>
 80074ba:	1c43      	adds	r3, r0, #1
 80074bc:	bfbc      	itt	lt
 80074be:	238b      	movlt	r3, #139	; 0x8b
 80074c0:	602b      	strlt	r3, [r5, #0]
 80074c2:	2c00      	cmp	r4, #0
 80074c4:	d0dd      	beq.n	8007482 <sniprintf+0x16>
 80074c6:	9b02      	ldr	r3, [sp, #8]
 80074c8:	2200      	movs	r2, #0
 80074ca:	701a      	strb	r2, [r3, #0]
 80074cc:	e7d9      	b.n	8007482 <sniprintf+0x16>
 80074ce:	bf00      	nop
 80074d0:	20000010 	.word	0x20000010

080074d4 <strnlen>:
 80074d4:	b510      	push	{r4, lr}
 80074d6:	4602      	mov	r2, r0
 80074d8:	4401      	add	r1, r0
 80074da:	428a      	cmp	r2, r1
 80074dc:	4613      	mov	r3, r2
 80074de:	d003      	beq.n	80074e8 <strnlen+0x14>
 80074e0:	781c      	ldrb	r4, [r3, #0]
 80074e2:	3201      	adds	r2, #1
 80074e4:	2c00      	cmp	r4, #0
 80074e6:	d1f8      	bne.n	80074da <strnlen+0x6>
 80074e8:	1a18      	subs	r0, r3, r0
 80074ea:	bd10      	pop	{r4, pc}

080074ec <__malloc_lock>:
 80074ec:	4801      	ldr	r0, [pc, #4]	; (80074f4 <__malloc_lock+0x8>)
 80074ee:	f7ff be97 	b.w	8007220 <__retarget_lock_acquire_recursive>
 80074f2:	bf00      	nop
 80074f4:	20004c3c 	.word	0x20004c3c

080074f8 <__malloc_unlock>:
 80074f8:	4801      	ldr	r0, [pc, #4]	; (8007500 <__malloc_unlock+0x8>)
 80074fa:	f7ff be92 	b.w	8007222 <__retarget_lock_release_recursive>
 80074fe:	bf00      	nop
 8007500:	20004c3c 	.word	0x20004c3c

08007504 <_free_r>:
 8007504:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007506:	2900      	cmp	r1, #0
 8007508:	d044      	beq.n	8007594 <_free_r+0x90>
 800750a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800750e:	9001      	str	r0, [sp, #4]
 8007510:	2b00      	cmp	r3, #0
 8007512:	f1a1 0404 	sub.w	r4, r1, #4
 8007516:	bfb8      	it	lt
 8007518:	18e4      	addlt	r4, r4, r3
 800751a:	f7ff ffe7 	bl	80074ec <__malloc_lock>
 800751e:	4a1e      	ldr	r2, [pc, #120]	; (8007598 <_free_r+0x94>)
 8007520:	9801      	ldr	r0, [sp, #4]
 8007522:	6813      	ldr	r3, [r2, #0]
 8007524:	b933      	cbnz	r3, 8007534 <_free_r+0x30>
 8007526:	6063      	str	r3, [r4, #4]
 8007528:	6014      	str	r4, [r2, #0]
 800752a:	b003      	add	sp, #12
 800752c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007530:	f7ff bfe2 	b.w	80074f8 <__malloc_unlock>
 8007534:	42a3      	cmp	r3, r4
 8007536:	d908      	bls.n	800754a <_free_r+0x46>
 8007538:	6825      	ldr	r5, [r4, #0]
 800753a:	1961      	adds	r1, r4, r5
 800753c:	428b      	cmp	r3, r1
 800753e:	bf01      	itttt	eq
 8007540:	6819      	ldreq	r1, [r3, #0]
 8007542:	685b      	ldreq	r3, [r3, #4]
 8007544:	1949      	addeq	r1, r1, r5
 8007546:	6021      	streq	r1, [r4, #0]
 8007548:	e7ed      	b.n	8007526 <_free_r+0x22>
 800754a:	461a      	mov	r2, r3
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	b10b      	cbz	r3, 8007554 <_free_r+0x50>
 8007550:	42a3      	cmp	r3, r4
 8007552:	d9fa      	bls.n	800754a <_free_r+0x46>
 8007554:	6811      	ldr	r1, [r2, #0]
 8007556:	1855      	adds	r5, r2, r1
 8007558:	42a5      	cmp	r5, r4
 800755a:	d10b      	bne.n	8007574 <_free_r+0x70>
 800755c:	6824      	ldr	r4, [r4, #0]
 800755e:	4421      	add	r1, r4
 8007560:	1854      	adds	r4, r2, r1
 8007562:	42a3      	cmp	r3, r4
 8007564:	6011      	str	r1, [r2, #0]
 8007566:	d1e0      	bne.n	800752a <_free_r+0x26>
 8007568:	681c      	ldr	r4, [r3, #0]
 800756a:	685b      	ldr	r3, [r3, #4]
 800756c:	6053      	str	r3, [r2, #4]
 800756e:	4421      	add	r1, r4
 8007570:	6011      	str	r1, [r2, #0]
 8007572:	e7da      	b.n	800752a <_free_r+0x26>
 8007574:	d902      	bls.n	800757c <_free_r+0x78>
 8007576:	230c      	movs	r3, #12
 8007578:	6003      	str	r3, [r0, #0]
 800757a:	e7d6      	b.n	800752a <_free_r+0x26>
 800757c:	6825      	ldr	r5, [r4, #0]
 800757e:	1961      	adds	r1, r4, r5
 8007580:	428b      	cmp	r3, r1
 8007582:	bf04      	itt	eq
 8007584:	6819      	ldreq	r1, [r3, #0]
 8007586:	685b      	ldreq	r3, [r3, #4]
 8007588:	6063      	str	r3, [r4, #4]
 800758a:	bf04      	itt	eq
 800758c:	1949      	addeq	r1, r1, r5
 800758e:	6021      	streq	r1, [r4, #0]
 8007590:	6054      	str	r4, [r2, #4]
 8007592:	e7ca      	b.n	800752a <_free_r+0x26>
 8007594:	b003      	add	sp, #12
 8007596:	bd30      	pop	{r4, r5, pc}
 8007598:	20004c40 	.word	0x20004c40

0800759c <__ssputs_r>:
 800759c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075a0:	688e      	ldr	r6, [r1, #8]
 80075a2:	429e      	cmp	r6, r3
 80075a4:	4682      	mov	sl, r0
 80075a6:	460c      	mov	r4, r1
 80075a8:	4690      	mov	r8, r2
 80075aa:	461f      	mov	r7, r3
 80075ac:	d838      	bhi.n	8007620 <__ssputs_r+0x84>
 80075ae:	898a      	ldrh	r2, [r1, #12]
 80075b0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80075b4:	d032      	beq.n	800761c <__ssputs_r+0x80>
 80075b6:	6825      	ldr	r5, [r4, #0]
 80075b8:	6909      	ldr	r1, [r1, #16]
 80075ba:	eba5 0901 	sub.w	r9, r5, r1
 80075be:	6965      	ldr	r5, [r4, #20]
 80075c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80075c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80075c8:	3301      	adds	r3, #1
 80075ca:	444b      	add	r3, r9
 80075cc:	106d      	asrs	r5, r5, #1
 80075ce:	429d      	cmp	r5, r3
 80075d0:	bf38      	it	cc
 80075d2:	461d      	movcc	r5, r3
 80075d4:	0553      	lsls	r3, r2, #21
 80075d6:	d531      	bpl.n	800763c <__ssputs_r+0xa0>
 80075d8:	4629      	mov	r1, r5
 80075da:	f7ff fe59 	bl	8007290 <_malloc_r>
 80075de:	4606      	mov	r6, r0
 80075e0:	b950      	cbnz	r0, 80075f8 <__ssputs_r+0x5c>
 80075e2:	230c      	movs	r3, #12
 80075e4:	f8ca 3000 	str.w	r3, [sl]
 80075e8:	89a3      	ldrh	r3, [r4, #12]
 80075ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075ee:	81a3      	strh	r3, [r4, #12]
 80075f0:	f04f 30ff 	mov.w	r0, #4294967295
 80075f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075f8:	6921      	ldr	r1, [r4, #16]
 80075fa:	464a      	mov	r2, r9
 80075fc:	f7ff fe12 	bl	8007224 <memcpy>
 8007600:	89a3      	ldrh	r3, [r4, #12]
 8007602:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007606:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800760a:	81a3      	strh	r3, [r4, #12]
 800760c:	6126      	str	r6, [r4, #16]
 800760e:	6165      	str	r5, [r4, #20]
 8007610:	444e      	add	r6, r9
 8007612:	eba5 0509 	sub.w	r5, r5, r9
 8007616:	6026      	str	r6, [r4, #0]
 8007618:	60a5      	str	r5, [r4, #8]
 800761a:	463e      	mov	r6, r7
 800761c:	42be      	cmp	r6, r7
 800761e:	d900      	bls.n	8007622 <__ssputs_r+0x86>
 8007620:	463e      	mov	r6, r7
 8007622:	6820      	ldr	r0, [r4, #0]
 8007624:	4632      	mov	r2, r6
 8007626:	4641      	mov	r1, r8
 8007628:	f000 faa8 	bl	8007b7c <memmove>
 800762c:	68a3      	ldr	r3, [r4, #8]
 800762e:	1b9b      	subs	r3, r3, r6
 8007630:	60a3      	str	r3, [r4, #8]
 8007632:	6823      	ldr	r3, [r4, #0]
 8007634:	4433      	add	r3, r6
 8007636:	6023      	str	r3, [r4, #0]
 8007638:	2000      	movs	r0, #0
 800763a:	e7db      	b.n	80075f4 <__ssputs_r+0x58>
 800763c:	462a      	mov	r2, r5
 800763e:	f000 fab7 	bl	8007bb0 <_realloc_r>
 8007642:	4606      	mov	r6, r0
 8007644:	2800      	cmp	r0, #0
 8007646:	d1e1      	bne.n	800760c <__ssputs_r+0x70>
 8007648:	6921      	ldr	r1, [r4, #16]
 800764a:	4650      	mov	r0, sl
 800764c:	f7ff ff5a 	bl	8007504 <_free_r>
 8007650:	e7c7      	b.n	80075e2 <__ssputs_r+0x46>
	...

08007654 <_svfiprintf_r>:
 8007654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007658:	4698      	mov	r8, r3
 800765a:	898b      	ldrh	r3, [r1, #12]
 800765c:	061b      	lsls	r3, r3, #24
 800765e:	b09d      	sub	sp, #116	; 0x74
 8007660:	4607      	mov	r7, r0
 8007662:	460d      	mov	r5, r1
 8007664:	4614      	mov	r4, r2
 8007666:	d50e      	bpl.n	8007686 <_svfiprintf_r+0x32>
 8007668:	690b      	ldr	r3, [r1, #16]
 800766a:	b963      	cbnz	r3, 8007686 <_svfiprintf_r+0x32>
 800766c:	2140      	movs	r1, #64	; 0x40
 800766e:	f7ff fe0f 	bl	8007290 <_malloc_r>
 8007672:	6028      	str	r0, [r5, #0]
 8007674:	6128      	str	r0, [r5, #16]
 8007676:	b920      	cbnz	r0, 8007682 <_svfiprintf_r+0x2e>
 8007678:	230c      	movs	r3, #12
 800767a:	603b      	str	r3, [r7, #0]
 800767c:	f04f 30ff 	mov.w	r0, #4294967295
 8007680:	e0d1      	b.n	8007826 <_svfiprintf_r+0x1d2>
 8007682:	2340      	movs	r3, #64	; 0x40
 8007684:	616b      	str	r3, [r5, #20]
 8007686:	2300      	movs	r3, #0
 8007688:	9309      	str	r3, [sp, #36]	; 0x24
 800768a:	2320      	movs	r3, #32
 800768c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007690:	f8cd 800c 	str.w	r8, [sp, #12]
 8007694:	2330      	movs	r3, #48	; 0x30
 8007696:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007840 <_svfiprintf_r+0x1ec>
 800769a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800769e:	f04f 0901 	mov.w	r9, #1
 80076a2:	4623      	mov	r3, r4
 80076a4:	469a      	mov	sl, r3
 80076a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076aa:	b10a      	cbz	r2, 80076b0 <_svfiprintf_r+0x5c>
 80076ac:	2a25      	cmp	r2, #37	; 0x25
 80076ae:	d1f9      	bne.n	80076a4 <_svfiprintf_r+0x50>
 80076b0:	ebba 0b04 	subs.w	fp, sl, r4
 80076b4:	d00b      	beq.n	80076ce <_svfiprintf_r+0x7a>
 80076b6:	465b      	mov	r3, fp
 80076b8:	4622      	mov	r2, r4
 80076ba:	4629      	mov	r1, r5
 80076bc:	4638      	mov	r0, r7
 80076be:	f7ff ff6d 	bl	800759c <__ssputs_r>
 80076c2:	3001      	adds	r0, #1
 80076c4:	f000 80aa 	beq.w	800781c <_svfiprintf_r+0x1c8>
 80076c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076ca:	445a      	add	r2, fp
 80076cc:	9209      	str	r2, [sp, #36]	; 0x24
 80076ce:	f89a 3000 	ldrb.w	r3, [sl]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	f000 80a2 	beq.w	800781c <_svfiprintf_r+0x1c8>
 80076d8:	2300      	movs	r3, #0
 80076da:	f04f 32ff 	mov.w	r2, #4294967295
 80076de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076e2:	f10a 0a01 	add.w	sl, sl, #1
 80076e6:	9304      	str	r3, [sp, #16]
 80076e8:	9307      	str	r3, [sp, #28]
 80076ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076ee:	931a      	str	r3, [sp, #104]	; 0x68
 80076f0:	4654      	mov	r4, sl
 80076f2:	2205      	movs	r2, #5
 80076f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076f8:	4851      	ldr	r0, [pc, #324]	; (8007840 <_svfiprintf_r+0x1ec>)
 80076fa:	f7f8 fd79 	bl	80001f0 <memchr>
 80076fe:	9a04      	ldr	r2, [sp, #16]
 8007700:	b9d8      	cbnz	r0, 800773a <_svfiprintf_r+0xe6>
 8007702:	06d0      	lsls	r0, r2, #27
 8007704:	bf44      	itt	mi
 8007706:	2320      	movmi	r3, #32
 8007708:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800770c:	0711      	lsls	r1, r2, #28
 800770e:	bf44      	itt	mi
 8007710:	232b      	movmi	r3, #43	; 0x2b
 8007712:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007716:	f89a 3000 	ldrb.w	r3, [sl]
 800771a:	2b2a      	cmp	r3, #42	; 0x2a
 800771c:	d015      	beq.n	800774a <_svfiprintf_r+0xf6>
 800771e:	9a07      	ldr	r2, [sp, #28]
 8007720:	4654      	mov	r4, sl
 8007722:	2000      	movs	r0, #0
 8007724:	f04f 0c0a 	mov.w	ip, #10
 8007728:	4621      	mov	r1, r4
 800772a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800772e:	3b30      	subs	r3, #48	; 0x30
 8007730:	2b09      	cmp	r3, #9
 8007732:	d94e      	bls.n	80077d2 <_svfiprintf_r+0x17e>
 8007734:	b1b0      	cbz	r0, 8007764 <_svfiprintf_r+0x110>
 8007736:	9207      	str	r2, [sp, #28]
 8007738:	e014      	b.n	8007764 <_svfiprintf_r+0x110>
 800773a:	eba0 0308 	sub.w	r3, r0, r8
 800773e:	fa09 f303 	lsl.w	r3, r9, r3
 8007742:	4313      	orrs	r3, r2
 8007744:	9304      	str	r3, [sp, #16]
 8007746:	46a2      	mov	sl, r4
 8007748:	e7d2      	b.n	80076f0 <_svfiprintf_r+0x9c>
 800774a:	9b03      	ldr	r3, [sp, #12]
 800774c:	1d19      	adds	r1, r3, #4
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	9103      	str	r1, [sp, #12]
 8007752:	2b00      	cmp	r3, #0
 8007754:	bfbb      	ittet	lt
 8007756:	425b      	neglt	r3, r3
 8007758:	f042 0202 	orrlt.w	r2, r2, #2
 800775c:	9307      	strge	r3, [sp, #28]
 800775e:	9307      	strlt	r3, [sp, #28]
 8007760:	bfb8      	it	lt
 8007762:	9204      	strlt	r2, [sp, #16]
 8007764:	7823      	ldrb	r3, [r4, #0]
 8007766:	2b2e      	cmp	r3, #46	; 0x2e
 8007768:	d10c      	bne.n	8007784 <_svfiprintf_r+0x130>
 800776a:	7863      	ldrb	r3, [r4, #1]
 800776c:	2b2a      	cmp	r3, #42	; 0x2a
 800776e:	d135      	bne.n	80077dc <_svfiprintf_r+0x188>
 8007770:	9b03      	ldr	r3, [sp, #12]
 8007772:	1d1a      	adds	r2, r3, #4
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	9203      	str	r2, [sp, #12]
 8007778:	2b00      	cmp	r3, #0
 800777a:	bfb8      	it	lt
 800777c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007780:	3402      	adds	r4, #2
 8007782:	9305      	str	r3, [sp, #20]
 8007784:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007850 <_svfiprintf_r+0x1fc>
 8007788:	7821      	ldrb	r1, [r4, #0]
 800778a:	2203      	movs	r2, #3
 800778c:	4650      	mov	r0, sl
 800778e:	f7f8 fd2f 	bl	80001f0 <memchr>
 8007792:	b140      	cbz	r0, 80077a6 <_svfiprintf_r+0x152>
 8007794:	2340      	movs	r3, #64	; 0x40
 8007796:	eba0 000a 	sub.w	r0, r0, sl
 800779a:	fa03 f000 	lsl.w	r0, r3, r0
 800779e:	9b04      	ldr	r3, [sp, #16]
 80077a0:	4303      	orrs	r3, r0
 80077a2:	3401      	adds	r4, #1
 80077a4:	9304      	str	r3, [sp, #16]
 80077a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077aa:	4826      	ldr	r0, [pc, #152]	; (8007844 <_svfiprintf_r+0x1f0>)
 80077ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077b0:	2206      	movs	r2, #6
 80077b2:	f7f8 fd1d 	bl	80001f0 <memchr>
 80077b6:	2800      	cmp	r0, #0
 80077b8:	d038      	beq.n	800782c <_svfiprintf_r+0x1d8>
 80077ba:	4b23      	ldr	r3, [pc, #140]	; (8007848 <_svfiprintf_r+0x1f4>)
 80077bc:	bb1b      	cbnz	r3, 8007806 <_svfiprintf_r+0x1b2>
 80077be:	9b03      	ldr	r3, [sp, #12]
 80077c0:	3307      	adds	r3, #7
 80077c2:	f023 0307 	bic.w	r3, r3, #7
 80077c6:	3308      	adds	r3, #8
 80077c8:	9303      	str	r3, [sp, #12]
 80077ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077cc:	4433      	add	r3, r6
 80077ce:	9309      	str	r3, [sp, #36]	; 0x24
 80077d0:	e767      	b.n	80076a2 <_svfiprintf_r+0x4e>
 80077d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80077d6:	460c      	mov	r4, r1
 80077d8:	2001      	movs	r0, #1
 80077da:	e7a5      	b.n	8007728 <_svfiprintf_r+0xd4>
 80077dc:	2300      	movs	r3, #0
 80077de:	3401      	adds	r4, #1
 80077e0:	9305      	str	r3, [sp, #20]
 80077e2:	4619      	mov	r1, r3
 80077e4:	f04f 0c0a 	mov.w	ip, #10
 80077e8:	4620      	mov	r0, r4
 80077ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077ee:	3a30      	subs	r2, #48	; 0x30
 80077f0:	2a09      	cmp	r2, #9
 80077f2:	d903      	bls.n	80077fc <_svfiprintf_r+0x1a8>
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d0c5      	beq.n	8007784 <_svfiprintf_r+0x130>
 80077f8:	9105      	str	r1, [sp, #20]
 80077fa:	e7c3      	b.n	8007784 <_svfiprintf_r+0x130>
 80077fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8007800:	4604      	mov	r4, r0
 8007802:	2301      	movs	r3, #1
 8007804:	e7f0      	b.n	80077e8 <_svfiprintf_r+0x194>
 8007806:	ab03      	add	r3, sp, #12
 8007808:	9300      	str	r3, [sp, #0]
 800780a:	462a      	mov	r2, r5
 800780c:	4b0f      	ldr	r3, [pc, #60]	; (800784c <_svfiprintf_r+0x1f8>)
 800780e:	a904      	add	r1, sp, #16
 8007810:	4638      	mov	r0, r7
 8007812:	f3af 8000 	nop.w
 8007816:	1c42      	adds	r2, r0, #1
 8007818:	4606      	mov	r6, r0
 800781a:	d1d6      	bne.n	80077ca <_svfiprintf_r+0x176>
 800781c:	89ab      	ldrh	r3, [r5, #12]
 800781e:	065b      	lsls	r3, r3, #25
 8007820:	f53f af2c 	bmi.w	800767c <_svfiprintf_r+0x28>
 8007824:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007826:	b01d      	add	sp, #116	; 0x74
 8007828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800782c:	ab03      	add	r3, sp, #12
 800782e:	9300      	str	r3, [sp, #0]
 8007830:	462a      	mov	r2, r5
 8007832:	4b06      	ldr	r3, [pc, #24]	; (800784c <_svfiprintf_r+0x1f8>)
 8007834:	a904      	add	r1, sp, #16
 8007836:	4638      	mov	r0, r7
 8007838:	f000 f87a 	bl	8007930 <_printf_i>
 800783c:	e7eb      	b.n	8007816 <_svfiprintf_r+0x1c2>
 800783e:	bf00      	nop
 8007840:	08007d74 	.word	0x08007d74
 8007844:	08007d7e 	.word	0x08007d7e
 8007848:	00000000 	.word	0x00000000
 800784c:	0800759d 	.word	0x0800759d
 8007850:	08007d7a 	.word	0x08007d7a

08007854 <_printf_common>:
 8007854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007858:	4616      	mov	r6, r2
 800785a:	4699      	mov	r9, r3
 800785c:	688a      	ldr	r2, [r1, #8]
 800785e:	690b      	ldr	r3, [r1, #16]
 8007860:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007864:	4293      	cmp	r3, r2
 8007866:	bfb8      	it	lt
 8007868:	4613      	movlt	r3, r2
 800786a:	6033      	str	r3, [r6, #0]
 800786c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007870:	4607      	mov	r7, r0
 8007872:	460c      	mov	r4, r1
 8007874:	b10a      	cbz	r2, 800787a <_printf_common+0x26>
 8007876:	3301      	adds	r3, #1
 8007878:	6033      	str	r3, [r6, #0]
 800787a:	6823      	ldr	r3, [r4, #0]
 800787c:	0699      	lsls	r1, r3, #26
 800787e:	bf42      	ittt	mi
 8007880:	6833      	ldrmi	r3, [r6, #0]
 8007882:	3302      	addmi	r3, #2
 8007884:	6033      	strmi	r3, [r6, #0]
 8007886:	6825      	ldr	r5, [r4, #0]
 8007888:	f015 0506 	ands.w	r5, r5, #6
 800788c:	d106      	bne.n	800789c <_printf_common+0x48>
 800788e:	f104 0a19 	add.w	sl, r4, #25
 8007892:	68e3      	ldr	r3, [r4, #12]
 8007894:	6832      	ldr	r2, [r6, #0]
 8007896:	1a9b      	subs	r3, r3, r2
 8007898:	42ab      	cmp	r3, r5
 800789a:	dc26      	bgt.n	80078ea <_printf_common+0x96>
 800789c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80078a0:	1e13      	subs	r3, r2, #0
 80078a2:	6822      	ldr	r2, [r4, #0]
 80078a4:	bf18      	it	ne
 80078a6:	2301      	movne	r3, #1
 80078a8:	0692      	lsls	r2, r2, #26
 80078aa:	d42b      	bmi.n	8007904 <_printf_common+0xb0>
 80078ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80078b0:	4649      	mov	r1, r9
 80078b2:	4638      	mov	r0, r7
 80078b4:	47c0      	blx	r8
 80078b6:	3001      	adds	r0, #1
 80078b8:	d01e      	beq.n	80078f8 <_printf_common+0xa4>
 80078ba:	6823      	ldr	r3, [r4, #0]
 80078bc:	68e5      	ldr	r5, [r4, #12]
 80078be:	6832      	ldr	r2, [r6, #0]
 80078c0:	f003 0306 	and.w	r3, r3, #6
 80078c4:	2b04      	cmp	r3, #4
 80078c6:	bf08      	it	eq
 80078c8:	1aad      	subeq	r5, r5, r2
 80078ca:	68a3      	ldr	r3, [r4, #8]
 80078cc:	6922      	ldr	r2, [r4, #16]
 80078ce:	bf0c      	ite	eq
 80078d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078d4:	2500      	movne	r5, #0
 80078d6:	4293      	cmp	r3, r2
 80078d8:	bfc4      	itt	gt
 80078da:	1a9b      	subgt	r3, r3, r2
 80078dc:	18ed      	addgt	r5, r5, r3
 80078de:	2600      	movs	r6, #0
 80078e0:	341a      	adds	r4, #26
 80078e2:	42b5      	cmp	r5, r6
 80078e4:	d11a      	bne.n	800791c <_printf_common+0xc8>
 80078e6:	2000      	movs	r0, #0
 80078e8:	e008      	b.n	80078fc <_printf_common+0xa8>
 80078ea:	2301      	movs	r3, #1
 80078ec:	4652      	mov	r2, sl
 80078ee:	4649      	mov	r1, r9
 80078f0:	4638      	mov	r0, r7
 80078f2:	47c0      	blx	r8
 80078f4:	3001      	adds	r0, #1
 80078f6:	d103      	bne.n	8007900 <_printf_common+0xac>
 80078f8:	f04f 30ff 	mov.w	r0, #4294967295
 80078fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007900:	3501      	adds	r5, #1
 8007902:	e7c6      	b.n	8007892 <_printf_common+0x3e>
 8007904:	18e1      	adds	r1, r4, r3
 8007906:	1c5a      	adds	r2, r3, #1
 8007908:	2030      	movs	r0, #48	; 0x30
 800790a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800790e:	4422      	add	r2, r4
 8007910:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007914:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007918:	3302      	adds	r3, #2
 800791a:	e7c7      	b.n	80078ac <_printf_common+0x58>
 800791c:	2301      	movs	r3, #1
 800791e:	4622      	mov	r2, r4
 8007920:	4649      	mov	r1, r9
 8007922:	4638      	mov	r0, r7
 8007924:	47c0      	blx	r8
 8007926:	3001      	adds	r0, #1
 8007928:	d0e6      	beq.n	80078f8 <_printf_common+0xa4>
 800792a:	3601      	adds	r6, #1
 800792c:	e7d9      	b.n	80078e2 <_printf_common+0x8e>
	...

08007930 <_printf_i>:
 8007930:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007934:	7e0f      	ldrb	r7, [r1, #24]
 8007936:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007938:	2f78      	cmp	r7, #120	; 0x78
 800793a:	4691      	mov	r9, r2
 800793c:	4680      	mov	r8, r0
 800793e:	460c      	mov	r4, r1
 8007940:	469a      	mov	sl, r3
 8007942:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007946:	d807      	bhi.n	8007958 <_printf_i+0x28>
 8007948:	2f62      	cmp	r7, #98	; 0x62
 800794a:	d80a      	bhi.n	8007962 <_printf_i+0x32>
 800794c:	2f00      	cmp	r7, #0
 800794e:	f000 80d8 	beq.w	8007b02 <_printf_i+0x1d2>
 8007952:	2f58      	cmp	r7, #88	; 0x58
 8007954:	f000 80a3 	beq.w	8007a9e <_printf_i+0x16e>
 8007958:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800795c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007960:	e03a      	b.n	80079d8 <_printf_i+0xa8>
 8007962:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007966:	2b15      	cmp	r3, #21
 8007968:	d8f6      	bhi.n	8007958 <_printf_i+0x28>
 800796a:	a101      	add	r1, pc, #4	; (adr r1, 8007970 <_printf_i+0x40>)
 800796c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007970:	080079c9 	.word	0x080079c9
 8007974:	080079dd 	.word	0x080079dd
 8007978:	08007959 	.word	0x08007959
 800797c:	08007959 	.word	0x08007959
 8007980:	08007959 	.word	0x08007959
 8007984:	08007959 	.word	0x08007959
 8007988:	080079dd 	.word	0x080079dd
 800798c:	08007959 	.word	0x08007959
 8007990:	08007959 	.word	0x08007959
 8007994:	08007959 	.word	0x08007959
 8007998:	08007959 	.word	0x08007959
 800799c:	08007ae9 	.word	0x08007ae9
 80079a0:	08007a0d 	.word	0x08007a0d
 80079a4:	08007acb 	.word	0x08007acb
 80079a8:	08007959 	.word	0x08007959
 80079ac:	08007959 	.word	0x08007959
 80079b0:	08007b0b 	.word	0x08007b0b
 80079b4:	08007959 	.word	0x08007959
 80079b8:	08007a0d 	.word	0x08007a0d
 80079bc:	08007959 	.word	0x08007959
 80079c0:	08007959 	.word	0x08007959
 80079c4:	08007ad3 	.word	0x08007ad3
 80079c8:	682b      	ldr	r3, [r5, #0]
 80079ca:	1d1a      	adds	r2, r3, #4
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	602a      	str	r2, [r5, #0]
 80079d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80079d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80079d8:	2301      	movs	r3, #1
 80079da:	e0a3      	b.n	8007b24 <_printf_i+0x1f4>
 80079dc:	6820      	ldr	r0, [r4, #0]
 80079de:	6829      	ldr	r1, [r5, #0]
 80079e0:	0606      	lsls	r6, r0, #24
 80079e2:	f101 0304 	add.w	r3, r1, #4
 80079e6:	d50a      	bpl.n	80079fe <_printf_i+0xce>
 80079e8:	680e      	ldr	r6, [r1, #0]
 80079ea:	602b      	str	r3, [r5, #0]
 80079ec:	2e00      	cmp	r6, #0
 80079ee:	da03      	bge.n	80079f8 <_printf_i+0xc8>
 80079f0:	232d      	movs	r3, #45	; 0x2d
 80079f2:	4276      	negs	r6, r6
 80079f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079f8:	485e      	ldr	r0, [pc, #376]	; (8007b74 <_printf_i+0x244>)
 80079fa:	230a      	movs	r3, #10
 80079fc:	e019      	b.n	8007a32 <_printf_i+0x102>
 80079fe:	680e      	ldr	r6, [r1, #0]
 8007a00:	602b      	str	r3, [r5, #0]
 8007a02:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007a06:	bf18      	it	ne
 8007a08:	b236      	sxthne	r6, r6
 8007a0a:	e7ef      	b.n	80079ec <_printf_i+0xbc>
 8007a0c:	682b      	ldr	r3, [r5, #0]
 8007a0e:	6820      	ldr	r0, [r4, #0]
 8007a10:	1d19      	adds	r1, r3, #4
 8007a12:	6029      	str	r1, [r5, #0]
 8007a14:	0601      	lsls	r1, r0, #24
 8007a16:	d501      	bpl.n	8007a1c <_printf_i+0xec>
 8007a18:	681e      	ldr	r6, [r3, #0]
 8007a1a:	e002      	b.n	8007a22 <_printf_i+0xf2>
 8007a1c:	0646      	lsls	r6, r0, #25
 8007a1e:	d5fb      	bpl.n	8007a18 <_printf_i+0xe8>
 8007a20:	881e      	ldrh	r6, [r3, #0]
 8007a22:	4854      	ldr	r0, [pc, #336]	; (8007b74 <_printf_i+0x244>)
 8007a24:	2f6f      	cmp	r7, #111	; 0x6f
 8007a26:	bf0c      	ite	eq
 8007a28:	2308      	moveq	r3, #8
 8007a2a:	230a      	movne	r3, #10
 8007a2c:	2100      	movs	r1, #0
 8007a2e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007a32:	6865      	ldr	r5, [r4, #4]
 8007a34:	60a5      	str	r5, [r4, #8]
 8007a36:	2d00      	cmp	r5, #0
 8007a38:	bfa2      	ittt	ge
 8007a3a:	6821      	ldrge	r1, [r4, #0]
 8007a3c:	f021 0104 	bicge.w	r1, r1, #4
 8007a40:	6021      	strge	r1, [r4, #0]
 8007a42:	b90e      	cbnz	r6, 8007a48 <_printf_i+0x118>
 8007a44:	2d00      	cmp	r5, #0
 8007a46:	d04d      	beq.n	8007ae4 <_printf_i+0x1b4>
 8007a48:	4615      	mov	r5, r2
 8007a4a:	fbb6 f1f3 	udiv	r1, r6, r3
 8007a4e:	fb03 6711 	mls	r7, r3, r1, r6
 8007a52:	5dc7      	ldrb	r7, [r0, r7]
 8007a54:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007a58:	4637      	mov	r7, r6
 8007a5a:	42bb      	cmp	r3, r7
 8007a5c:	460e      	mov	r6, r1
 8007a5e:	d9f4      	bls.n	8007a4a <_printf_i+0x11a>
 8007a60:	2b08      	cmp	r3, #8
 8007a62:	d10b      	bne.n	8007a7c <_printf_i+0x14c>
 8007a64:	6823      	ldr	r3, [r4, #0]
 8007a66:	07de      	lsls	r6, r3, #31
 8007a68:	d508      	bpl.n	8007a7c <_printf_i+0x14c>
 8007a6a:	6923      	ldr	r3, [r4, #16]
 8007a6c:	6861      	ldr	r1, [r4, #4]
 8007a6e:	4299      	cmp	r1, r3
 8007a70:	bfde      	ittt	le
 8007a72:	2330      	movle	r3, #48	; 0x30
 8007a74:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007a78:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007a7c:	1b52      	subs	r2, r2, r5
 8007a7e:	6122      	str	r2, [r4, #16]
 8007a80:	f8cd a000 	str.w	sl, [sp]
 8007a84:	464b      	mov	r3, r9
 8007a86:	aa03      	add	r2, sp, #12
 8007a88:	4621      	mov	r1, r4
 8007a8a:	4640      	mov	r0, r8
 8007a8c:	f7ff fee2 	bl	8007854 <_printf_common>
 8007a90:	3001      	adds	r0, #1
 8007a92:	d14c      	bne.n	8007b2e <_printf_i+0x1fe>
 8007a94:	f04f 30ff 	mov.w	r0, #4294967295
 8007a98:	b004      	add	sp, #16
 8007a9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a9e:	4835      	ldr	r0, [pc, #212]	; (8007b74 <_printf_i+0x244>)
 8007aa0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007aa4:	6829      	ldr	r1, [r5, #0]
 8007aa6:	6823      	ldr	r3, [r4, #0]
 8007aa8:	f851 6b04 	ldr.w	r6, [r1], #4
 8007aac:	6029      	str	r1, [r5, #0]
 8007aae:	061d      	lsls	r5, r3, #24
 8007ab0:	d514      	bpl.n	8007adc <_printf_i+0x1ac>
 8007ab2:	07df      	lsls	r7, r3, #31
 8007ab4:	bf44      	itt	mi
 8007ab6:	f043 0320 	orrmi.w	r3, r3, #32
 8007aba:	6023      	strmi	r3, [r4, #0]
 8007abc:	b91e      	cbnz	r6, 8007ac6 <_printf_i+0x196>
 8007abe:	6823      	ldr	r3, [r4, #0]
 8007ac0:	f023 0320 	bic.w	r3, r3, #32
 8007ac4:	6023      	str	r3, [r4, #0]
 8007ac6:	2310      	movs	r3, #16
 8007ac8:	e7b0      	b.n	8007a2c <_printf_i+0xfc>
 8007aca:	6823      	ldr	r3, [r4, #0]
 8007acc:	f043 0320 	orr.w	r3, r3, #32
 8007ad0:	6023      	str	r3, [r4, #0]
 8007ad2:	2378      	movs	r3, #120	; 0x78
 8007ad4:	4828      	ldr	r0, [pc, #160]	; (8007b78 <_printf_i+0x248>)
 8007ad6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007ada:	e7e3      	b.n	8007aa4 <_printf_i+0x174>
 8007adc:	0659      	lsls	r1, r3, #25
 8007ade:	bf48      	it	mi
 8007ae0:	b2b6      	uxthmi	r6, r6
 8007ae2:	e7e6      	b.n	8007ab2 <_printf_i+0x182>
 8007ae4:	4615      	mov	r5, r2
 8007ae6:	e7bb      	b.n	8007a60 <_printf_i+0x130>
 8007ae8:	682b      	ldr	r3, [r5, #0]
 8007aea:	6826      	ldr	r6, [r4, #0]
 8007aec:	6961      	ldr	r1, [r4, #20]
 8007aee:	1d18      	adds	r0, r3, #4
 8007af0:	6028      	str	r0, [r5, #0]
 8007af2:	0635      	lsls	r5, r6, #24
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	d501      	bpl.n	8007afc <_printf_i+0x1cc>
 8007af8:	6019      	str	r1, [r3, #0]
 8007afa:	e002      	b.n	8007b02 <_printf_i+0x1d2>
 8007afc:	0670      	lsls	r0, r6, #25
 8007afe:	d5fb      	bpl.n	8007af8 <_printf_i+0x1c8>
 8007b00:	8019      	strh	r1, [r3, #0]
 8007b02:	2300      	movs	r3, #0
 8007b04:	6123      	str	r3, [r4, #16]
 8007b06:	4615      	mov	r5, r2
 8007b08:	e7ba      	b.n	8007a80 <_printf_i+0x150>
 8007b0a:	682b      	ldr	r3, [r5, #0]
 8007b0c:	1d1a      	adds	r2, r3, #4
 8007b0e:	602a      	str	r2, [r5, #0]
 8007b10:	681d      	ldr	r5, [r3, #0]
 8007b12:	6862      	ldr	r2, [r4, #4]
 8007b14:	2100      	movs	r1, #0
 8007b16:	4628      	mov	r0, r5
 8007b18:	f7f8 fb6a 	bl	80001f0 <memchr>
 8007b1c:	b108      	cbz	r0, 8007b22 <_printf_i+0x1f2>
 8007b1e:	1b40      	subs	r0, r0, r5
 8007b20:	6060      	str	r0, [r4, #4]
 8007b22:	6863      	ldr	r3, [r4, #4]
 8007b24:	6123      	str	r3, [r4, #16]
 8007b26:	2300      	movs	r3, #0
 8007b28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b2c:	e7a8      	b.n	8007a80 <_printf_i+0x150>
 8007b2e:	6923      	ldr	r3, [r4, #16]
 8007b30:	462a      	mov	r2, r5
 8007b32:	4649      	mov	r1, r9
 8007b34:	4640      	mov	r0, r8
 8007b36:	47d0      	blx	sl
 8007b38:	3001      	adds	r0, #1
 8007b3a:	d0ab      	beq.n	8007a94 <_printf_i+0x164>
 8007b3c:	6823      	ldr	r3, [r4, #0]
 8007b3e:	079b      	lsls	r3, r3, #30
 8007b40:	d413      	bmi.n	8007b6a <_printf_i+0x23a>
 8007b42:	68e0      	ldr	r0, [r4, #12]
 8007b44:	9b03      	ldr	r3, [sp, #12]
 8007b46:	4298      	cmp	r0, r3
 8007b48:	bfb8      	it	lt
 8007b4a:	4618      	movlt	r0, r3
 8007b4c:	e7a4      	b.n	8007a98 <_printf_i+0x168>
 8007b4e:	2301      	movs	r3, #1
 8007b50:	4632      	mov	r2, r6
 8007b52:	4649      	mov	r1, r9
 8007b54:	4640      	mov	r0, r8
 8007b56:	47d0      	blx	sl
 8007b58:	3001      	adds	r0, #1
 8007b5a:	d09b      	beq.n	8007a94 <_printf_i+0x164>
 8007b5c:	3501      	adds	r5, #1
 8007b5e:	68e3      	ldr	r3, [r4, #12]
 8007b60:	9903      	ldr	r1, [sp, #12]
 8007b62:	1a5b      	subs	r3, r3, r1
 8007b64:	42ab      	cmp	r3, r5
 8007b66:	dcf2      	bgt.n	8007b4e <_printf_i+0x21e>
 8007b68:	e7eb      	b.n	8007b42 <_printf_i+0x212>
 8007b6a:	2500      	movs	r5, #0
 8007b6c:	f104 0619 	add.w	r6, r4, #25
 8007b70:	e7f5      	b.n	8007b5e <_printf_i+0x22e>
 8007b72:	bf00      	nop
 8007b74:	08007d85 	.word	0x08007d85
 8007b78:	08007d96 	.word	0x08007d96

08007b7c <memmove>:
 8007b7c:	4288      	cmp	r0, r1
 8007b7e:	b510      	push	{r4, lr}
 8007b80:	eb01 0402 	add.w	r4, r1, r2
 8007b84:	d902      	bls.n	8007b8c <memmove+0x10>
 8007b86:	4284      	cmp	r4, r0
 8007b88:	4623      	mov	r3, r4
 8007b8a:	d807      	bhi.n	8007b9c <memmove+0x20>
 8007b8c:	1e43      	subs	r3, r0, #1
 8007b8e:	42a1      	cmp	r1, r4
 8007b90:	d008      	beq.n	8007ba4 <memmove+0x28>
 8007b92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b9a:	e7f8      	b.n	8007b8e <memmove+0x12>
 8007b9c:	4402      	add	r2, r0
 8007b9e:	4601      	mov	r1, r0
 8007ba0:	428a      	cmp	r2, r1
 8007ba2:	d100      	bne.n	8007ba6 <memmove+0x2a>
 8007ba4:	bd10      	pop	{r4, pc}
 8007ba6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007baa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007bae:	e7f7      	b.n	8007ba0 <memmove+0x24>

08007bb0 <_realloc_r>:
 8007bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bb4:	4680      	mov	r8, r0
 8007bb6:	4614      	mov	r4, r2
 8007bb8:	460e      	mov	r6, r1
 8007bba:	b921      	cbnz	r1, 8007bc6 <_realloc_r+0x16>
 8007bbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bc0:	4611      	mov	r1, r2
 8007bc2:	f7ff bb65 	b.w	8007290 <_malloc_r>
 8007bc6:	b92a      	cbnz	r2, 8007bd4 <_realloc_r+0x24>
 8007bc8:	f7ff fc9c 	bl	8007504 <_free_r>
 8007bcc:	4625      	mov	r5, r4
 8007bce:	4628      	mov	r0, r5
 8007bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bd4:	f000 f81b 	bl	8007c0e <_malloc_usable_size_r>
 8007bd8:	4284      	cmp	r4, r0
 8007bda:	4607      	mov	r7, r0
 8007bdc:	d802      	bhi.n	8007be4 <_realloc_r+0x34>
 8007bde:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007be2:	d812      	bhi.n	8007c0a <_realloc_r+0x5a>
 8007be4:	4621      	mov	r1, r4
 8007be6:	4640      	mov	r0, r8
 8007be8:	f7ff fb52 	bl	8007290 <_malloc_r>
 8007bec:	4605      	mov	r5, r0
 8007bee:	2800      	cmp	r0, #0
 8007bf0:	d0ed      	beq.n	8007bce <_realloc_r+0x1e>
 8007bf2:	42bc      	cmp	r4, r7
 8007bf4:	4622      	mov	r2, r4
 8007bf6:	4631      	mov	r1, r6
 8007bf8:	bf28      	it	cs
 8007bfa:	463a      	movcs	r2, r7
 8007bfc:	f7ff fb12 	bl	8007224 <memcpy>
 8007c00:	4631      	mov	r1, r6
 8007c02:	4640      	mov	r0, r8
 8007c04:	f7ff fc7e 	bl	8007504 <_free_r>
 8007c08:	e7e1      	b.n	8007bce <_realloc_r+0x1e>
 8007c0a:	4635      	mov	r5, r6
 8007c0c:	e7df      	b.n	8007bce <_realloc_r+0x1e>

08007c0e <_malloc_usable_size_r>:
 8007c0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c12:	1f18      	subs	r0, r3, #4
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	bfbc      	itt	lt
 8007c18:	580b      	ldrlt	r3, [r1, r0]
 8007c1a:	18c0      	addlt	r0, r0, r3
 8007c1c:	4770      	bx	lr
	...

08007c20 <_init>:
 8007c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c22:	bf00      	nop
 8007c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c26:	bc08      	pop	{r3}
 8007c28:	469e      	mov	lr, r3
 8007c2a:	4770      	bx	lr

08007c2c <_fini>:
 8007c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c2e:	bf00      	nop
 8007c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c32:	bc08      	pop	{r3}
 8007c34:	469e      	mov	lr, r3
 8007c36:	4770      	bx	lr
