# do /home/borg/Documents/Insper-Entregas/Z01.1-CGrupo/Projetos/F-Computador/Z01-Simulator-RTL/do/sim.do
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:52 on Jun 05,2020
# vcom -reportprogress 300 -work work ../../B-LogicaCombinacional/src/rtl/And16.vhd ../../B-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../B-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../B-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../B-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../B-LogicaCombinacional/src/rtl/Mux16.vhd ../../B-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../B-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../B-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../B-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../B-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../B-LogicaCombinacional/src/rtl/Nand.vhd ../../B-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../B-LogicaCombinacional/src/rtl/Not16.vhd ../../B-LogicaCombinacional/src/rtl/Or16.vhd ../../B-LogicaCombinacional/src/rtl/Or8Way.vhd ../../B-LogicaCombinacional/src/rtl/binarioToBcd.vhd ../../B-LogicaCombinacional/src/rtl/circuito.vhd ../../B-LogicaCombinacional/src/rtl/detectorDeMoedas.vhd ../../B-LogicaCombinacional/src/rtl/impressora.vhd ../../B-LogicaCombinacional/src/rtl/sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity And16
# -- Compiling architecture arch of And16
# -- Compiling entity BarrelShifter16
# -- Compiling architecture rtl of BarrelShifter16
# -- Compiling entity DMux2Way
# -- Compiling architecture rtl of DMux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture arch of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture arch of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture arch of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture arch of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture arch of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture arch of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture arch of Mux8Way16
# -- Compiling entity nand_z01
# -- Compiling architecture rtl of nand_z01
# -- Compiling entity Nor8Way
# -- Compiling architecture arch of Nor8Way
# -- Compiling entity Not16
# -- Compiling architecture arch of Not16
# -- Compiling entity Or16
# -- Compiling architecture arch of Or16
# -- Compiling entity Or8Way
# -- Compiling architecture arch of Or8Way
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity binarioToBcd
# -- Compiling architecture behaviour of binarioToBcd
# -- Compiling entity circuito
# -- Compiling architecture arch of circuito
# -- Compiling entity detectorDeMoedas
# -- Compiling architecture arch of detectorDeMoedas
# -- Compiling entity impressora
# -- Compiling architecture arch of impressora
# -- Compiling entity sevenSeg
# -- Compiling architecture arch of sevenSeg
# End time: 09:40:52 on Jun 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:52 on Jun 05,2020
# vcom -reportprogress 300 -work work ../../C-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 09:40:52 on Jun 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:52 on Jun 05,2020
# vcom -reportprogress 300 -work work ../../D-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../D-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../D-LogicaSequencial/src/rtl/PC.vhd ../../D-LogicaSequencial/src/rtl/Ram4K.vhd ../../D-LogicaSequencial/src/rtl/Ram512.vhd ../../D-LogicaSequencial/src/rtl/Ram64.vhd ../../D-LogicaSequencial/src/rtl/Ram8.vhd ../../D-LogicaSequencial/src/rtl/Register16.vhd ../../D-LogicaSequencial/src/rtl/Register32.vhd ../../D-LogicaSequencial/src/rtl/Register64.vhd ../../D-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture arch of BinaryDigit
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4K
# -- Compiling architecture arch of Ram4K
# -- Compiling entity Ram512
# -- Compiling architecture arch of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture arch of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture arch of Ram8
# -- Compiling entity Register16
# -- Compiling architecture arch of Register16
# -- Compiling entity Register32
# -- Compiling architecture arch of Register32
# -- Compiling entity Register64
# -- Compiling architecture arch of Register64
# -- Compiling entity Register8
# -- Compiling architecture arch of Register8
# End time: 09:40:52 on Jun 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:52 on Jun 05,2020
# vcom -reportprogress 300 -work work ../src/rtl/MemoryIO.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 09:40:52 on Jun 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:52 on Jun 05,2020
# vcom -reportprogress 300 -work work ../src/rtl/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# ** Error: ../src/rtl/ControlUnit.vhd(38): Type error resolving prefix expression "not" as type std.STANDARD.BOOLEAN.
# ** Error: ../src/rtl/ControlUnit.vhd(52): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../src/rtl/ControlUnit.vhd(53): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../src/rtl/ControlUnit.vhd(54): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../src/rtl/ControlUnit.vhd(55): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../src/rtl/ControlUnit.vhd(56): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../src/rtl/ControlUnit.vhd(57): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../src/rtl/ControlUnit.vhd(58): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../src/rtl/ControlUnit.vhd(61): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../src/rtl/ControlUnit.vhd(63): VHDL Compiler exiting
# End time: 09:40:52 on Jun 05,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: /home/borg/intelFPGA/17.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/borg/Documents/Insper-Entregas/Z01.1-CGrupo/Projetos/F-Computador/Z01-Simulator-RTL/do/load.do line 8
# /home/borg/intelFPGA/17.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work ../src/rtl/ControlUnit.vhd"
# Break key hit
