`timescale 1ns / 1ps


module counter_10000 (
    input   clk,
    input   rst,
    input   btnL,
    input   btnR,
    input   btnD,
    output  [3:0] fnd_com,
    output  [7:0] fnd_data
);

    wire    [13:0] w_tick_counter;
    wire    w_run_stop, w_clear, w_mode;
    wire    w_btnR, w_btnL, w_btnD;


    btn_debounce U_BD_RUNSTOP(
        .clk(clk),
        .rst(rst),
        .i_btn(btnR),
        .o_btn(w_btnR)
    );

    btn_debounce U_BD_CLEAR(
        .clk(clk),
        .rst(rst),
        .i_btn(btnL),
        .o_btn(w_btnL)
    );

    btn_debounce U_BD_MODE(
        .clk(clk),
        .rst(rst),
        .i_btn(btnD),
        .o_btn(w_btnD)
    );

    control_unit U_CONTROL_UNIT(
        .clk(clk),
        .rst(rst),
        .i_mode(w_btnD),
        .i_clear(w_btnL),
        .i_run_stop(w_btnR),
        .o_mode(w_mode),
        .o_clear(w_clear),
        .o_run_stop(w_run_stop)
    );

    fnd_cotroller U_FND_CNTL(
        .fnd_in(w_tick_counter),
        .rst(rst),
        .clk(clk),
        .fnd_com(fnd_com),
        .fnd_data(fnd_data)

    );

    datapath U_DATAPATH(
        .clk(clk),
        .rst(rst),
        .i_run_stop(w_run_stop),
        .i_clear(w_clear),
        .i_mode(w_mode),
        .o_tick_counter(w_tick_counter)
    );

endmodule


module clk_tick_gen ( //10Hz짜리 tick을 만들어내는 코드. tick_counter라는 모듈로 보내고.
    input      clk,
    input      rst,
    input      i_run_stop,
    input      i_clear,
    output reg o_tick
);

    //counter = 100_000_000  / 10 : 100Mhz -> 10hz   
    //뺴기 1 은 0까지니까 한거
    reg [$clog2(100_000_000/10) - 1:0] counter_reg;

    always @(posedge clk, posedge rst) begin
        if (rst|i_clear) begin
            counter_reg <= 24'd0;
            o_tick      <= 1'b0;
        end else begin
            if(i_run_stop) begin
                counter_reg <= counter_reg + 1;
                o_tick      <= 1'b0;  //동시처리라서 1이 올라감과 동시에 0으로 초기화도 되는듯    
                //if (counter_reg == (10_000_000) - 1) begin
                if (counter_reg == (1_000) - 1) begin
                //천만마다 출력을 발생시키고싶음.
                counter_reg <= 24'd0;
                o_tick <= 1'b1;
                end
            end
        end
    end

endmodule


module datapath (
    input clk,
    input rst,
    input i_run_stop,
    input i_clear,
    input i_mode,

    output [13:0] o_tick_counter
);

    wire w_tick_10hz;

    clk_tick_gen U_CLK_TICK_GEN(
        .clk(clk),
        .rst(rst),
        .i_run_stop(i_run_stop),
        .i_clear(i_clear),
        .o_tick(w_tick_10hz)
    );

    tick_counter U_TICK_COUNTER(
        .clk(clk),
        .rst(rst),
        .i_tick(w_tick_10hz),
        .i_clear(i_clear),
        .i_mode(i_mode),
        .o_tick_counter(o_tick_counter)
    );

endmodule



module tick_counter (  //100Mhz를 받아 동작. 
    input         clk,
    input         rst,
    input         i_tick,
    input         i_clear,
    input         i_mode,                
    output [13:0] o_tick_counter
);


    reg [$clog2(10_000) - 1:0] tick_counter_reg;

    assign o_tick_counter = tick_counter_reg;

    //add updown conter mode
    always @(posedge clk, posedge rst) begin
        if (rst|i_clear) begin
            tick_counter_reg <= 14'd0;
        end else begin  // rst == 0인 상태
            if (i_tick) begin   // i_tick == 1'b1 대신 간결하게 표현
                if (!i_mode) begin 
                    // Up Counter Mode
                    tick_counter_reg <= tick_counter_reg + 1;
                    if (tick_counter_reg == (10_000) - 1) begin
                        tick_counter_reg <= 14'd0;
                    end
                end else begin 
                    // Down Counter Mode
                    tick_counter_reg <= tick_counter_reg - 1;
                    if (tick_counter_reg == 14'd0) begin
                        tick_counter_reg <= (10_000) - 1;
                    end
                end
            end
        end
    end

endmodule
