<cgra.tile_0.pe_0_0.mux1.internalNode_0>
6 
0 
<cgra.tile_0.pe_0_1.muxOut.internalNode_0>
1 
0 
<cgra.tile_0.pe_0_0.mux0.internalNode_0>
7 
0 
<cgra.tile_0.pe_0_1.mux0.internalNode_0>
4 
0 
<cgra.tile_0.globalRFBlock.global_rf.internalNode_1>
2 
3 
<cgra.tile_0.pe_0_2.mux0.internalNode_0>
6 
0 
<cgra.tile_0.pe_0_2.muxOut.internalNode_0>
1 
0 
<cgra.tile_0.pe_0_2.mux1.internalNode_0>
1 
0 
<cgra.tile_0.lsu_0.muxAddr.internalNode_0>
1 
0 
<cgra.tile_0.pe_0_0.muxOut.internalNode_0>
1 
0 
<cgra.tile_0.pe_0_3.muxOut.internalNode_0>
1 
0 
<cgra.tile_0.ioBlock.muxN2O_1.internalNode_0>
0 
0 
<cgra.tile_0.globalRFBlock.global_rf.internalNode_0>
0 
0 7 
<cgra.tile_0.globalRFBlock.global_rf.internalNode_2>
1 
1 5
<cgra.tile_0.pe_0_1.mux1.internalNode_0>
1 
0 
<cgra.tile_0.pe_0_1.alu0.internalNode_0>
SELECTED_OP
8
<cgra.tile_0.lsu_0.loadStoreUnit.internalNode_0>
SELECTED_OP
18
<cgra.tile_0.pe_0_2.const0.internalNode_0>
SELECTED_OP
7
<cgra.tile_0.pe_0_0.const0.internalNode_0>
SELECTED_OP
7
<cgra.tile_0.pe_0_0.alu0.internalNode_0>
SELECTED_OP
8
<cgra.tile_0.pe_0_2.alu0.internalNode_0>
SELECTED_OP
10
