ALIGN,FUNC_0
AMDGPU_GEM_DOMAIN_VRAM,VAR_0
EINVAL,VAR_1
ENOMEM,VAR_2
GFP_KERNEL,VAR_3
PAGE_SIZE,VAR_4
SMU8_SCRATCH_ENTRY_SMU8_FUSION_CLKTABLE,VAR_5
SMU8_SCRATCH_ENTRY_UCODE_ID_POWER_PROFILING,VAR_6
SMU8_SCRATCH_ENTRY_UCODE_ID_RLC_SCRATCH,VAR_7
SMU8_SCRATCH_ENTRY_UCODE_ID_RLC_SRM_ARAM,VAR_8
SMU8_SCRATCH_ENTRY_UCODE_ID_RLC_SRM_DRAM,VAR_9
UCODE_ID_RLC_SCRATCH_SIZE_BYTE,VAR_10
UCODE_ID_RLC_SRM_ARAM_SIZE_BYTE,VAR_11
UCODE_ID_RLC_SRM_DRAM_SIZE_BYTE,VAR_12
amdgpu_bo_create_kernel,FUNC_1
amdgpu_bo_free_kernel,FUNC_2
kfree,FUNC_3
kzalloc,FUNC_4
pr_err,FUNC_5
smu8_smu_populate_single_scratch_entry,FUNC_6
smu8_smu_init,FUNC_7
hwmgr,VAR_13
ret,VAR_14
smu8_smu,VAR_15
