
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002954                       # Number of seconds simulated (Second)
simTicks                                   2954036000                       # Number of ticks simulated (Tick)
finalTick                                  2954036000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.38                       # Real time elapsed on the host (Second)
hostTickRate                               2147337233                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4345456                       # Number of bytes of host memory used (Byte)
simInsts                                       512047                       # Number of instructions simulated (Count)
simOps                                         936643                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   372180                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     680792                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cache_bus.transDist::ReadReq            806131                       # Transaction distribution (Count)
system.cache_bus.transDist::ReadResp           806131                       # Transaction distribution (Count)
system.cache_bus.transDist::WriteReq            72530                       # Transaction distribution (Count)
system.cache_bus.transDist::WriteResp           72530                       # Transaction distribution (Count)
system.cache_bus.transDist::WritebackDirty           74                       # Transaction distribution (Count)
system.cache_bus.transDist::WritebackClean          439                       # Transaction distribution (Count)
system.cache_bus.transDist::LockedRMWReadReq          642                       # Transaction distribution (Count)
system.cache_bus.transDist::LockedRMWReadResp          642                       # Transaction distribution (Count)
system.cache_bus.transDist::LockedRMWWriteReq          642                       # Transaction distribution (Count)
system.cache_bus.transDist::LockedRMWWriteResp          642                       # Transaction distribution (Count)
system.cache_bus.pktCount_system.cpu.icache_port::system.l1cache.cpu_side_port      1338040                       # Packet count per connected requestor and responder (Count)
system.cache_bus.pktCount_system.cpu.dcache_port::system.l1cache.cpu_side_port       421850                       # Packet count per connected requestor and responder (Count)
system.cache_bus.pktCount::total              1759890                       # Packet count per connected requestor and responder (Count)
system.cache_bus.pktSize_system.cpu.icache_port::system.l1cache.cpu_side_port      5352160                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_bus.pktSize_system.cpu.dcache_port::system.l1cache.cpu_side_port      1390341                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_bus.pktSize::total               6742501                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_bus.snoops                           513                       # Total snoops (Count)
system.cache_bus.snoopTraffic                   16416                       # Total snoop traffic (Byte)
system.cache_bus.snoopFanout::samples          880458                       # Request fanout histogram (Count)
system.cache_bus.snoopFanout::mean                  0                       # Request fanout histogram (Count)
system.cache_bus.snoopFanout::stdev                 0                       # Request fanout histogram (Count)
system.cache_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_bus.snoopFanout::0                880458    100.00%    100.00% # Request fanout histogram (Count)
system.cache_bus.snoopFanout::1                     0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_bus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_bus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.cache_bus.snoopFanout::max_value             0                       # Request fanout histogram (Count)
system.cache_bus.snoopFanout::total            880458                       # Request fanout histogram (Count)
system.cache_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2954036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_bus.reqLayer0.occupancy        953117000                       # Layer occupancy (ticks) (Tick)
system.cache_bus.reqLayer0.utilization            0.3                       # Layer utilization (Ratio)
system.cache_bus.respLayer0.occupancy      1338040000                       # Layer occupancy (ticks) (Tick)
system.cache_bus.respLayer0.utilization           0.5                       # Layer utilization (Ratio)
system.cache_bus.respLayer1.occupancy       348678000                       # Layer occupancy (ticks) (Tick)
system.cache_bus.respLayer1.utilization           0.1                       # Layer utilization (Ratio)
system.cache_bus.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
system.cache_bus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_bus.snoop_filter.totSnoops             0                       # Total number of snoops made to the snoop filter. (Count)
system.cache_bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          2954036                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               5.768261                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.173362                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts               512119                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 936752                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  5.768261                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.173362                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              37485                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            900687                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           137667                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           73183                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         9881      1.05%      1.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu       678081     72.39%     73.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         5962      0.64%     74.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         8525      0.91%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         9753      1.04%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           32      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          382      0.04%     76.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         3497      0.37%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         1910      0.20%     76.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         4340      0.46%     77.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     77.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          239      0.03%     77.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     77.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         1400      0.15%     77.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          500      0.05%     77.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv          200      0.02%     77.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult         1200      0.13%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       130786     13.96%     91.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        67804      7.24%     98.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         6881      0.73%     99.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         5379      0.57%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       936752                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        93633                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl        83624                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         9977                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl        68421                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        25180                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         7810                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         7805                       # Class of control type instructions committed (Count)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns        15615                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 2954035.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         210850                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses        37485                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads          38849                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         30178                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses       900687                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads       1074071                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       691430                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            210850                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads       390583                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                512119                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                  936752                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.173362                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              93633                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.031697                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                  137810                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   73186                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       172                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        37                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  669072                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       202                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2954036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    39                       # Number of system calls (Count)
system.l1cache.demandHits::cpu.inst            666736                       # number of demand (read+write) hits (Count)
system.l1cache.demandHits::cpu.data            206412                       # number of demand (read+write) hits (Count)
system.l1cache.demandHits::total               873148                       # number of demand (read+write) hits (Count)
system.l1cache.overallHits::cpu.inst           666736                       # number of overall hits (Count)
system.l1cache.overallHits::cpu.data           206412                       # number of overall hits (Count)
system.l1cache.overallHits::total              873148                       # number of overall hits (Count)
system.l1cache.demandMisses::cpu.inst            2284                       # number of demand (read+write) misses (Count)
system.l1cache.demandMisses::cpu.data            3229                       # number of demand (read+write) misses (Count)
system.l1cache.demandMisses::total               5513                       # number of demand (read+write) misses (Count)
system.l1cache.overallMisses::cpu.inst           2284                       # number of overall misses (Count)
system.l1cache.overallMisses::cpu.data           3229                       # number of overall misses (Count)
system.l1cache.overallMisses::total              5513                       # number of overall misses (Count)
system.l1cache.demandMissLatency::cpu.inst    133510000                       # number of demand (read+write) miss ticks (Tick)
system.l1cache.demandMissLatency::cpu.data    191877000                       # number of demand (read+write) miss ticks (Tick)
system.l1cache.demandMissLatency::total     325387000                       # number of demand (read+write) miss ticks (Tick)
system.l1cache.overallMissLatency::cpu.inst    133510000                       # number of overall miss ticks (Tick)
system.l1cache.overallMissLatency::cpu.data    191877000                       # number of overall miss ticks (Tick)
system.l1cache.overallMissLatency::total    325387000                       # number of overall miss ticks (Tick)
system.l1cache.demandAccesses::cpu.inst        669020                       # number of demand (read+write) accesses (Count)
system.l1cache.demandAccesses::cpu.data        209641                       # number of demand (read+write) accesses (Count)
system.l1cache.demandAccesses::total           878661                       # number of demand (read+write) accesses (Count)
system.l1cache.overallAccesses::cpu.inst       669020                       # number of overall (read+write) accesses (Count)
system.l1cache.overallAccesses::cpu.data       209641                       # number of overall (read+write) accesses (Count)
system.l1cache.overallAccesses::total          878661                       # number of overall (read+write) accesses (Count)
system.l1cache.demandMissRate::cpu.inst      0.003414                       # miss rate for demand accesses (Ratio)
system.l1cache.demandMissRate::cpu.data      0.015403                       # miss rate for demand accesses (Ratio)
system.l1cache.demandMissRate::total         0.006274                       # miss rate for demand accesses (Ratio)
system.l1cache.overallMissRate::cpu.inst     0.003414                       # miss rate for overall accesses (Ratio)
system.l1cache.overallMissRate::cpu.data     0.015403                       # miss rate for overall accesses (Ratio)
system.l1cache.overallMissRate::total        0.006274                       # miss rate for overall accesses (Ratio)
system.l1cache.demandAvgMissLatency::cpu.inst 58454.465849                       # average overall miss latency in ticks ((Tick/Count))
system.l1cache.demandAvgMissLatency::cpu.data 59423.041189                       # average overall miss latency in ticks ((Tick/Count))
system.l1cache.demandAvgMissLatency::total 59021.766733                       # average overall miss latency in ticks ((Tick/Count))
system.l1cache.overallAvgMissLatency::cpu.inst 58454.465849                       # average overall miss latency ((Tick/Count))
system.l1cache.overallAvgMissLatency::cpu.data 59423.041189                       # average overall miss latency ((Tick/Count))
system.l1cache.overallAvgMissLatency::total 59021.766733                       # average overall miss latency ((Tick/Count))
system.l1cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l1cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l1cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1cache.writebacks::writebacks             513                       # number of writebacks (Count)
system.l1cache.writebacks::total                  513                       # number of writebacks (Count)
system.l1cache.demandMshrMisses::cpu.inst         2284                       # number of demand (read+write) MSHR misses (Count)
system.l1cache.demandMshrMisses::cpu.data         3229                       # number of demand (read+write) MSHR misses (Count)
system.l1cache.demandMshrMisses::total           5513                       # number of demand (read+write) MSHR misses (Count)
system.l1cache.overallMshrMisses::cpu.inst         2284                       # number of overall MSHR misses (Count)
system.l1cache.overallMshrMisses::cpu.data         3229                       # number of overall MSHR misses (Count)
system.l1cache.overallMshrMisses::total          5513                       # number of overall MSHR misses (Count)
system.l1cache.demandMshrMissLatency::cpu.inst    131226000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1cache.demandMshrMissLatency::cpu.data    188648000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1cache.demandMshrMissLatency::total    319874000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1cache.overallMshrMissLatency::cpu.inst    131226000                       # number of overall MSHR miss ticks (Tick)
system.l1cache.overallMshrMissLatency::cpu.data    188648000                       # number of overall MSHR miss ticks (Tick)
system.l1cache.overallMshrMissLatency::total    319874000                       # number of overall MSHR miss ticks (Tick)
system.l1cache.demandMshrMissRate::cpu.inst     0.003414                       # mshr miss ratio for demand accesses (Ratio)
system.l1cache.demandMshrMissRate::cpu.data     0.015403                       # mshr miss ratio for demand accesses (Ratio)
system.l1cache.demandMshrMissRate::total     0.006274                       # mshr miss ratio for demand accesses (Ratio)
system.l1cache.overallMshrMissRate::cpu.inst     0.003414                       # mshr miss ratio for overall accesses (Ratio)
system.l1cache.overallMshrMissRate::cpu.data     0.015403                       # mshr miss ratio for overall accesses (Ratio)
system.l1cache.overallMshrMissRate::total     0.006274                       # mshr miss ratio for overall accesses (Ratio)
system.l1cache.demandAvgMshrMissLatency::cpu.inst 57454.465849                       # average overall mshr miss latency ((Tick/Count))
system.l1cache.demandAvgMshrMissLatency::cpu.data 58423.041189                       # average overall mshr miss latency ((Tick/Count))
system.l1cache.demandAvgMshrMissLatency::total 58021.766733                       # average overall mshr miss latency ((Tick/Count))
system.l1cache.overallAvgMshrMissLatency::cpu.inst 57454.465849                       # average overall mshr miss latency ((Tick/Count))
system.l1cache.overallAvgMshrMissLatency::cpu.data 58423.041189                       # average overall mshr miss latency ((Tick/Count))
system.l1cache.overallAvgMshrMissLatency::total 58021.766733                       # average overall mshr miss latency ((Tick/Count))
system.l1cache.replacements                       513                       # number of replacements (Count)
system.l1cache.LockedRMWReadReq.hits::cpu.data          640                       # number of LockedRMWReadReq hits (Count)
system.l1cache.LockedRMWReadReq.hits::total          640                       # number of LockedRMWReadReq hits (Count)
system.l1cache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.l1cache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.l1cache.LockedRMWReadReq.missLatency::cpu.data       132000                       # number of LockedRMWReadReq miss ticks (Tick)
system.l1cache.LockedRMWReadReq.missLatency::total       132000                       # number of LockedRMWReadReq miss ticks (Tick)
system.l1cache.LockedRMWReadReq.accesses::cpu.data          642                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.l1cache.LockedRMWReadReq.accesses::total          642                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.l1cache.LockedRMWReadReq.missRate::cpu.data     0.003115                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.l1cache.LockedRMWReadReq.missRate::total     0.003115                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.l1cache.LockedRMWReadReq.avgMissLatency::cpu.data        66000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.l1cache.LockedRMWReadReq.avgMissLatency::total        66000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.l1cache.LockedRMWReadReq.mshrMisses::cpu.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.l1cache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.l1cache.LockedRMWReadReq.mshrMissLatency::cpu.data      2184000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.l1cache.LockedRMWReadReq.mshrMissLatency::total      2184000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.l1cache.LockedRMWReadReq.mshrMissRate::cpu.data     0.003115                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.l1cache.LockedRMWReadReq.mshrMissRate::total     0.003115                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.l1cache.LockedRMWReadReq.avgMshrMissLatency::cpu.data      1092000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.l1cache.LockedRMWReadReq.avgMshrMissLatency::total      1092000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.l1cache.LockedRMWWriteReq.hits::cpu.data          642                       # number of LockedRMWWriteReq hits (Count)
system.l1cache.LockedRMWWriteReq.hits::total          642                       # number of LockedRMWWriteReq hits (Count)
system.l1cache.LockedRMWWriteReq.accesses::cpu.data          642                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.l1cache.LockedRMWWriteReq.accesses::total          642                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.l1cache.ReadReq.hits::cpu.inst          666736                       # number of ReadReq hits (Count)
system.l1cache.ReadReq.hits::cpu.data          135009                       # number of ReadReq hits (Count)
system.l1cache.ReadReq.hits::total             801745                       # number of ReadReq hits (Count)
system.l1cache.ReadReq.misses::cpu.inst          2284                       # number of ReadReq misses (Count)
system.l1cache.ReadReq.misses::cpu.data          2102                       # number of ReadReq misses (Count)
system.l1cache.ReadReq.misses::total             4386                       # number of ReadReq misses (Count)
system.l1cache.ReadReq.missLatency::cpu.inst    133510000                       # number of ReadReq miss ticks (Tick)
system.l1cache.ReadReq.missLatency::cpu.data    126982000                       # number of ReadReq miss ticks (Tick)
system.l1cache.ReadReq.missLatency::total    260492000                       # number of ReadReq miss ticks (Tick)
system.l1cache.ReadReq.accesses::cpu.inst       669020                       # number of ReadReq accesses(hits+misses) (Count)
system.l1cache.ReadReq.accesses::cpu.data       137111                       # number of ReadReq accesses(hits+misses) (Count)
system.l1cache.ReadReq.accesses::total         806131                       # number of ReadReq accesses(hits+misses) (Count)
system.l1cache.ReadReq.missRate::cpu.inst     0.003414                       # miss rate for ReadReq accesses (Ratio)
system.l1cache.ReadReq.missRate::cpu.data     0.015331                       # miss rate for ReadReq accesses (Ratio)
system.l1cache.ReadReq.missRate::total       0.005441                       # miss rate for ReadReq accesses (Ratio)
system.l1cache.ReadReq.avgMissLatency::cpu.inst 58454.465849                       # average ReadReq miss latency ((Tick/Count))
system.l1cache.ReadReq.avgMissLatency::cpu.data 60410.085633                       # average ReadReq miss latency ((Tick/Count))
system.l1cache.ReadReq.avgMissLatency::total 59391.700866                       # average ReadReq miss latency ((Tick/Count))
system.l1cache.ReadReq.mshrMisses::cpu.inst         2284                       # number of ReadReq MSHR misses (Count)
system.l1cache.ReadReq.mshrMisses::cpu.data         2102                       # number of ReadReq MSHR misses (Count)
system.l1cache.ReadReq.mshrMisses::total         4386                       # number of ReadReq MSHR misses (Count)
system.l1cache.ReadReq.mshrMissLatency::cpu.inst    131226000                       # number of ReadReq MSHR miss ticks (Tick)
system.l1cache.ReadReq.mshrMissLatency::cpu.data    124880000                       # number of ReadReq MSHR miss ticks (Tick)
system.l1cache.ReadReq.mshrMissLatency::total    256106000                       # number of ReadReq MSHR miss ticks (Tick)
system.l1cache.ReadReq.mshrMissRate::cpu.inst     0.003414                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1cache.ReadReq.mshrMissRate::cpu.data     0.015331                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1cache.ReadReq.mshrMissRate::total     0.005441                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1cache.ReadReq.avgMshrMissLatency::cpu.inst 57454.465849                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1cache.ReadReq.avgMshrMissLatency::cpu.data 59410.085633                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1cache.ReadReq.avgMshrMissLatency::total 58391.700866                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1cache.WriteReq.hits::cpu.data          71403                       # number of WriteReq hits (Count)
system.l1cache.WriteReq.hits::total             71403                       # number of WriteReq hits (Count)
system.l1cache.WriteReq.misses::cpu.data         1127                       # number of WriteReq misses (Count)
system.l1cache.WriteReq.misses::total            1127                       # number of WriteReq misses (Count)
system.l1cache.WriteReq.missLatency::cpu.data     64895000                       # number of WriteReq miss ticks (Tick)
system.l1cache.WriteReq.missLatency::total     64895000                       # number of WriteReq miss ticks (Tick)
system.l1cache.WriteReq.accesses::cpu.data        72530                       # number of WriteReq accesses(hits+misses) (Count)
system.l1cache.WriteReq.accesses::total         72530                       # number of WriteReq accesses(hits+misses) (Count)
system.l1cache.WriteReq.missRate::cpu.data     0.015538                       # miss rate for WriteReq accesses (Ratio)
system.l1cache.WriteReq.missRate::total      0.015538                       # miss rate for WriteReq accesses (Ratio)
system.l1cache.WriteReq.avgMissLatency::cpu.data 57582.076309                       # average WriteReq miss latency ((Tick/Count))
system.l1cache.WriteReq.avgMissLatency::total 57582.076309                       # average WriteReq miss latency ((Tick/Count))
system.l1cache.WriteReq.mshrMisses::cpu.data         1127                       # number of WriteReq MSHR misses (Count)
system.l1cache.WriteReq.mshrMisses::total         1127                       # number of WriteReq MSHR misses (Count)
system.l1cache.WriteReq.mshrMissLatency::cpu.data     63768000                       # number of WriteReq MSHR miss ticks (Tick)
system.l1cache.WriteReq.mshrMissLatency::total     63768000                       # number of WriteReq MSHR miss ticks (Tick)
system.l1cache.WriteReq.mshrMissRate::cpu.data     0.015538                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1cache.WriteReq.mshrMissRate::total     0.015538                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1cache.WriteReq.avgMshrMissLatency::cpu.data 56582.076309                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1cache.WriteReq.avgMshrMissLatency::total 56582.076309                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1cache.power_state.pwrStateResidencyTicks::UNDEFINED   2954036000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1cache.tags.tagsInUse             4336.669641                       # Average ticks per tags in use ((Tick/Count))
system.l1cache.tags.totalRefs                  879945                       # Total number of references to valid blocks. (Count)
system.l1cache.tags.sampledRefs                  5515                       # Sample count of references to valid blocks. (Count)
system.l1cache.tags.avgRefs                159.554850                       # Average number of references to valid blocks. ((Count/Count))
system.l1cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l1cache.tags.occupancies::cpu.inst  1677.050939                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1cache.tags.occupancies::cpu.data  2659.618703                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1cache.tags.avgOccs::cpu.inst        0.204718                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1cache.tags.avgOccs::cpu.data        0.324660                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1cache.tags.avgOccs::total           0.529379                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1cache.tags.occupanciesTaskId::1024         5002                       # Occupied blocks per task id (Count)
system.l1cache.tags.ageTaskId_1024::0             100                       # Occupied blocks per task id, per block age (Count)
system.l1cache.tags.ageTaskId_1024::1              59                       # Occupied blocks per task id, per block age (Count)
system.l1cache.tags.ageTaskId_1024::2              21                       # Occupied blocks per task id, per block age (Count)
system.l1cache.tags.ageTaskId_1024::3            4822                       # Occupied blocks per task id, per block age (Count)
system.l1cache.tags.ratioOccsTaskId::1024     0.610596                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1cache.tags.tagAccesses               1765405                       # Number of tag accesses (Count)
system.l1cache.tags.dataAccesses              1765405                       # Number of data accesses (Count)
system.l1cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954036000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples       435.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2284.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      3230.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.003448706250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            25                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            25                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                12279                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 385                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         5515                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         513                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       5515                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       513                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     78                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       23.53                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                   5515                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                   513                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     5512                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      26                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      26                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      26                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      26                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      26                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      26                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      26                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      26                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      25                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      25                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      25                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      25                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      25                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      25                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      25                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      25                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           25                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      219.880000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      81.321364                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     696.906816                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127             20     80.00%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            4     16.00%     96.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3456-3583            1      4.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             25                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           25                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.400000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.381380                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.816497                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                20     80.00%     80.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 5     20.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             25                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   176480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 16416                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               59741993.66561545                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               5557142.83779886                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     2954027000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      490050.93                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        73088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       103360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        13120                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 24741743.160882264376                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 34989417.867622464895                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 4441381.215394802392                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2284                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         3231                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          513                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     57459000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     84368000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  68150114250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25157.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26112.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 132846226.61                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        73088                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       103392                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          176480                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        73088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        73088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks         2368                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         2368                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2284                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          3231                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             5515                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           74                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              74                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        24741743                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        35000251                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           59741994                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     24741743                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       24741743                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks       801615                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            801615                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks       801615                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       24741743                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       35000251                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          60543609                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  5514                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  410                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           345                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           441                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           201                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           335                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           204                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           177                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           440                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           302                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           443                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           320                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          377                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          367                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          406                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          517                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          439                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            27                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            56                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            34                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            34                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            15                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           42                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 38439500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               27570000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           141827000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  6971.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25721.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 4364                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 241                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             79.14                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            58.78                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1315                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   287.342966                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   170.515674                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   317.744803                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          494     37.57%     37.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          362     27.53%     65.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          125      9.51%     74.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           71      5.40%     80.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           43      3.27%     83.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           30      2.28%     85.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           27      2.05%     87.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           21      1.60%     89.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          142     10.80%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1315                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             352896                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           26240                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               119.462322                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 8.882762                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.93                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                77.73                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2954036000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          5197920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          2758965                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        17457300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         976140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 232948560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    483147390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    727488960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1469975235                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    497.615884                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1886638500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     98540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    968857500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          4219740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          2231460                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        21912660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        1164060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 232948560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    382867860                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    811934880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1457279220                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    493.318030                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2107055750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     98540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    748440250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2954036000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                4386                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            74                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean           439                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1129                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1129                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           4386                       # Transaction distribution (Count)
system.membus.pktCount_system.l1cache.mem_side_port::system.mem_ctrl.port        11543                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l1cache.mem_side_port::total        11543                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   11543                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l1cache.mem_side_port::system.mem_ctrl.port       192896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l1cache.mem_side_port::total       192896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   192896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               5515                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5515    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 5515                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2954036000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             7054000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           18252000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           6028                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          513                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
