# ğŸŒŸ Week 2: System on Chip (SoC) Design â€“ Theory & Practical Exploration

ğŸ‰ **Welcome to Week 2 of the SoC Design Journey!**

This week, we embark on an exciting deep dive into the **world of System on Chip (SoC) architecture** â€” where multiple components such as CPUs, memory, and peripherals are integrated into a single silicon chip ğŸ§ âš™ï¸

Through this week, weâ€™ll combine **conceptual understanding** and **hands-on experimentation** using the open-source **VSDBabySoC** â€” a compact and educational **RISC-V based SoC** that demonstrates the true essence of modern chip design. ğŸ’»âœ¨

---

## ğŸ“š Task 1: SoC Design Fundamentals & Introduction to VSDBabySoC

ğŸ” **Objective:**

Gain a solid foundation in SoC architecture and learn how different hardware modules work together to form a complete chip.

### ğŸ§  **What Youâ€™ll Learn**

- ğŸ§© **System on Chip (SoC) Overview:**
    
    Understand how a SoC integrates processor cores, memory blocks, analog/digital peripherals, and communication interfaces on a single die.
    
- âš™ï¸ **RISC-V Architecture Basics:**
    
    Learn about the open-source RISC-V ISA and how it powers the CPU core in VSDBabySoC.
    
- ğŸ•’ **PLL (Phase-Locked Loop):**
    
    Explore how PLL circuits stabilize and control clock signals to synchronize operations within the chip.
    
- ğŸ›ï¸ **DAC (Digital-to-Analog Converter):**
    
    See how the DAC converts digital signals into analog outputs, enabling the SoC to interact with real-world systems.
    
- ğŸ”„ **Interconnections & Hierarchical Design:**
    
    Understand how buses and interconnects link modules like CPU, memory, and peripherals.
    

ğŸ“˜ In short, this task builds your conceptual backbone for SoC design â€” how each block fits together like puzzle pieces to form a functional chip!

ğŸ‘‰ [**ğŸ§¾ Read Task 1 Summary & Explanation**](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_2/blob/main/Week_2/task_1.md)

---

## âš™ï¸ Task 2: Practical Simulation of VSDBabySoC SoC Design

ğŸ§ª **Objective:**

Put your theoretical understanding into practice by simulating and visualizing the VSDBabySoC design!

### ğŸ§° **Hands-On Activities**

- ğŸ—ï¸ **Project Structure Breakdown:**
    
    Explore the organization of Verilog files and understand how modules like the RVMYTH CPU, PLL, and DAC connect together.
    
- ğŸ’¡ **Simulation Workflow:**
    
    Learn how to compile and simulate your SoC using **Icarus Verilog**, and analyze the design behavior in **GTKWave**.
    
- ğŸ§® **Pre-Synthesis vs Post-Synthesis:**
    
    Observe the differences between functional and gate-level simulations â€” understanding how synthesis affects timing and performance.
    
- ğŸ“ˆ **Waveform Analysis:**
    
    View and interpret output signals using GTKWave to confirm proper data flow and module functionality.
    

### ğŸ§± **Expected Outcomes**

By completing this task, youâ€™ll:

âœ… Understand the functional operation of the VSDBabySoC

âœ… Perform RTL simulation and waveform verification

âœ… Strengthen your Verilog debugging and visualization skills

ğŸ‘‰ [**ğŸ”¬ Explore Task 2 Simulation & Verification Guide**](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_2/blob/main/Week_2/task_2.md)

---

## ğŸ§° Tools & Requirements

| ğŸ› ï¸ Tool | ğŸ’¡ Purpose |
| --- | --- |
| ğŸ§© **Icarus Verilog** | Compile & simulate Verilog design files |
| ğŸ“Š **GTKWave** | Visualize simulation waveforms (`.vcd` files) |
| ğŸ’» **Recommended OS** | macOS ğŸ / Linux ğŸ§ (for Unix-like environment and tool compatibility) |

ğŸª„ **Pro Tip:**

Make sure `iverilog` and `gtkwave` are properly installed and accessible from your terminal. You can verify using:

```bash
iverilog -v
gtkwave -v

```

---

## ğŸ§  Learning Outcomes

By the end of **Week 2**, youâ€™ll be able to:

- ğŸŒ Understand **how an SoC integrates multiple components** into a single chip.
- ğŸ§© Recognize the **role of key modules** like CPU, PLL, and DAC in a complete system.
- ğŸ› ï¸ Perform **Verilog-based simulation and waveform verification** using open-source EDA tools.
- ğŸ§  Gain **practical experience** in SoC-level design and testing workflows.

---

## ğŸ“ Why This Matters

System on Chip design represents the **heart of modern electronic innovation** â€” from smartphones ğŸ“± to IoT devices ğŸŒ and autonomous systems ğŸš—ğŸ’¡.

Learning to design, simulate, and verify these systems helps you bridge the gap between **theory and real-world chip implementation**.

This weekâ€™s content gives you **hands-on exposure** to the **complete design cycle**, preparing you for advanced SoC development, VLSI projects, and future research. ğŸ§¬

---

## ğŸ™Œ Thank You!

âœ¨ Keep exploring, keep building, and never stop learning!

Your journey toward mastering **VLSI and SoC design** has just begun.

Letâ€™s continue creating the future of silicon â€” one design at a time. âš¡ğŸ’»ğŸ’«
