Running: D:\windows\windows_programs\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/projects/college projects/xilinx project/farrari_stefanelli_multiplier/main_isim_beh.exe -prj D:/projects/college projects/xilinx project/farrari_stefanelli_multiplier/main_beh.prj work.main work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/projects/college projects/xilinx project/farrari_stefanelli_multiplier/two_nand.v" into library work
WARNING:HDLCompiler:751 - "D:/projects/college projects/xilinx project/farrari_stefanelli_multiplier/two_nand.v" Line 8: Redeclaration of ansi port Z is not allowed
Analyzing Verilog file "D:/projects/college projects/xilinx project/farrari_stefanelli_multiplier/output_for_z1.v" into library work
Analyzing Verilog file "D:/projects/college projects/xilinx project/farrari_stefanelli_multiplier/four_nand.v" into library work
WARNING:HDLCompiler:751 - "D:/projects/college projects/xilinx project/farrari_stefanelli_multiplier/four_nand.v" Line 10: Redeclaration of ansi port Z is not allowed
Analyzing Verilog file "D:/projects/college projects/xilinx project/farrari_stefanelli_multiplier/main.v" into library work
Analyzing Verilog file "D:/windows/windows_programs/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module four_nand
Compiling module two_nand
Compiling module output_for_z1
Compiling module main
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable D:/projects/college projects/xilinx project/farrari_stefanelli_multiplier/main_isim_beh.exe
Fuse Memory Usage: 27588 KB
Fuse CPU Usage: 1218 ms
