# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/crypto/rockchip,rk3588-crypto.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Rockchip cryptographic offloader V2

maintainers:
  - Corentin Labbe <clabbe@baylibre.com>

properties:
  compatible:
    enum:
      - rockchip,rk3568-crypto
      - rockchip,rk3588-crypto

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  clocks:
    minItems: 1

  clock-names:
    items:
      - const: core

  resets:
    minItems: 1

  reset-names:
    items:
      - const: core

required:
  - compatible
  - reg
  - interrupts
  - clocks
  - clock-names
  - resets
  - reset-names

additionalProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/clock/rockchip,rk3588-cru.h>
    #include <dt-bindings/reset/rockchip,rk3588-cru.h>
    crypto@fe370000 {
      compatible = "rockchip,rk3588-crypto";
      reg = <0xfe370000 0x4000>;
      interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH 0>;
      clocks = <&scmi_clk SCMI_CRYPTO_CORE>;
      clock-names = "core";
      resets = <&scmi_reset SRST_CRYPTO_CORE>;
      reset-names = "core";
    };
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/clock/rockchip,rk3568-cru.h>
    #include <dt-bindings/reset/rockchip,rk3568-cru.h>
    crypto@fe380000 {
      compatible = "rockchip,rk3568-crypto";
      reg = <0xfe380000 0x4000>;
      interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
      clocks = <&cru ACLK_CRYPTO_NS>, <&cru HCLK_CRYPTO_NS>,
               <&cru CLK_CRYPTO_NS_CORE>;
      clock-names = "aclk", "hclk", "core";
      resets = <&cru SRST_CRYPTO_NS_CORE>, <&cru SRST_A_CRYPTO_NS>,
               <&cru SRST_H_CRYPTO_NS>;
      reset-names = "core", "a", "h";
    };
