{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620164852693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620164852693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 18:47:32 2021 " "Processing started: Tue May 04 18:47:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620164852693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1620164852693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Lab_2 -c Lab_2 " "Command: quartus_drc Lab_2 -c Lab_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1620164852693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1620164854287 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab_2.sdc " "Synopsys Design Constraints File file not found: 'Lab_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1620164854490 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1620164854490 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1620164854490 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Design Assistant" 0 -1 1620164854490 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1620164854490 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1620164854490 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 40 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 40 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " mux_4_a_1:\\t:0:u1\|Mux0~1 " "Node  \"mux_4_a_1:\\t:0:u1\|Mux0~1\"" {  } { { "rtl_src/mux_4_a_1.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/mux_4_a_1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " mux_4_a_1:\\t:3:u1\|Mux0~1 " "Node  \"mux_4_a_1:\\t:3:u1\|Mux0~1\"" {  } { { "rtl_src/mux_4_a_1.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/mux_4_a_1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " mux_4_a_1:\\t:1:u1\|Mux0~1 " "Node  \"mux_4_a_1:\\t:1:u1\|Mux0~1\"" {  } { { "rtl_src/mux_4_a_1.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/mux_4_a_1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " mux_4_a_1:\\t:2:u1\|Mux0~1 " "Node  \"mux_4_a_1:\\t:2:u1\|Mux0~1\"" {  } { { "rtl_src/mux_4_a_1.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/mux_4_a_1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " mux_4_a_1:\\t:0:u1\|Mux0~0 " "Node  \"mux_4_a_1:\\t:0:u1\|Mux0~0\"" {  } { { "rtl_src/mux_4_a_1.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/mux_4_a_1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT4\[2\] " "Node  \"CONT4\[2\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT2\[2\] " "Node  \"CONT2\[2\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT1\[0\] " "Node  \"CONT1\[0\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " SEL_P\[0\] " "Node  \"SEL_P\[0\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT4\[1\] " "Node  \"CONT4\[1\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT2\[0\] " "Node  \"CONT2\[0\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT1\[1\] " "Node  \"CONT1\[1\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT3\[0\] " "Node  \"CONT3\[0\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " mux_4_a_1:\\t:1:u1\|Mux0~0 " "Node  \"mux_4_a_1:\\t:1:u1\|Mux0~0\"" {  } { { "rtl_src/mux_4_a_1.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/mux_4_a_1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " SEL_P\[1\] " "Node  \"SEL_P\[1\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " mux_4_a_1:\\t:2:u1\|Mux0~0 " "Node  \"mux_4_a_1:\\t:2:u1\|Mux0~0\"" {  } { { "rtl_src/mux_4_a_1.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/mux_4_a_1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " mux_4_a_1:\\t:3:u1\|Mux0~0 " "Node  \"mux_4_a_1:\\t:3:u1\|Mux0~0\"" {  } { { "rtl_src/mux_4_a_1.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/mux_4_a_1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT2\[1\] " "Node  \"CONT2\[1\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT4\[0\] " "Node  \"CONT4\[0\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT3\[1\] " "Node  \"CONT3\[1\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT3\[2\] " "Node  \"CONT3\[2\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT4\[3\] " "Node  \"CONT4\[3\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT3\[3\] " "Node  \"CONT3\[3\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT1\[2\] " "Node  \"CONT1\[2\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT1\[3\] " "Node  \"CONT1\[3\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " CONT2\[3\] " "Node  \"CONT2\[3\]\"" {  } { { "rtl_src/Lab_2.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/Lab_2.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " deco_bcd_a_7_seg:u2\|Mux6~0 " "Node  \"deco_bcd_a_7_seg:u2\|Mux6~0\"" {  } { { "rtl_src/deco_bcd_a_7_seg.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/deco_bcd_a_7_seg.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " deco_bcd_a_7_seg:u2\|Mux5~0 " "Node  \"deco_bcd_a_7_seg:u2\|Mux5~0\"" {  } { { "rtl_src/deco_bcd_a_7_seg.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/deco_bcd_a_7_seg.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " deco_bcd_a_7_seg:u2\|Mux4~0 " "Node  \"deco_bcd_a_7_seg:u2\|Mux4~0\"" {  } { { "rtl_src/deco_bcd_a_7_seg.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/deco_bcd_a_7_seg.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_NODES_INFO" " deco_bcd_a_7_seg:u2\|Mux3~0 " "Node  \"deco_bcd_a_7_seg:u2\|Mux3~0\"" {  } { { "rtl_src/deco_bcd_a_7_seg.vhd" "" { Text "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/deco_bcd_a_7_seg.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1620164854552 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1620164854552 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1620164854552 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "40 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 40 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1620164854552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620164854662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 04 18:47:34 2021 " "Processing ended: Tue May 04 18:47:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620164854662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620164854662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620164854662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1620164854662 ""}
