Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d2612655c2c9451da13773af3d3ea1dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_sim_func_synth xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_awaddr' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_araddr' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.axi_lite_wrapper
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.ReLU_78
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010010...
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.ReLU_77
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111110100...
Compiling module xil_defaultlib.neuron__parameterized0
Compiling module xil_defaultlib.ReLU_76
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.neuron__parameterized9
Compiling module xil_defaultlib.ReLU_75
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.neuron__parameterized10
Compiling module xil_defaultlib.ReLU_74
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module xil_defaultlib.neuron__parameterized11
Compiling module xil_defaultlib.ReLU_73
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100110...
Compiling module xil_defaultlib.neuron__parameterized12
Compiling module xil_defaultlib.ReLU_72
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111100...
Compiling module xil_defaultlib.neuron__parameterized13
Compiling module xil_defaultlib.ReLU_71
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111011...
Compiling module xil_defaultlib.neuron__parameterized14
Compiling module xil_defaultlib.ReLU_70
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100101000...
Compiling module xil_defaultlib.neuron__parameterized15
Compiling module xil_defaultlib.ReLU_69
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111101...
Compiling module xil_defaultlib.neuron__parameterized16
Compiling module xil_defaultlib.ReLU_68
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.neuron__parameterized17
Compiling module xil_defaultlib.ReLU_67
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111011...
Compiling module xil_defaultlib.neuron__parameterized18
Compiling module xil_defaultlib.ReLU_66
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.neuron__parameterized1
Compiling module xil_defaultlib.ReLU_65
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.neuron__parameterized19
Compiling module xil_defaultlib.ReLU_64
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101000000...
Compiling module xil_defaultlib.neuron__parameterized20
Compiling module xil_defaultlib.ReLU_63
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111101...
Compiling module xil_defaultlib.neuron__parameterized21
Compiling module xil_defaultlib.ReLU_62
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.neuron__parameterized22
Compiling module xil_defaultlib.ReLU_61
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.neuron__parameterized23
Compiling module xil_defaultlib.ReLU_60
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111110000...
Compiling module xil_defaultlib.neuron__parameterized24
Compiling module xil_defaultlib.ReLU_59
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.neuron__parameterized25
Compiling module xil_defaultlib.ReLU_58
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110111000...
Compiling module xil_defaultlib.neuron__parameterized26
Compiling module xil_defaultlib.ReLU_57
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111100...
Compiling module xil_defaultlib.neuron__parameterized27
Compiling module xil_defaultlib.ReLU_56
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100010...
Compiling module xil_defaultlib.neuron__parameterized28
Compiling module xil_defaultlib.ReLU_55
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111001010...
Compiling module xil_defaultlib.neuron__parameterized2
Compiling module xil_defaultlib.ReLU_54
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111010110...
Compiling module xil_defaultlib.neuron__parameterized3
Compiling module xil_defaultlib.ReLU_53
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111100...
Compiling module xil_defaultlib.neuron__parameterized4
Compiling module xil_defaultlib.ReLU_52
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module xil_defaultlib.neuron__parameterized5
Compiling module xil_defaultlib.ReLU_51
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.neuron__parameterized6
Compiling module xil_defaultlib.ReLU_50
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111111...
Compiling module xil_defaultlib.neuron__parameterized7
Compiling module xil_defaultlib.ReLU_49
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module xil_defaultlib.neuron__parameterized8
Compiling module xil_defaultlib.Layer_1
Compiling module xil_defaultlib.ReLU_48
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.neuron__parameterized29
Compiling module xil_defaultlib.ReLU_47
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.neuron__parameterized30
Compiling module xil_defaultlib.ReLU_46
Compiling module xil_defaultlib.neuron__parameterized39
Compiling module xil_defaultlib.ReLU_45
Compiling module xil_defaultlib.neuron__parameterized40
Compiling module xil_defaultlib.ReLU_44
Compiling module xil_defaultlib.neuron__parameterized41
Compiling module xil_defaultlib.ReLU_43
Compiling module xil_defaultlib.neuron__parameterized42
Compiling module xil_defaultlib.ReLU_42
Compiling module xil_defaultlib.neuron__parameterized43
Compiling module xil_defaultlib.ReLU_41
Compiling module xil_defaultlib.neuron__parameterized44
Compiling module xil_defaultlib.ReLU_40
Compiling module xil_defaultlib.neuron__parameterized45
Compiling module xil_defaultlib.ReLU_39
Compiling module xil_defaultlib.neuron__parameterized46
Compiling module xil_defaultlib.ReLU_38
Compiling module xil_defaultlib.neuron__parameterized47
Compiling module xil_defaultlib.ReLU_37
Compiling module xil_defaultlib.neuron__parameterized48
Compiling module xil_defaultlib.ReLU_36
Compiling module xil_defaultlib.neuron__parameterized31
Compiling module xil_defaultlib.ReLU_35
Compiling module xil_defaultlib.neuron__parameterized49
Compiling module xil_defaultlib.ReLU_34
Compiling module xil_defaultlib.neuron__parameterized50
Compiling module xil_defaultlib.ReLU_33
Compiling module xil_defaultlib.neuron__parameterized51
Compiling module xil_defaultlib.ReLU_32
Compiling module xil_defaultlib.neuron__parameterized52
Compiling module xil_defaultlib.ReLU_31
Compiling module xil_defaultlib.neuron__parameterized53
Compiling module xil_defaultlib.ReLU_30
Compiling module xil_defaultlib.neuron__parameterized54
Compiling module xil_defaultlib.ReLU_29
Compiling module xil_defaultlib.neuron__parameterized55
Compiling module xil_defaultlib.ReLU_28
Compiling module xil_defaultlib.neuron__parameterized56
Compiling module xil_defaultlib.ReLU_27
Compiling module xil_defaultlib.neuron__parameterized57
Compiling module xil_defaultlib.ReLU_26
Compiling module xil_defaultlib.neuron__parameterized58
Compiling module xil_defaultlib.ReLU_25
Compiling module xil_defaultlib.neuron__parameterized32
Compiling module xil_defaultlib.ReLU_24
Compiling module xil_defaultlib.neuron__parameterized33
Compiling module xil_defaultlib.ReLU_23
Compiling module xil_defaultlib.neuron__parameterized34
Compiling module xil_defaultlib.ReLU_22
Compiling module xil_defaultlib.neuron__parameterized35
Compiling module xil_defaultlib.ReLU_21
Compiling module xil_defaultlib.neuron__parameterized36
Compiling module xil_defaultlib.ReLU_20
Compiling module xil_defaultlib.neuron__parameterized37
Compiling module xil_defaultlib.ReLU_19
Compiling module xil_defaultlib.neuron__parameterized38
Compiling module xil_defaultlib.Layer_2
Compiling module xil_defaultlib.ReLU_18
Compiling module xil_defaultlib.neuron__parameterized59
Compiling module xil_defaultlib.ReLU_17
Compiling module xil_defaultlib.neuron__parameterized60
Compiling module xil_defaultlib.ReLU_16
Compiling module xil_defaultlib.neuron__parameterized61
Compiling module xil_defaultlib.ReLU_15
Compiling module xil_defaultlib.neuron__parameterized62
Compiling module xil_defaultlib.ReLU_14
Compiling module xil_defaultlib.neuron__parameterized63
Compiling module xil_defaultlib.ReLU_13
Compiling module xil_defaultlib.neuron__parameterized64
Compiling module xil_defaultlib.ReLU_12
Compiling module xil_defaultlib.neuron__parameterized65
Compiling module xil_defaultlib.ReLU_11
Compiling module xil_defaultlib.neuron__parameterized66
Compiling module xil_defaultlib.ReLU_10
Compiling module xil_defaultlib.neuron__parameterized67
Compiling module xil_defaultlib.ReLU_9
Compiling module xil_defaultlib.neuron__parameterized68
Compiling module xil_defaultlib.Layer_3
Compiling module xil_defaultlib.ReLU_8
Compiling module xil_defaultlib.Weight_Memory__parameterized69
Compiling module xil_defaultlib.neuron__parameterized69
Compiling module xil_defaultlib.ReLU_7
Compiling module xil_defaultlib.Weight_Memory__parameterized70
Compiling module xil_defaultlib.neuron__parameterized70
Compiling module xil_defaultlib.ReLU_6
Compiling module xil_defaultlib.Weight_Memory__parameterized71
Compiling module xil_defaultlib.neuron__parameterized71
Compiling module xil_defaultlib.ReLU_5
Compiling module xil_defaultlib.Weight_Memory__parameterized72
Compiling module xil_defaultlib.neuron__parameterized72
Compiling module xil_defaultlib.ReLU_4
Compiling module xil_defaultlib.Weight_Memory__parameterized73
Compiling module xil_defaultlib.neuron__parameterized73
Compiling module xil_defaultlib.ReLU_3
Compiling module xil_defaultlib.Weight_Memory__parameterized74
Compiling module xil_defaultlib.neuron__parameterized74
Compiling module xil_defaultlib.ReLU_2
Compiling module xil_defaultlib.Weight_Memory__parameterized75
Compiling module xil_defaultlib.neuron__parameterized75
Compiling module xil_defaultlib.ReLU_1
Compiling module xil_defaultlib.Weight_Memory__parameterized76
Compiling module xil_defaultlib.neuron__parameterized76
Compiling module xil_defaultlib.ReLU_0
Compiling module xil_defaultlib.Weight_Memory__parameterized77
Compiling module xil_defaultlib.neuron__parameterized77
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.Weight_Memory__parameterized78
Compiling module xil_defaultlib.neuron__parameterized78
Compiling module xil_defaultlib.Layer_4
Compiling module xil_defaultlib.maxFinder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.zyNet
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_func_synth
