{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528037064156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528037064162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 22:44:24 2018 " "Processing started: Sun Jun 03 22:44:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528037064162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037064162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P-6318373 -c P-6318373 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P-6318373 -c P-6318373" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037064163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528037064582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528037064582 ""}
{ "Warning" "WSGN_SEARCH_FILE" "state_machine.vhd 2 1 " "Using design file state_machine.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-LW " "Found design unit 1: state_machine-LW" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528037077693 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528037077693 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528037077693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "state_machine " "Elaborating entity \"state_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528037077697 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "block_size state_machine.vhd(59) " "VHDL Process Statement warning at state_machine.vhd(59): signal \"block_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077699 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_addr state_machine.vhd(60) " "VHDL Process Statement warning at state_machine.vhd(60): signal \"start_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077699 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_addr state_machine.vhd(61) " "VHDL Process Statement warning at state_machine.vhd(61): signal \"result_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077699 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_addr_w state_machine.vhd(62) " "VHDL Process Statement warning at state_machine.vhd(62): signal \"next_addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077699 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_r state_machine.vhd(67) " "VHDL Process Statement warning at state_machine.vhd(67): signal \"addr_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077699 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_w state_machine.vhd(68) " "VHDL Process Statement warning at state_machine.vhd(68): signal \"addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077699 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_addr_w state_machine.vhd(69) " "VHDL Process Statement warning at state_machine.vhd(69): signal \"next_addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077700 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_r state_machine.vhd(73) " "VHDL Process Statement warning at state_machine.vhd(73): signal \"addr_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077700 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_w state_machine.vhd(74) " "VHDL Process Statement warning at state_machine.vhd(74): signal \"addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077700 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_addr_r state_machine.vhd(75) " "VHDL Process Statement warning at state_machine.vhd(75): signal \"next_addr_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077700 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_r state_machine.vhd(80) " "VHDL Process Statement warning at state_machine.vhd(80): signal \"addr_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077700 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_w state_machine.vhd(81) " "VHDL Process Statement warning at state_machine.vhd(81): signal \"addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077700 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_addr_r state_machine.vhd(82) " "VHDL Process Statement warning at state_machine.vhd(82): signal \"next_addr_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077700 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_r state_machine.vhd(86) " "VHDL Process Statement warning at state_machine.vhd(86): signal \"addr_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077700 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_w state_machine.vhd(87) " "VHDL Process Statement warning at state_machine.vhd(87): signal \"addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077700 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_addr_w state_machine.vhd(88) " "VHDL Process Statement warning at state_machine.vhd(88): signal \"next_addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077700 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_addr state_machine.vhd(94) " "VHDL Process Statement warning at state_machine.vhd(94): signal \"result_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077701 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_r state_machine.vhd(95) " "VHDL Process Statement warning at state_machine.vhd(95): signal \"addr_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077701 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_addr_w state_machine.vhd(96) " "VHDL Process Statement warning at state_machine.vhd(96): signal \"next_addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077701 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_r state_machine.vhd(100) " "VHDL Process Statement warning at state_machine.vhd(100): signal \"addr_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077701 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_w state_machine.vhd(101) " "VHDL Process Statement warning at state_machine.vhd(101): signal \"addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077701 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_addr_r state_machine.vhd(102) " "VHDL Process Statement warning at state_machine.vhd(102): signal \"next_addr_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077701 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_r state_machine.vhd(107) " "VHDL Process Statement warning at state_machine.vhd(107): signal \"addr_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077701 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_w state_machine.vhd(108) " "VHDL Process Statement warning at state_machine.vhd(108): signal \"addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077702 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_addr_w state_machine.vhd(109) " "VHDL Process Statement warning at state_machine.vhd(109): signal \"next_addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077702 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_addr state_machine.vhd(113) " "VHDL Process Statement warning at state_machine.vhd(113): signal \"start_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077702 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_addr state_machine.vhd(114) " "VHDL Process Statement warning at state_machine.vhd(114): signal \"result_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077702 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_addr_r state_machine.vhd(115) " "VHDL Process Statement warning at state_machine.vhd(115): signal \"next_addr_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077702 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_addr state_machine.vhd(121) " "VHDL Process Statement warning at state_machine.vhd(121): signal \"start_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077702 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_addr state_machine.vhd(122) " "VHDL Process Statement warning at state_machine.vhd(122): signal \"result_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077702 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_addr_r state_machine.vhd(123) " "VHDL Process Statement warning at state_machine.vhd(123): signal \"next_addr_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077702 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_r state_machine.vhd(128) " "VHDL Process Statement warning at state_machine.vhd(128): signal \"addr_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077702 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_w state_machine.vhd(129) " "VHDL Process Statement warning at state_machine.vhd(129): signal \"addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077702 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_addr_r state_machine.vhd(130) " "VHDL Process Statement warning at state_machine.vhd(130): signal \"next_addr_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077702 "|state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state state_machine.vhd(47) " "VHDL Process Statement warning at state_machine.vhd(47): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528037077703 "|state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_sig state_machine.vhd(47) " "VHDL Process Statement warning at state_machine.vhd(47): inferring latch(es) for signal or variable \"next_sig\", which holds its previous value in one or more paths through the process" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528037077703 "|state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_addr_r state_machine.vhd(47) " "VHDL Process Statement warning at state_machine.vhd(47): inferring latch(es) for signal or variable \"next_addr_r\", which holds its previous value in one or more paths through the process" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528037077703 "|state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_addr_w state_machine.vhd(47) " "VHDL Process Statement warning at state_machine.vhd(47): inferring latch(es) for signal or variable \"next_addr_w\", which holds its previous value in one or more paths through the process" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528037077703 "|state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_addr state_machine.vhd(47) " "VHDL Process Statement warning at state_machine.vhd(47): inferring latch(es) for signal or variable \"next_addr\", which holds its previous value in one or more paths through the process" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528037077703 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s state_machine.vhd(140) " "VHDL Process Statement warning at state_machine.vhd(140): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077703 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s state_machine.vhd(146) " "VHDL Process Statement warning at state_machine.vhd(146): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077703 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s state_machine.vhd(151) " "VHDL Process Statement warning at state_machine.vhd(151): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077703 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s state_machine.vhd(156) " "VHDL Process Statement warning at state_machine.vhd(156): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077704 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s state_machine.vhd(161) " "VHDL Process Statement warning at state_machine.vhd(161): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077704 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s state_machine.vhd(166) " "VHDL Process Statement warning at state_machine.vhd(166): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077704 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s state_machine.vhd(171) " "VHDL Process Statement warning at state_machine.vhd(171): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077704 "|state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s state_machine.vhd(178) " "VHDL Process Statement warning at state_machine.vhd(178): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528037077704 "|state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lrq_o state_machine.vhd(135) " "VHDL Process Statement warning at state_machine.vhd(135): inferring latch(es) for signal or variable \"lrq_o\", which holds its previous value in one or more paths through the process" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528037077704 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lrq_o state_machine.vhd(135) " "Inferred latch for \"lrq_o\" at state_machine.vhd(135)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077705 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr\[0\] state_machine.vhd(47) " "Inferred latch for \"next_addr\[0\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077705 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr\[1\] state_machine.vhd(47) " "Inferred latch for \"next_addr\[1\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077706 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr\[2\] state_machine.vhd(47) " "Inferred latch for \"next_addr\[2\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077706 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr\[3\] state_machine.vhd(47) " "Inferred latch for \"next_addr\[3\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077706 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr\[4\] state_machine.vhd(47) " "Inferred latch for \"next_addr\[4\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077706 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr\[5\] state_machine.vhd(47) " "Inferred latch for \"next_addr\[5\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077706 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr\[6\] state_machine.vhd(47) " "Inferred latch for \"next_addr\[6\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077706 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr\[7\] state_machine.vhd(47) " "Inferred latch for \"next_addr\[7\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077706 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr\[8\] state_machine.vhd(47) " "Inferred latch for \"next_addr\[8\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077706 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr\[9\] state_machine.vhd(47) " "Inferred latch for \"next_addr\[9\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077706 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_w\[0\] state_machine.vhd(47) " "Inferred latch for \"next_addr_w\[0\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077706 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_w\[1\] state_machine.vhd(47) " "Inferred latch for \"next_addr_w\[1\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077706 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_w\[2\] state_machine.vhd(47) " "Inferred latch for \"next_addr_w\[2\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077707 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_w\[3\] state_machine.vhd(47) " "Inferred latch for \"next_addr_w\[3\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077707 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_w\[4\] state_machine.vhd(47) " "Inferred latch for \"next_addr_w\[4\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077707 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_w\[5\] state_machine.vhd(47) " "Inferred latch for \"next_addr_w\[5\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077707 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_w\[6\] state_machine.vhd(47) " "Inferred latch for \"next_addr_w\[6\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077707 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_w\[7\] state_machine.vhd(47) " "Inferred latch for \"next_addr_w\[7\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077707 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_w\[8\] state_machine.vhd(47) " "Inferred latch for \"next_addr_w\[8\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077707 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_w\[9\] state_machine.vhd(47) " "Inferred latch for \"next_addr_w\[9\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077707 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_r\[0\] state_machine.vhd(47) " "Inferred latch for \"next_addr_r\[0\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077707 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_r\[1\] state_machine.vhd(47) " "Inferred latch for \"next_addr_r\[1\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077707 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_r\[2\] state_machine.vhd(47) " "Inferred latch for \"next_addr_r\[2\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077707 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_r\[3\] state_machine.vhd(47) " "Inferred latch for \"next_addr_r\[3\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077707 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_r\[4\] state_machine.vhd(47) " "Inferred latch for \"next_addr_r\[4\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077708 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_r\[5\] state_machine.vhd(47) " "Inferred latch for \"next_addr_r\[5\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077708 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_r\[6\] state_machine.vhd(47) " "Inferred latch for \"next_addr_r\[6\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077708 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_r\[7\] state_machine.vhd(47) " "Inferred latch for \"next_addr_r\[7\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077708 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_r\[8\] state_machine.vhd(47) " "Inferred latch for \"next_addr_r\[8\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077708 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_addr_r\[9\] state_machine.vhd(47) " "Inferred latch for \"next_addr_r\[9\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077708 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sig\[0\] state_machine.vhd(47) " "Inferred latch for \"next_sig\[0\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077708 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sig\[1\] state_machine.vhd(47) " "Inferred latch for \"next_sig\[1\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077708 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sig\[2\] state_machine.vhd(47) " "Inferred latch for \"next_sig\[2\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077708 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sig\[3\] state_machine.vhd(47) " "Inferred latch for \"next_sig\[3\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077708 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sig\[4\] state_machine.vhd(47) " "Inferred latch for \"next_sig\[4\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077708 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sig\[5\] state_machine.vhd(47) " "Inferred latch for \"next_sig\[5\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077708 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sig\[6\] state_machine.vhd(47) " "Inferred latch for \"next_sig\[6\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077709 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sig\[7\] state_machine.vhd(47) " "Inferred latch for \"next_sig\[7\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077709 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sig\[8\] state_machine.vhd(47) " "Inferred latch for \"next_sig\[8\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077709 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sig\[9\] state_machine.vhd(47) " "Inferred latch for \"next_sig\[9\]\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077709 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Wy state_machine.vhd(47) " "Inferred latch for \"next_state.Wy\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077709 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Wb state_machine.vhd(47) " "Inferred latch for \"next_state.Wb\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077709 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Ww state_machine.vhd(47) " "Inferred latch for \"next_state.Ww\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077709 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Ry state_machine.vhd(47) " "Inferred latch for \"next_state.Ry\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077710 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Rx state_machine.vhd(47) " "Inferred latch for \"next_state.Rx\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077710 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Rb state_machine.vhd(47) " "Inferred latch for \"next_state.Rb\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077710 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Rw state_machine.vhd(47) " "Inferred latch for \"next_state.Rw\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077710 "|state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE state_machine.vhd(47) " "Inferred latch for \"next_state.IDLE\" at state_machine.vhd(47)" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037077710 "|state_machine"}
{ "Warning" "WSGN_SEARCH_FILE" "my_dff.vhd 2 1 " "Using design file my_dff.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_dff-behavior " "Found design unit 1: my_dff-behavior" {  } { { "my_dff.vhd" "" { Text "D:/quartus2/installed/P-6318373/my_dff.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528037077744 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_dff " "Found entity 1: my_dff" {  } { { "my_dff.vhd" "" { Text "D:/quartus2/installed/P-6318373/my_dff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528037077744 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528037077744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff my_dff:u1 " "Elaborating entity \"my_dff\" for hierarchy \"my_dff:u1\"" {  } { { "state_machine.vhd" "u1" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528037077744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.IDLE_1259 " "Latch next_state.IDLE_1259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA run_i " "Ports D and ENA on the latch are fed by the same signal run_i" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078216 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_w\[0\] " "Latch next_addr_w\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078216 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_r\[0\] " "Latch next_addr_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078216 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_w\[1\] " "Latch next_addr_w\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078217 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_r\[1\] " "Latch next_addr_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078217 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_w\[2\] " "Latch next_addr_w\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078217 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_r\[2\] " "Latch next_addr_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078217 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_w\[3\] " "Latch next_addr_w\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078217 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_r\[3\] " "Latch next_addr_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078217 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_w\[4\] " "Latch next_addr_w\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078217 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_r\[4\] " "Latch next_addr_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078217 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_w\[5\] " "Latch next_addr_w\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078217 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_r\[5\] " "Latch next_addr_r\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078217 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_w\[6\] " "Latch next_addr_w\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078217 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_r\[6\] " "Latch next_addr_r\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078217 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_w\[7\] " "Latch next_addr_w\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078217 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_r\[7\] " "Latch next_addr_r\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078217 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_w\[8\] " "Latch next_addr_w\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078218 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_r\[8\] " "Latch next_addr_r\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078218 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_w\[9\] " "Latch next_addr_w\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078218 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_addr_r\[9\] " "Latch next_addr_r\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal present_state.IDLE" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078218 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_sig\[0\] " "Latch next_sig\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA run_i " "Ports D and ENA on the latch are fed by the same signal run_i" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078218 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_sig\[1\] " "Latch next_sig\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA run_i " "Ports D and ENA on the latch are fed by the same signal run_i" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078218 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_sig\[2\] " "Latch next_sig\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA run_i " "Ports D and ENA on the latch are fed by the same signal run_i" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078218 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_sig\[3\] " "Latch next_sig\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA run_i " "Ports D and ENA on the latch are fed by the same signal run_i" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078218 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_sig\[4\] " "Latch next_sig\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA run_i " "Ports D and ENA on the latch are fed by the same signal run_i" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078218 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_sig\[5\] " "Latch next_sig\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA run_i " "Ports D and ENA on the latch are fed by the same signal run_i" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078218 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_sig\[6\] " "Latch next_sig\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA run_i " "Ports D and ENA on the latch are fed by the same signal run_i" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078218 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_sig\[7\] " "Latch next_sig\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA run_i " "Ports D and ENA on the latch are fed by the same signal run_i" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078218 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_sig\[8\] " "Latch next_sig\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA run_i " "Ports D and ENA on the latch are fed by the same signal run_i" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078218 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_sig\[9\] " "Latch next_sig\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA run_i " "Ports D and ENA on the latch are fed by the same signal run_i" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078219 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.Rw_1245 " "Latch next_state.Rw_1245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA run_i " "Ports D and ENA on the latch are fed by the same signal run_i" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528037078219 ""}  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528037078219 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lrq_o VCC " "Pin \"lrq_o\" is stuck at VCC" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528037078285 "|state_machine|lrq_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528037078285 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528037078370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528037078700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528037078700 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lrq_i " "No output dependent on input pin \"lrq_i\"" {  } { { "state_machine.vhd" "" { Text "D:/quartus2/installed/P-6318373/state_machine.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528037078740 "|state_machine|lrq_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1528037078740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528037078741 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528037078741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528037078741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528037078741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528037078758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 22:44:38 2018 " "Processing ended: Sun Jun 03 22:44:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528037078758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528037078758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528037078758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528037078758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1528037080053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528037080058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 22:44:39 2018 " "Processing started: Sun Jun 03 22:44:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528037080058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528037080058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off P-6318373 -c P-6318373 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off P-6318373 -c P-6318373" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528037080059 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1528037080196 ""}
{ "Info" "0" "" "Project  = P-6318373" {  } {  } 0 0 "Project  = P-6318373" 0 0 "Fitter" 0 0 1528037080197 ""}
{ "Info" "0" "" "Revision = P-6318373" {  } {  } 0 0 "Revision = P-6318373" 0 0 "Fitter" 0 0 1528037080197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1528037080328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1528037080329 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "P-6318373 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"P-6318373\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528037080353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528037080408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528037080408 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528037080895 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1528037081024 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 47 " "No exact pin location assignment(s) for 47 pins of 47 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1528037081248 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1528037090239 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_i~inputCLKENA0 49 global CLKCTRL_G10 " "clock_i~inputCLKENA0 with 49 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528037090587 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1528037090587 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528037090588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528037090591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528037090591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528037090592 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528037090593 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528037090593 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528037090593 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "TimeQuest Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1528037091281 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "P-6318373.sdc " "Synopsys Design Constraints File file not found: 'P-6318373.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528037091282 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528037091282 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1528037091285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1528037091285 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528037091286 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528037091300 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1528037091301 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528037091301 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528037091341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528037099648 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1528037099847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528037103443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528037105584 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528037108783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528037108783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528037110199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "D:/quartus2/installed/P-6318373/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1528037119923 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528037119923 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1528037148870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1528037162458 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528037162458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:44 " "Fitter routing operations ending: elapsed time is 00:00:44" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528037162463 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1528037163970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528037164026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528037164673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528037164673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528037165881 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528037170580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus2/installed/P-6318373/output_files/P-6318373.fit.smsg " "Generated suppressed messages file D:/quartus2/installed/P-6318373/output_files/P-6318373.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528037170908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2364 " "Peak virtual memory: 2364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528037171601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 22:46:11 2018 " "Processing ended: Sun Jun 03 22:46:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528037171601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528037171601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528037171601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528037171601 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1528037187881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528037187888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 22:46:27 2018 " "Processing started: Sun Jun 03 22:46:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528037187888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1528037187888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off P-6318373 -c P-6318373 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off P-6318373 -c P-6318373" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1528037187888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1528037188724 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1528037196086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528037196609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 22:46:36 2018 " "Processing ended: Sun Jun 03 22:46:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528037196609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528037196609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528037196609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1528037196609 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1528037197237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1528037197901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528037197908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 22:46:37 2018 " "Processing started: Sun Jun 03 22:46:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528037197908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037197908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta P-6318373 -c P-6318373 " "Command: quartus_sta P-6318373 -c P-6318373" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037197908 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1528037198043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037198700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037198701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037198750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037198750 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "TimeQuest Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037199367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "P-6318373.sdc " "Synopsys Design Constraints File file not found: 'P-6318373.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037199392 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037199392 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_i clock_i " "create_clock -period 1.000 -name clock_i clock_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528037199393 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name run_i run_i " "create_clock -period 1.000 -name run_i run_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528037199393 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037199393 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037199394 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037199395 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528037199396 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528037199403 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528037199418 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037199418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.468 " "Worst-case setup slack is -12.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037199419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037199419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.468            -470.382 run_i  " "  -12.468            -470.382 run_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037199419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.851            -188.334 clock_i  " "   -4.851            -188.334 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037199419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037199419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.773 " "Worst-case hold slack is -3.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037199423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037199423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.773             -26.941 run_i  " "   -3.773             -26.941 run_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037199423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135              -0.135 clock_i  " "   -0.135              -0.135 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037199423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037199423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037199425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037199428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037199430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037199430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -54.302 clock_i  " "   -0.724             -54.302 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037199430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 run_i  " "    0.085               0.000 run_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037199430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037199430 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528037199440 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037199478 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037201250 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037201383 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528037201388 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037201388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.378 " "Worst-case setup slack is -12.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037201390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037201390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.378            -468.029 run_i  " "  -12.378            -468.029 run_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037201390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.732            -182.522 clock_i  " "   -4.732            -182.522 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037201390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037201390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.704 " "Worst-case hold slack is -3.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037201393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037201393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.704             -27.270 run_i  " "   -3.704             -27.270 run_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037201393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312              -0.312 clock_i  " "   -0.312              -0.312 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037201393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037201393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037201395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037201397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037201399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037201399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -54.421 clock_i  " "   -0.724             -54.421 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037201399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 run_i  " "    0.043               0.000 run_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037201399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037201399 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528037201409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037201692 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037202723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037202795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528037202796 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037202796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.538 " "Worst-case setup slack is -5.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037202799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037202799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.538            -219.587 run_i  " "   -5.538            -219.587 run_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037202799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.148             -69.830 clock_i  " "   -2.148             -69.830 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037202799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037202799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.450 " "Worst-case hold slack is -1.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037202802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037202802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.450             -10.535 run_i  " "   -1.450             -10.535 run_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037202802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107              -0.107 clock_i  " "   -0.107              -0.107 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037202802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037202802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037202804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037202807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.194 " "Worst-case minimum pulse width slack is -0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037202809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037202809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194              -7.106 run_i  " "   -0.194              -7.106 run_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037202809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -4.161 clock_i  " "   -0.087              -4.161 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037202809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037202809 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528037202820 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037202999 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528037203000 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037203000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.845 " "Worst-case setup slack is -4.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037203003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037203003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.845            -192.308 run_i  " "   -4.845            -192.308 run_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037203003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.020             -64.888 clock_i  " "   -2.020             -64.888 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037203003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037203003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.383 " "Worst-case hold slack is -1.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037203007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037203007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.383             -10.848 run_i  " "   -1.383             -10.848 run_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037203007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147              -0.147 clock_i  " "   -0.147              -0.147 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037203007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037203007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037203010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037203013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.177 " "Worst-case minimum pulse width slack is -0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037203015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037203015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177              -6.907 run_i  " "   -0.177              -6.907 run_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037203015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -4.238 clock_i  " "   -0.089              -4.238 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528037203015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037203015 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037204486 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037204487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1083 " "Peak virtual memory: 1083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528037204597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 22:46:44 2018 " "Processing ended: Sun Jun 03 22:46:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528037204597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528037204597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528037204597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037204597 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 132 s " "Quartus Prime Full Compilation was successful. 0 errors, 132 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528037205347 ""}
