{
    "csr_bases": {
        "leds": 2181038080,
        "ctrl": 2181040128,
        "identifier_mem": 2181042176,
        "sdram": 2181044224,
        "spiflash": 2181046272,
        "timer0": 2181048320,
        "uart": 2181050368
    },
    "csr_registers": {
        "leds_out": {
            "addr": 2181038080,
            "size": 1,
            "type": "rw"
        },
        "ctrl_reset": {
            "addr": 2181040128,
            "size": 1,
            "type": "rw"
        },
        "ctrl_scratch": {
            "addr": 2181040132,
            "size": 1,
            "type": "rw"
        },
        "ctrl_bus_errors": {
            "addr": 2181040136,
            "size": 1,
            "type": "ro"
        },
        "sdram_dfii_control": {
            "addr": 2181044224,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_command": {
            "addr": 2181044228,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_command_issue": {
            "addr": 2181044232,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_address": {
            "addr": 2181044236,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_baddress": {
            "addr": 2181044240,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_wrdata": {
            "addr": 2181044244,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_rddata": {
            "addr": 2181044248,
            "size": 1,
            "type": "ro"
        },
        "spiflash_phy_clk_divisor": {
            "addr": 2181046272,
            "size": 1,
            "type": "rw"
        },
        "spiflash_mmap_dummy_bits": {
            "addr": 2181046276,
            "size": 1,
            "type": "rw"
        },
        "spiflash_master_cs": {
            "addr": 2181046280,
            "size": 1,
            "type": "rw"
        },
        "spiflash_master_phyconfig": {
            "addr": 2181046284,
            "size": 1,
            "type": "rw"
        },
        "spiflash_master_rxtx": {
            "addr": 2181046288,
            "size": 1,
            "type": "rw"
        },
        "spiflash_master_status": {
            "addr": 2181046292,
            "size": 1,
            "type": "ro"
        },
        "timer0_load": {
            "addr": 2181048320,
            "size": 1,
            "type": "rw"
        },
        "timer0_reload": {
            "addr": 2181048324,
            "size": 1,
            "type": "rw"
        },
        "timer0_en": {
            "addr": 2181048328,
            "size": 1,
            "type": "rw"
        },
        "timer0_update_value": {
            "addr": 2181048332,
            "size": 1,
            "type": "rw"
        },
        "timer0_value": {
            "addr": 2181048336,
            "size": 1,
            "type": "ro"
        },
        "timer0_ev_status": {
            "addr": 2181048340,
            "size": 1,
            "type": "ro"
        },
        "timer0_ev_pending": {
            "addr": 2181048344,
            "size": 1,
            "type": "rw"
        },
        "timer0_ev_enable": {
            "addr": 2181048348,
            "size": 1,
            "type": "rw"
        },
        "uart_rxtx": {
            "addr": 2181050368,
            "size": 1,
            "type": "rw"
        },
        "uart_txfull": {
            "addr": 2181050372,
            "size": 1,
            "type": "ro"
        },
        "uart_rxempty": {
            "addr": 2181050376,
            "size": 1,
            "type": "ro"
        },
        "uart_ev_status": {
            "addr": 2181050380,
            "size": 1,
            "type": "ro"
        },
        "uart_ev_pending": {
            "addr": 2181050384,
            "size": 1,
            "type": "rw"
        },
        "uart_ev_enable": {
            "addr": 2181050388,
            "size": 1,
            "type": "rw"
        },
        "uart_txempty": {
            "addr": 2181050392,
            "size": 1,
            "type": "ro"
        },
        "uart_rxfull": {
            "addr": 2181050396,
            "size": 1,
            "type": "ro"
        }
    },
    "constants": {
        "config_platform_name": "colorlight_i5",
        "config_clock_frequency": 60000000,
        "config_cpu_has_interrupt": null,
        "config_cpu_reset_addr": 0,
        "config_cpu_type_picorv32": null,
        "config_cpu_variant_standard": null,
        "config_cpu_family": "riscv",
        "config_cpu_name": "picorv32",
        "config_cpu_human_name": "picorv32",
        "config_cpu_nop": "nop",
        "config_identifier": "litex soc on colorlight i9 2025-11-28 16:57:08",
        "spiflash_phy_frequency": 15000000,
        "spiflash_module_name": "w25q64",
        "spiflash_module_total_size": 8388608,
        "spiflash_module_page_size": 256,
        "config_l2_size": 8192,
        "config_csr_data_width": 32,
        "config_csr_alignment": 32,
        "config_csr_ordering_big": null,
        "config_bus_standard": "wishbone",
        "config_bus_data_width": 32,
        "config_bus_address_width": 32,
        "config_bus_bursting": 0,
        "config_cpu_interrupts": 5,
        "timer0_interrupt": 4,
        "uart_interrupt": 3
    },
    "memories": {
        "rom": {
            "base": 0,
            "size": 131072,
            "type": "cached"
        },
        "sram": {
            "base": 16777216,
            "size": 8192,
            "type": "cached"
        },
        "spiflash": {
            "base": 8388608,
            "size": 8388608,
            "type": "cached"
        },
        "main_ram": {
            "base": 1073741824,
            "size": 8388608,
            "type": "cached"
        },
        "csr": {
            "base": 2181038080,
            "size": 65536,
            "type": "io"
        }
    }
}