/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [19:0] _01_;
  reg [9:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_17z;
  wire [12:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z[0] ? celloutsig_0_1z[6] : celloutsig_0_1z[9];
  assign celloutsig_0_12z = celloutsig_0_7z[10] ? celloutsig_0_7z[5] : celloutsig_0_8z;
  assign celloutsig_0_8z = ~(celloutsig_0_5z | celloutsig_0_7z[1]);
  assign celloutsig_0_13z = ~celloutsig_0_10z;
  assign celloutsig_1_10z = ~celloutsig_1_1z;
  assign celloutsig_1_19z = ~((celloutsig_1_9z[3] | _00_) & celloutsig_1_8z[1]);
  assign celloutsig_1_2z = ~((in_data[166] | in_data[143]) & celloutsig_1_1z);
  assign celloutsig_1_0z = in_data[163] | ~(in_data[113]);
  assign celloutsig_1_7z = celloutsig_1_5z | ~(celloutsig_1_1z);
  reg [19:0] _12_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _12_ <= 20'h00000;
    else _12_ <= { in_data[119:117], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_8z };
  assign { _01_[19:6], _00_, _01_[4:0] } = _12_;
  reg [8:0] _13_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 9'h000;
    else _13_ <= { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_5z };
  assign out_data[40:32] = _13_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 10'h000;
    else _02_ <= { in_data[172:164], celloutsig_1_3z };
  assign celloutsig_1_6z = in_data[156:147] == { in_data[105:97], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, _02_, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, _02_, _02_ } == { _02_[1], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z, _02_, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_0z } === { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_10z = { in_data[66:62], celloutsig_0_9z } && { celloutsig_0_6z[12:8], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_14z = { in_data[64:63], celloutsig_0_3z, celloutsig_0_13z } && { celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_6z[1:0], celloutsig_0_0z, celloutsig_0_4z } % { 1'h1, celloutsig_0_7z[6], celloutsig_0_2z };
  assign celloutsig_1_8z = _02_[6:1] % { 1'h1, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_9z = { in_data[149:145], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z } % { 1'h1, in_data[172:170], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_7z = in_data[32:19] * { celloutsig_0_5z, celloutsig_0_1z };
  assign { celloutsig_0_6z[16:3], celloutsig_0_6z[1:0] } = celloutsig_0_4z ? { in_data[27:14], 1'h1, celloutsig_0_5z } : { in_data[76:63], 2'h0 };
  assign celloutsig_0_0z = in_data[85:76] != in_data[69:60];
  assign celloutsig_0_5z = { in_data[82:76], celloutsig_0_4z } != { celloutsig_0_1z[7:1], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[114:111] != in_data[185:182];
  assign celloutsig_0_3z = { in_data[11:3], celloutsig_0_2z } != in_data[22:11];
  assign celloutsig_0_1z = - { in_data[89:78], celloutsig_0_0z };
  assign celloutsig_1_14z = { celloutsig_1_8z[3:2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_11z } !== _02_;
  assign celloutsig_1_12z = { _02_[2:0], celloutsig_1_8z, celloutsig_1_3z } !== { _02_[9:1], celloutsig_1_10z };
  assign celloutsig_1_3z = celloutsig_1_1z & celloutsig_1_0z;
  assign celloutsig_0_11z = | in_data[33:29];
  assign celloutsig_0_17z = { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_2z } << { out_data[39:37], celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_8z[4:0], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_3z } - { _01_[10:6], _00_, _01_[4:2] };
  assign celloutsig_0_2z = in_data[36:34] - { in_data[82], celloutsig_0_0z, celloutsig_0_0z };
  assign _01_[5] = _00_;
  assign celloutsig_0_6z[2] = celloutsig_0_3z;
  assign { out_data[136:128], out_data[96], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z };
endmodule
