Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep  4 21:50:31 2024
| Host         : vivobook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lan_timing_summary_routed.rpt -pb lan_timing_summary_routed.pb -rpx lan_timing_summary_routed.rpx -warn_on_violation
| Design       : lan
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          5           
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.004      -39.983                      5                 1774        0.083        0.000                      0                 1774        3.500        0.000                       0                   930  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
VIRTUAL_clk_eth  {0.000 4.000}        8.000           125.000         
clk              {0.000 10.000}       20.000          50.000          
  CLKFBIN        {0.000 10.000}       20.000          50.000          
  clk_eth        {0.000 4.000}        8.000           125.000         
clk_fpga_0       {0.000 10.000}       20.000          50.000          
rgmii_rxc        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                             7.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      18.751        0.000                       0                     2  
  clk_eth           4.884        0.000                      0                  169        0.132        0.000                      0                  169        3.500        0.000                       0                   102  
clk_fpga_0         13.829        0.000                      0                 1600        0.083        0.000                      0                 1600        9.146        0.000                       0                   825  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_eth          VIRTUAL_clk_eth       -8.004      -39.983                      5                    5        3.217        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     
(none)        clk_eth                     
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mmcme2_base_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_eth
  To Clock:  clk_eth

Setup :            0  Failing Endpoints,  Worst Slack        4.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.694ns (25.926%)  route 1.983ns (74.074%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 13.348 - 8.000 ) 
    Source Clock Delay      (SCD):    6.007ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.746     6.007    i_rgmii_tx/iClk
    SLICE_X110Y100       FDCE                                         r  i_rgmii_tx/byteCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDCE (Prop_fdce_C_Q)         0.379     6.386 f  i_rgmii_tx/byteCnt_reg[7]/Q
                         net (fo=3, routed)           0.651     7.037    i_rgmii_tx/byteCnt_reg_n_0_[7]
    SLICE_X109Y100       LUT6 (Prop_lut6_I4_O)        0.105     7.142 r  i_rgmii_tx/FSM_sequential_state[2]_i_8/O
                         net (fo=3, routed)           0.672     7.814    i_rgmii_tx/FSM_sequential_state[2]_i_8_n_0
    SLICE_X107Y100       LUT6 (Prop_lut6_I2_O)        0.105     7.919 r  i_rgmii_tx/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.517     8.436    i_rgmii_tx/FSM_sequential_state[2]_i_3_n_0
    SLICE_X106Y99        LUT5 (Prop_lut5_I3_O)        0.105     8.541 r  i_rgmii_tx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.143     8.684    i_rgmii_tx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X107Y99        FDCE                                         r  i_rgmii_tx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.413    13.348    i_rgmii_tx/iClk
    SLICE_X107Y99        FDCE                                         r  i_rgmii_tx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339    13.686    
                         clock uncertainty           -0.071    13.615    
    SLICE_X107Y99        FDCE (Setup_fdce_C_D)       -0.047    13.568    i_rgmii_tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 i_rgmii_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.589ns (19.485%)  route 2.434ns (80.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    5.834ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.573     5.834    i_rgmii_tx/iClk
    SLICE_X107Y99        FDCE                                         r  i_rgmii_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.379     6.213 r  i_rgmii_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          1.258     7.471    i_rgmii_tx/state__0[0]
    SLICE_X110Y100       LUT6 (Prop_lut6_I0_O)        0.105     7.576 f  i_rgmii_tx/byteCnt[15]_i_6/O
                         net (fo=16, routed)          1.176     8.752    i_rgmii_tx/byteCnt[15]_i_6_n_0
    SLICE_X109Y102       LUT6 (Prop_lut6_I5_O)        0.105     8.857 r  i_rgmii_tx/byteCnt[6]_i_1/O
                         net (fo=1, routed)           0.000     8.857    i_rgmii_tx/byteCnt[6]_i_1_n_0
    SLICE_X109Y102       FDCE                                         r  i_rgmii_tx/byteCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.568    13.503    i_rgmii_tx/iClk
    SLICE_X109Y102       FDCE                                         r  i_rgmii_tx/byteCnt_reg[6]/C
                         clock pessimism              0.339    13.841    
                         clock uncertainty           -0.071    13.770    
    SLICE_X109Y102       FDCE (Setup_fdce_C_D)        0.033    13.803    i_rgmii_tx/byteCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 i_rgmii_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.589ns (19.511%)  route 2.430ns (80.489%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    5.834ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.573     5.834    i_rgmii_tx/iClk
    SLICE_X107Y99        FDCE                                         r  i_rgmii_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.379     6.213 r  i_rgmii_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          1.258     7.471    i_rgmii_tx/state__0[0]
    SLICE_X110Y100       LUT6 (Prop_lut6_I0_O)        0.105     7.576 f  i_rgmii_tx/byteCnt[15]_i_6/O
                         net (fo=16, routed)          1.172     8.748    i_rgmii_tx/byteCnt[15]_i_6_n_0
    SLICE_X109Y102       LUT6 (Prop_lut6_I5_O)        0.105     8.853 r  i_rgmii_tx/byteCnt[12]_i_1/O
                         net (fo=1, routed)           0.000     8.853    i_rgmii_tx/byteCnt[12]_i_1_n_0
    SLICE_X109Y102       FDCE                                         r  i_rgmii_tx/byteCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.568    13.503    i_rgmii_tx/iClk
    SLICE_X109Y102       FDCE                                         r  i_rgmii_tx/byteCnt_reg[12]/C
                         clock pessimism              0.339    13.841    
                         clock uncertainty           -0.071    13.770    
    SLICE_X109Y102       FDCE (Setup_fdce_C_D)        0.030    13.800    i_rgmii_tx/byteCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 i_rgmii_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.589ns (19.498%)  route 2.432ns (80.502%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    5.834ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.573     5.834    i_rgmii_tx/iClk
    SLICE_X107Y99        FDCE                                         r  i_rgmii_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.379     6.213 r  i_rgmii_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          1.258     7.471    i_rgmii_tx/state__0[0]
    SLICE_X110Y100       LUT6 (Prop_lut6_I0_O)        0.105     7.576 f  i_rgmii_tx/byteCnt[15]_i_6/O
                         net (fo=16, routed)          1.174     8.750    i_rgmii_tx/byteCnt[15]_i_6_n_0
    SLICE_X109Y102       LUT6 (Prop_lut6_I5_O)        0.105     8.855 r  i_rgmii_tx/byteCnt[14]_i_1/O
                         net (fo=1, routed)           0.000     8.855    i_rgmii_tx/byteCnt[14]_i_1_n_0
    SLICE_X109Y102       FDCE                                         r  i_rgmii_tx/byteCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.568    13.503    i_rgmii_tx/iClk
    SLICE_X109Y102       FDCE                                         r  i_rgmii_tx/byteCnt_reg[14]/C
                         clock pessimism              0.339    13.841    
                         clock uncertainty           -0.071    13.770    
    SLICE_X109Y102       FDCE (Setup_fdce_C_D)        0.032    13.802    i_rgmii_tx/byteCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 i_rgmii_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.589ns (19.511%)  route 2.430ns (80.489%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    5.834ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.573     5.834    i_rgmii_tx/iClk
    SLICE_X107Y99        FDCE                                         r  i_rgmii_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.379     6.213 r  i_rgmii_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          1.258     7.471    i_rgmii_tx/state__0[0]
    SLICE_X110Y100       LUT6 (Prop_lut6_I0_O)        0.105     7.576 f  i_rgmii_tx/byteCnt[15]_i_6/O
                         net (fo=16, routed)          1.172     8.748    i_rgmii_tx/byteCnt[15]_i_6_n_0
    SLICE_X109Y102       LUT6 (Prop_lut6_I5_O)        0.105     8.853 r  i_rgmii_tx/byteCnt[13]_i_1/O
                         net (fo=1, routed)           0.000     8.853    i_rgmii_tx/byteCnt[13]_i_1_n_0
    SLICE_X109Y102       FDCE                                         r  i_rgmii_tx/byteCnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.568    13.503    i_rgmii_tx/iClk
    SLICE_X109Y102       FDCE                                         r  i_rgmii_tx/byteCnt_reg[13]/C
                         clock pessimism              0.339    13.841    
                         clock uncertainty           -0.071    13.770    
    SLICE_X109Y102       FDCE (Setup_fdce_C_D)        0.032    13.802    i_rgmii_tx/byteCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.694ns (23.384%)  route 2.274ns (76.616%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    5.834ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.573     5.834    i_rgmii_tx/iClk
    SLICE_X109Y99        FDCE                                         r  i_rgmii_tx/byteCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.379     6.213 r  i_rgmii_tx/byteCnt_reg[2]/Q
                         net (fo=8, routed)           0.846     7.060    i_rgmii_tx/byteCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT6 (Prop_lut6_I3_O)        0.105     7.165 f  i_rgmii_tx/FSM_sequential_state[2]_i_8/O
                         net (fo=3, routed)           0.672     7.837    i_rgmii_tx/FSM_sequential_state[2]_i_8_n_0
    SLICE_X107Y100       LUT5 (Prop_lut5_I3_O)        0.105     7.942 f  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.755     8.697    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I1_O)        0.105     8.802 r  i_rgmii_tx/byteCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     8.802    i_rgmii_tx/byteCnt[5]_i_1_n_0
    SLICE_X109Y100       FDCE                                         r  i_rgmii_tx/byteCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.568    13.503    i_rgmii_tx/iClk
    SLICE_X109Y100       FDCE                                         r  i_rgmii_tx/byteCnt_reg[5]/C
                         clock pessimism              0.339    13.841    
                         clock uncertainty           -0.071    13.770    
    SLICE_X109Y100       FDCE (Setup_fdce_C_D)        0.030    13.800    i_rgmii_tx/byteCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.694ns (23.776%)  route 2.225ns (76.224%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.505ns = ( 13.505 - 8.000 ) 
    Source Clock Delay      (SCD):    5.834ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.573     5.834    i_rgmii_tx/iClk
    SLICE_X109Y99        FDCE                                         r  i_rgmii_tx/byteCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.379     6.213 r  i_rgmii_tx/byteCnt_reg[2]/Q
                         net (fo=8, routed)           0.846     7.060    i_rgmii_tx/byteCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT6 (Prop_lut6_I3_O)        0.105     7.165 f  i_rgmii_tx/FSM_sequential_state[2]_i_8/O
                         net (fo=3, routed)           0.672     7.837    i_rgmii_tx/FSM_sequential_state[2]_i_8_n_0
    SLICE_X107Y100       LUT5 (Prop_lut5_I3_O)        0.105     7.942 f  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.706     8.648    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X110Y102       LUT6 (Prop_lut6_I1_O)        0.105     8.753 r  i_rgmii_tx/byteCnt[15]_i_1/O
                         net (fo=1, routed)           0.000     8.753    i_rgmii_tx/byteCnt[15]_i_1_n_0
    SLICE_X110Y102       FDCE                                         r  i_rgmii_tx/byteCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.570    13.505    i_rgmii_tx/iClk
    SLICE_X110Y102       FDCE                                         r  i_rgmii_tx/byteCnt_reg[15]/C
                         clock pessimism              0.339    13.843    
                         clock uncertainty           -0.071    13.772    
    SLICE_X110Y102       FDCE (Setup_fdce_C_D)        0.030    13.802    i_rgmii_tx/byteCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.694ns (26.848%)  route 1.891ns (73.152%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 13.348 - 8.000 ) 
    Source Clock Delay      (SCD):    6.007ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.746     6.007    i_rgmii_tx/iClk
    SLICE_X110Y100       FDCE                                         r  i_rgmii_tx/byteCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDCE (Prop_fdce_C_Q)         0.379     6.386 r  i_rgmii_tx/byteCnt_reg[7]/Q
                         net (fo=3, routed)           0.651     7.037    i_rgmii_tx/byteCnt_reg_n_0_[7]
    SLICE_X109Y100       LUT6 (Prop_lut6_I4_O)        0.105     7.142 f  i_rgmii_tx/FSM_sequential_state[2]_i_8/O
                         net (fo=3, routed)           0.672     7.814    i_rgmii_tx/FSM_sequential_state[2]_i_8_n_0
    SLICE_X107Y100       LUT5 (Prop_lut5_I3_O)        0.105     7.919 f  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.568     8.487    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X109Y99        LUT6 (Prop_lut6_I1_O)        0.105     8.592 r  i_rgmii_tx/byteCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.592    i_rgmii_tx/byteCnt[2]_i_1_n_0
    SLICE_X109Y99        FDCE                                         r  i_rgmii_tx/byteCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.413    13.348    i_rgmii_tx/iClk
    SLICE_X109Y99        FDCE                                         r  i_rgmii_tx/byteCnt_reg[2]/C
                         clock pessimism              0.339    13.686    
                         clock uncertainty           -0.071    13.615    
    SLICE_X109Y99        FDCE (Setup_fdce_C_D)        0.032    13.647    i_rgmii_tx/byteCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 1.530ns (53.369%)  route 1.337ns (46.631%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    5.834ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.573     5.834    i_rgmii_tx/iClk
    SLICE_X109Y99        FDCE                                         r  i_rgmii_tx/byteCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.379     6.213 r  i_rgmii_tx/byteCnt_reg[2]/Q
                         net (fo=8, routed)           0.651     6.864    i_rgmii_tx/byteCnt_reg_n_0_[2]
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     7.413 r  i_rgmii_tx/byteCnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.414    i_rgmii_tx/byteCnt_reg[4]_i_2_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.514 r  i_rgmii_tx/byteCnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.514    i_rgmii_tx/byteCnt_reg[8]_i_2_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.771 r  i_rgmii_tx/byteCnt_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.685     8.456    i_rgmii_tx/data0[10]
    SLICE_X109Y101       LUT6 (Prop_lut6_I4_O)        0.245     8.701 r  i_rgmii_tx/byteCnt[10]_i_1/O
                         net (fo=1, routed)           0.000     8.701    i_rgmii_tx/byteCnt[10]_i_1_n_0
    SLICE_X109Y101       FDCE                                         r  i_rgmii_tx/byteCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.568    13.503    i_rgmii_tx/iClk
    SLICE_X109Y101       FDCE                                         r  i_rgmii_tx/byteCnt_reg[10]/C
                         clock pessimism              0.339    13.841    
                         clock uncertainty           -0.071    13.770    
    SLICE_X109Y101       FDCE (Setup_fdce_C_D)        0.030    13.800    i_rgmii_tx/byteCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.694ns (24.414%)  route 2.149ns (75.586%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    5.834ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.573     5.834    i_rgmii_tx/iClk
    SLICE_X109Y99        FDCE                                         r  i_rgmii_tx/byteCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.379     6.213 r  i_rgmii_tx/byteCnt_reg[2]/Q
                         net (fo=8, routed)           0.846     7.060    i_rgmii_tx/byteCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT6 (Prop_lut6_I3_O)        0.105     7.165 f  i_rgmii_tx/FSM_sequential_state[2]_i_8/O
                         net (fo=3, routed)           0.672     7.837    i_rgmii_tx/FSM_sequential_state[2]_i_8_n_0
    SLICE_X107Y100       LUT5 (Prop_lut5_I3_O)        0.105     7.942 f  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.630     8.572    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X109Y101       LUT6 (Prop_lut6_I1_O)        0.105     8.677 r  i_rgmii_tx/byteCnt[11]_i_1/O
                         net (fo=1, routed)           0.000     8.677    i_rgmii_tx/byteCnt[11]_i_1_n_0
    SLICE_X109Y101       FDCE                                         r  i_rgmii_tx/byteCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.568    13.503    i_rgmii_tx/iClk
    SLICE_X109Y101       FDCE                                         r  i_rgmii_tx/byteCnt_reg[11]/C
                         clock pessimism              0.339    13.841    
                         clock uncertainty           -0.071    13.770    
    SLICE_X109Y101       FDCE (Setup_fdce_C_D)        0.032    13.802    i_rgmii_tx/byteCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_rgmii_tx/oTxData_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii_to_rgmii/genblk1[2].ODDR_inst1/D2
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.736%)  route 0.243ns (63.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.637     1.911    i_rgmii_tx/iClk
    SLICE_X110Y99        FDCE                                         r  i_rgmii_tx/oTxData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141     2.052 r  i_rgmii_tx/oTxData_reg[6]/Q
                         net (fo=1, routed)           0.243     2.295    i_gmii_to_rgmii/gmii_td[6]
    OLOGIC_X1Y103        ODDR                                         r  i_gmii_to_rgmii/genblk1[2].ODDR_inst1/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.987     2.542    i_gmii_to_rgmii/gmii_txc
    OLOGIC_X1Y103        ODDR                                         r  i_gmii_to_rgmii/genblk1[2].ODDR_inst1/C
                         clock pessimism             -0.286     2.256    
    OLOGIC_X1Y103        ODDR (Hold_oddr_C_D2)       -0.093     2.163    i_gmii_to_rgmii/genblk1[2].ODDR_inst1
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_rgmii_tx/oTxData_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii_to_rgmii/genblk1[2].ODDR_inst1/D1
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.728%)  route 0.265ns (65.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.637     1.911    i_rgmii_tx/iClk
    SLICE_X110Y99        FDCE                                         r  i_rgmii_tx/oTxData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141     2.052 r  i_rgmii_tx/oTxData_reg[2]/Q
                         net (fo=1, routed)           0.265     2.317    i_gmii_to_rgmii/gmii_td[2]
    OLOGIC_X1Y103        ODDR                                         r  i_gmii_to_rgmii/genblk1[2].ODDR_inst1/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.987     2.542    i_gmii_to_rgmii/gmii_txc
    OLOGIC_X1Y103        ODDR                                         r  i_gmii_to_rgmii/genblk1[2].ODDR_inst1/C
                         clock pessimism             -0.286     2.256    
    OLOGIC_X1Y103        ODDR (Hold_oddr_C_D1)       -0.093     2.163    i_gmii_to_rgmii/genblk1[2].ODDR_inst1
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_rgmii_tx/i_eth_crc32/crc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/i_eth_crc32/crc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.558%)  route 0.102ns (35.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.636     1.910    i_rgmii_tx/i_eth_crc32/iClk
    SLICE_X109Y97        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDCE (Prop_fdce_C_Q)         0.141     2.051 r  i_rgmii_tx/i_eth_crc32/crc_reg[15]/Q
                         net (fo=2, routed)           0.102     2.153    i_rgmii_tx/i_eth_crc32/p_30_in
    SLICE_X108Y97        LUT6 (Prop_lut6_I1_O)        0.045     2.198 r  i_rgmii_tx/i_eth_crc32/crc[23]_i_1/O
                         net (fo=1, routed)           0.000     2.198    i_rgmii_tx/i_eth_crc32/p_1_in[23]
    SLICE_X108Y97        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.906     2.461    i_rgmii_tx/i_eth_crc32/iClk
    SLICE_X108Y97        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[23]/C
                         clock pessimism             -0.538     1.923    
    SLICE_X108Y97        FDCE (Hold_fdce_C_D)         0.121     2.044    i_rgmii_tx/i_eth_crc32/crc_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_rom_tx/m_dat_tdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.646%)  route 0.369ns (72.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.608     1.882    i_rom_tx/CLK
    SLICE_X105Y96        FDCE                                         r  i_rom_tx/m_dat_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDCE (Prop_fdce_C_Q)         0.141     2.023 r  i_rom_tx/m_dat_tdata_reg[2]/Q
                         net (fo=1, routed)           0.369     2.392    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/s_dat_tdata[2]
    RAMB18_X5Y38         FIFO18E1                                     r  i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.918     2.473    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/m_clk
    RAMB18_X5Y38         FIFO18E1                                     r  i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.536     1.937    
    RAMB18_X5Y38         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.296     2.233    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_rgmii_tx/i_eth_crc32/crc_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/i_eth_crc32/crc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.410%)  route 0.086ns (31.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.636     1.910    i_rgmii_tx/i_eth_crc32/iClk
    SLICE_X110Y96        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDCE (Prop_fdce_C_Q)         0.141     2.051 r  i_rgmii_tx/i_eth_crc32/crc_reg[28]/Q
                         net (fo=11, routed)          0.086     2.137    i_rgmii_tx/i_eth_crc32/p_12_in
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.045     2.182 r  i_rgmii_tx/i_eth_crc32/crc[20]_i_1/O
                         net (fo=1, routed)           0.000     2.182    i_rgmii_tx/i_eth_crc32/p_1_in[20]
    SLICE_X111Y96        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.908     2.463    i_rgmii_tx/i_eth_crc32/iClk
    SLICE_X111Y96        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[20]/C
                         clock pessimism             -0.540     1.923    
    SLICE_X111Y96        FDCE (Hold_fdce_C_D)         0.092     2.015    i_rgmii_tx/i_eth_crc32/crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 i_rom_tx/v_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rom_tx/v_idx_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.356%)  route 0.124ns (39.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.609     1.883    i_rom_tx/CLK
    SLICE_X105Y98        FDCE                                         r  i_rom_tx/v_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDCE (Prop_fdce_C_Q)         0.141     2.024 r  i_rom_tx/v_idx_reg[2]/Q
                         net (fo=13, routed)          0.124     2.148    i_rom_tx/v_idx[2]
    SLICE_X104Y98        LUT5 (Prop_lut5_I1_O)        0.048     2.196 r  i_rom_tx/v_idx[4]_i_1/O
                         net (fo=1, routed)           0.000     2.196    i_rom_tx/v_idx_0[4]
    SLICE_X104Y98        FDCE                                         r  i_rom_tx/v_idx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.880     2.435    i_rom_tx/CLK
    SLICE_X104Y98        FDCE                                         r  i_rom_tx/v_idx_reg[4]/C
                         clock pessimism             -0.539     1.896    
    SLICE_X104Y98        FDCE (Hold_fdce_C_D)         0.131     2.027    i_rom_tx/v_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_rom_tx/m_dat_tdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.148ns (31.264%)  route 0.325ns (68.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.608     1.882    i_rom_tx/CLK
    SLICE_X104Y96        FDCE                                         r  i_rom_tx/m_dat_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDCE (Prop_fdce_C_Q)         0.148     2.030 r  i_rom_tx/m_dat_tdata_reg[5]/Q
                         net (fo=1, routed)           0.325     2.355    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/s_dat_tdata[5]
    RAMB18_X5Y38         FIFO18E1                                     r  i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.918     2.473    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/m_clk
    RAMB18_X5Y38         FIFO18E1                                     r  i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.536     1.937    
    RAMB18_X5Y38         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[5])
                                                      0.243     2.180    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_rgmii_tx/i_eth_crc32/crc_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/i_eth_crc32/crc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.988%)  route 0.124ns (40.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.636     1.910    i_rgmii_tx/i_eth_crc32/iClk
    SLICE_X109Y98        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDCE (Prop_fdce_C_Q)         0.141     2.051 r  i_rgmii_tx/i_eth_crc32/crc_reg[25]/Q
                         net (fo=10, routed)          0.124     2.175    i_rgmii_tx/i_eth_crc32/p_4_in
    SLICE_X108Y98        LUT6 (Prop_lut6_I1_O)        0.045     2.220 r  i_rgmii_tx/i_eth_crc32/crc[1]_i_1/O
                         net (fo=1, routed)           0.000     2.220    i_rgmii_tx/i_eth_crc32/p_1_in[1]
    SLICE_X108Y98        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.906     2.461    i_rgmii_tx/i_eth_crc32/iClk
    SLICE_X108Y98        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[1]/C
                         clock pessimism             -0.538     1.923    
    SLICE_X108Y98        FDCE (Hold_fdce_C_D)         0.121     2.044    i_rgmii_tx/i_eth_crc32/crc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_rom_tx/v_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rom_tx/v_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.972%)  route 0.124ns (40.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.609     1.883    i_rom_tx/CLK
    SLICE_X105Y98        FDCE                                         r  i_rom_tx/v_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDCE (Prop_fdce_C_Q)         0.141     2.024 r  i_rom_tx/v_idx_reg[2]/Q
                         net (fo=13, routed)          0.124     2.148    i_rom_tx/v_idx[2]
    SLICE_X104Y98        LUT4 (Prop_lut4_I3_O)        0.045     2.193 r  i_rom_tx/v_idx[3]_i_1/O
                         net (fo=1, routed)           0.000     2.193    i_rom_tx/v_idx_0[3]
    SLICE_X104Y98        FDCE                                         r  i_rom_tx/v_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.880     2.435    i_rom_tx/CLK
    SLICE_X104Y98        FDCE                                         r  i_rom_tx/v_idx_reg[3]/C
                         clock pessimism             -0.539     1.896    
    SLICE_X104Y98        FDCE (Hold_fdce_C_D)         0.121     2.017    i_rom_tx/v_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 i_rgmii_tx/i_eth_crc32/crc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/i_eth_crc32/crc_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.846%)  route 0.125ns (40.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.637     1.911    i_rgmii_tx/i_eth_crc32/iClk
    SLICE_X110Y97        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.141     2.052 r  i_rgmii_tx/i_eth_crc32/crc_reg[7]/Q
                         net (fo=2, routed)           0.125     2.177    i_rgmii_tx/i_eth_crc32/p_22_in
    SLICE_X109Y97        LUT6 (Prop_lut6_I5_O)        0.045     2.222 r  i_rgmii_tx/i_eth_crc32/crc[15]_i_1/O
                         net (fo=1, routed)           0.000     2.222    i_rgmii_tx/i_eth_crc32/p_1_in[15]
    SLICE_X109Y97        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.906     2.461    i_rgmii_tx/i_eth_crc32/iClk
    SLICE_X109Y97        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[15]/C
                         clock pessimism             -0.515     1.946    
    SLICE_X109Y97        FDCE (Hold_fdce_C_D)         0.091     2.037    i_rgmii_tx/i_eth_crc32/crc_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_eth
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mmcme2_base_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.170         8.000       5.830      RAMB18_X5Y38     i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.170         8.000       5.830      RAMB18_X5Y38     i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   clk_eth_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y107    i_gmii_to_rgmii/ODDR_inst0/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y104    i_gmii_to_rgmii/genblk1[0].ODDR_inst1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y105    i_gmii_to_rgmii/genblk1[1].ODDR_inst1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y103    i_gmii_to_rgmii/genblk1[2].ODDR_inst1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y108    i_gmii_to_rgmii/genblk1[3].ODDR_inst1/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X107Y99    i_rgmii_tx/FSM_sequential_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X107Y99    i_rgmii_tx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X107Y99    i_rgmii_tx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y99    i_rgmii_tx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y99    i_rgmii_tx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y99    i_rgmii_tx/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y99    i_rgmii_tx/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y99    i_rgmii_tx/byteCnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y99    i_rgmii_tx/byteCnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X109Y101   i_rgmii_tx/byteCnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X109Y101   i_rgmii_tx/byteCnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X107Y99    i_rgmii_tx/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X107Y99    i_rgmii_tx/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y99    i_rgmii_tx/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y99    i_rgmii_tx/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y99    i_rgmii_tx/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y99    i_rgmii_tx/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y99    i_rgmii_tx/byteCnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y99    i_rgmii_tx/byteCnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X109Y101   i_rgmii_tx/byteCnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X109Y101   i_rgmii_tx/byteCnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.829ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 2.174ns (36.799%)  route 3.734ns (63.201%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.257ns = ( 22.257 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.431     2.510    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.348     2.858 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.028     3.886    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.240     4.126 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.240     4.366    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.105     4.471 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.824     5.296    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y87         LUT3 (Prop_lut3_I2_O)        0.118     5.414 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.834     6.248    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y88         LUT4 (Prop_lut4_I3_O)        0.283     6.531 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.531    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.988 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.988    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.086 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.086    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.351 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.807     8.158    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.260     8.418 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.418    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X29Y89         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.274    22.257    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y89         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.223    22.480    
                         clock uncertainty           -0.302    22.178    
    SLICE_X29Y89         FDRE (Setup_fdre_C_D)        0.069    22.247    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.247    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                 13.829    

Slack (MET) :             14.047ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 2.092ns (36.766%)  route 3.598ns (63.234%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.257ns = ( 22.257 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.431     2.510    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.348     2.858 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.028     3.886    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.240     4.126 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.240     4.366    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.105     4.471 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.824     5.296    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y87         LUT3 (Prop_lut3_I2_O)        0.118     5.414 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.834     6.248    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y88         LUT4 (Prop_lut4_I3_O)        0.283     6.531 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.531    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.988 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.988    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.086 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.086    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.266 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.671     7.937    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.263     8.200 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.200    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X29Y89         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.274    22.257    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y89         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.223    22.480    
                         clock uncertainty           -0.302    22.178    
    SLICE_X29Y89         FDRE (Setup_fdre_C_D)        0.069    22.247    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.247    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                 14.047    

Slack (MET) :             14.061ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 2.086ns (36.755%)  route 3.589ns (63.245%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 22.256 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.431     2.510    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.348     2.858 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.028     3.886    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.240     4.126 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.240     4.366    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.105     4.471 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.824     5.296    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y87         LUT3 (Prop_lut3_I2_O)        0.118     5.414 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.834     6.248    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y88         LUT4 (Prop_lut4_I3_O)        0.283     6.531 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.531    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.988 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.988    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.248 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.662     7.910    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.275     8.185 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.185    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X29Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.273    22.256    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.223    22.479    
                         clock uncertainty           -0.302    22.177    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.069    22.246    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.246    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                 14.061    

Slack (MET) :             14.114ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.895ns (33.705%)  route 3.727ns (66.295%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 22.256 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.431     2.510    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.348     2.858 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.028     3.886    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.240     4.126 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.240     4.366    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.105     4.471 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.824     5.296    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y87         LUT3 (Prop_lut3_I2_O)        0.118     5.414 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.834     6.248    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y88         LUT4 (Prop_lut4_I3_O)        0.283     6.531 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.531    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     7.061 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.800     7.861    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.271     8.132 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.132    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X29Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.273    22.256    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.223    22.479    
                         clock uncertainty           -0.302    22.177    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.069    22.246    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.246    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 14.114    

Slack (MET) :             14.118ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 2.020ns (35.957%)  route 3.598ns (64.043%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 22.256 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.431     2.510    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.348     2.858 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.028     3.886    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.240     4.126 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.240     4.366    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.105     4.471 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.824     5.296    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y87         LUT3 (Prop_lut3_I2_O)        0.118     5.414 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.834     6.248    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y88         LUT4 (Prop_lut4_I3_O)        0.283     6.531 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.531    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.988 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.988    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.188 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.671     7.859    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.269     8.128 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.128    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X29Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.273    22.256    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.223    22.479    
                         clock uncertainty           -0.302    22.177    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.069    22.246    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.246    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 14.118    

Slack (MET) :             14.141ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 2.166ns (38.966%)  route 3.393ns (61.034%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.257ns = ( 22.257 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.431     2.510    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.348     2.858 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.028     3.886    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.240     4.126 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.240     4.366    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.105     4.471 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.824     5.296    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y87         LUT3 (Prop_lut3_I2_O)        0.118     5.414 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.834     6.248    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y88         LUT4 (Prop_lut4_I3_O)        0.283     6.531 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.531    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.988 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.988    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.086 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.086    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.346 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.466     7.812    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.257     8.069 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.069    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X29Y89         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.274    22.257    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y89         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.223    22.480    
                         clock uncertainty           -0.302    22.178    
    SLICE_X29Y89         FDRE (Setup_fdre_C_D)        0.032    22.210    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                 14.141    

Slack (MET) :             14.326ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 1.980ns (36.851%)  route 3.393ns (63.149%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 22.256 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.431     2.510    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.348     2.858 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.028     3.886    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.240     4.126 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.240     4.366    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.105     4.471 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.824     5.296    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y87         LUT3 (Prop_lut3_I2_O)        0.118     5.414 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.834     6.248    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y88         LUT4 (Prop_lut4_I3_O)        0.283     6.531 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.531    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.988 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.988    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.168 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.466     7.634    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.249     7.883 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     7.883    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X29Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.273    22.256    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.223    22.479    
                         clock uncertainty           -0.302    22.177    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.032    22.209    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.209    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                 14.326    

Slack (MET) :             14.344ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.102ns (39.262%)  route 3.252ns (60.738%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.257ns = ( 22.257 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.431     2.510    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.348     2.858 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.028     3.886    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.240     4.126 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.240     4.366    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.105     4.471 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.824     5.296    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y87         LUT3 (Prop_lut3_I2_O)        0.118     5.414 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.834     6.248    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y88         LUT4 (Prop_lut4_I3_O)        0.283     6.531 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.531    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.988 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.988    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.086 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.086    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.286 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.325     7.611    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.253     7.864 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     7.864    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X29Y89         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.274    22.257    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y89         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.223    22.480    
                         clock uncertainty           -0.302    22.178    
    SLICE_X29Y89         FDRE (Setup_fdre_C_D)        0.030    22.208    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         22.208    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                 14.344    

Slack (MET) :             14.379ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 2.066ns (38.827%)  route 3.255ns (61.173%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 22.256 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.431     2.510    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.348     2.858 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.028     3.886    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.240     4.126 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.240     4.366    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.105     4.471 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.824     5.296    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y87         LUT3 (Prop_lut3_I2_O)        0.118     5.414 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.834     6.248    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y88         LUT4 (Prop_lut4_I3_O)        0.283     6.531 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.531    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.988 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.988    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.253 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.328     7.581    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.250     7.831 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     7.831    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X29Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.273    22.256    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.223    22.479    
                         clock uncertainty           -0.302    22.177    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.033    22.210    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                 14.379    

Slack (MET) :             14.390ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 0.903ns (18.886%)  route 3.878ns (81.114%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 22.214 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.431     2.510    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.348     2.858 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.028     3.886    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.240     4.126 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.240     4.366    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.105     4.471 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.717     5.189    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.105     5.294 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1__0/O
                         net (fo=28, routed)          1.471     6.764    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1
    SLICE_X38Y84         LUT2 (Prop_lut2_I0_O)        0.105     6.869 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.422     7.291    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]_1
    SLICE_X38Y85         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.231    22.214    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X38Y85         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.192    22.406    
                         clock uncertainty           -0.302    22.104    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.423    21.681    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.681    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                 14.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.106%)  route 0.118ns (47.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.556     0.892    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y89         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.118     1.137    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X32Y89         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.823     1.189    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y89         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.055    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.027%)  route 0.172ns (54.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.558     0.894    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y93         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.172     1.207    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y94         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.825     1.191    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.907%)  route 0.116ns (45.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.556     0.892    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y89         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.116     1.148    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X32Y89         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.823     1.189    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y89         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.556     0.892    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y89         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.167     1.200    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y89         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.823     1.189    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.088    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.867%)  route 0.173ns (55.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.557     0.893    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y91         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.173     1.207    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y91         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.824     1.190    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.559     0.895    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y98         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.091    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X35Y98         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.826     1.192    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y98         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.895    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.075     0.970    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.557     0.893    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y91         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.111     1.145    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X34Y91         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.824     1.190    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.577     0.913    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.111     1.165    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X30Y98         SRL16E                                       r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.845     1.211    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.043    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.559     0.895    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y98         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.101    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/p_1_in
    SLICE_X35Y98         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.826     1.192    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y98         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.297     0.895    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.078     0.973    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.912%)  route 0.170ns (57.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.557     0.893    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.170     1.191    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X32Y92         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.824     1.190    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.056    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y89    bd_base_i/key/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y89    bd_base_i/key/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y90    bd_base_i/key/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y90    bd_base_i/key/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X41Y91    bd_base_i/key/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y90    bd_base_i/key/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X41Y91    bd_base_i/key/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X41Y91    bd_base_i/key/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y91    bd_base_i/key/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y89    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y89    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y89    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y89    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y90    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y90    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y91    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y91    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y89    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y89    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y89    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y89    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y90    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y90    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y91    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y91    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_eth
  To Clock:  VIRTUAL_clk_eth

Setup :            5  Failing Endpoints,  Worst Slack       -8.004ns,  Total Violation      -39.983ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.004ns  (required time - arrival time)
  Source:                 i_gmii_to_rgmii/genblk1[2].ODDR_inst1/C
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by VIRTUAL_clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             VIRTUAL_clk_eth
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (VIRTUAL_clk_eth fall@4.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 3.746ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -6.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.778     6.039    i_gmii_to_rgmii/gmii_txc
    OLOGIC_X1Y103        ODDR                                         r  i_gmii_to_rgmii/genblk1[2].ODDR_inst1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.418     6.457 r  i_gmii_to_rgmii/genblk1[2].ODDR_inst1/Q
                         net (fo=1, routed)           0.001     6.458    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.328     9.787 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.787    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_eth fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.217     3.783    
                         output delay                -2.000     1.783    
  -------------------------------------------------------------------
                         required time                          1.783    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                 -8.004    

Slack (VIOLATED) :        -8.002ns  (required time - arrival time)
  Source:                 i_gmii_to_rgmii/genblk1[0].ODDR_inst1/C
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by VIRTUAL_clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             VIRTUAL_clk_eth
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (VIRTUAL_clk_eth fall@4.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 3.745ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -6.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.778     6.039    i_gmii_to_rgmii/gmii_txc
    OLOGIC_X1Y104        ODDR                                         r  i_gmii_to_rgmii/genblk1[0].ODDR_inst1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.418     6.457 r  i_gmii_to_rgmii/genblk1[0].ODDR_inst1/Q
                         net (fo=1, routed)           0.001     6.458    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.327     9.785 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.785    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_eth fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.217     3.783    
                         output delay                -2.000     1.783    
  -------------------------------------------------------------------
                         required time                          1.783    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 -8.002    

Slack (VIOLATED) :        -7.994ns  (required time - arrival time)
  Source:                 i_gmii_to_rgmii/genblk1[3].ODDR_inst1/C
                            (falling edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by VIRTUAL_clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             VIRTUAL_clk_eth
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (VIRTUAL_clk_eth rise@8.000ns - clk_eth fall@4.000ns)
  Data Path Delay:        3.740ns  (logic 3.739ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -6.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    6.037ns = ( 10.037 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.776    10.037    i_gmii_to_rgmii/gmii_txc
    OLOGIC_X1Y108        ODDR                                         f  i_gmii_to_rgmii/genblk1[3].ODDR_inst1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.418    10.455 r  i_gmii_to_rgmii/genblk1[3].ODDR_inst1/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         3.321    13.777 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.777    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_eth rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.217     7.783    
                         output delay                -2.000     5.783    
  -------------------------------------------------------------------
                         required time                          5.783    
                         arrival time                         -13.777    
  -------------------------------------------------------------------
                         slack                                 -7.994    

Slack (VIOLATED) :        -7.992ns  (required time - arrival time)
  Source:                 i_gmii_to_rgmii/ODDR_inst0/C
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by VIRTUAL_clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             VIRTUAL_clk_eth
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (VIRTUAL_clk_eth fall@4.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -6.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.776     6.037    i_gmii_to_rgmii/gmii_txc
    OLOGIC_X1Y107        ODDR                                         r  i_gmii_to_rgmii/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.418     6.455 r  i_gmii_to_rgmii/ODDR_inst0/Q
                         net (fo=1, routed)           0.001     6.456    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.318     9.774 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     9.774    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_eth fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.217     3.783    
                         output delay                -2.000     1.783    
  -------------------------------------------------------------------
                         required time                          1.783    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                 -7.992    

Slack (VIOLATED) :        -7.991ns  (required time - arrival time)
  Source:                 i_gmii_to_rgmii/genblk1[1].ODDR_inst1/C
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by VIRTUAL_clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             VIRTUAL_clk_eth
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (VIRTUAL_clk_eth fall@4.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -6.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.776     6.037    i_gmii_to_rgmii/gmii_txc
    OLOGIC_X1Y105        ODDR                                         r  i_gmii_to_rgmii/genblk1[1].ODDR_inst1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.418     6.455 r  i_gmii_to_rgmii/genblk1[1].ODDR_inst1/Q
                         net (fo=1, routed)           0.001     6.456    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         3.318     9.774 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.774    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_eth fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.217     3.783    
                         output delay                -2.000     1.783    
  -------------------------------------------------------------------
                         required time                          1.783    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                 -7.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.217ns  (arrival time - required time)
  Source:                 i_gmii_to_rgmii/genblk1[1].ODDR_inst1/C
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by VIRTUAL_clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             VIRTUAL_clk_eth
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 1.450ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.709     1.983    i_gmii_to_rgmii/gmii_txc
    OLOGIC_X1Y105        ODDR                                         r  i_gmii_to_rgmii/genblk1[1].ODDR_inst1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.177     2.160 r  i_gmii_to_rgmii/genblk1[1].ODDR_inst1/Q
                         net (fo=1, routed)           0.001     2.161    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.273     3.434 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.434    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_eth rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.217     0.217    
                         output delay                -0.000     0.217    
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.217ns  (arrival time - required time)
  Source:                 i_gmii_to_rgmii/ODDR_inst0/C
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by VIRTUAL_clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             VIRTUAL_clk_eth
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 1.450ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.709     1.983    i_gmii_to_rgmii/gmii_txc
    OLOGIC_X1Y107        ODDR                                         r  i_gmii_to_rgmii/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.177     2.160 r  i_gmii_to_rgmii/ODDR_inst0/Q
                         net (fo=1, routed)           0.001     2.161    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.434 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     3.434    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_eth rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.217     0.217    
                         output delay                -0.000     0.217    
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.219ns  (arrival time - required time)
  Source:                 i_gmii_to_rgmii/genblk1[3].ODDR_inst1/C
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by VIRTUAL_clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             VIRTUAL_clk_eth
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 1.452ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.709     1.983    i_gmii_to_rgmii/gmii_txc
    OLOGIC_X1Y108        ODDR                                         r  i_gmii_to_rgmii/genblk1[3].ODDR_inst1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.177     2.160 r  i_gmii_to_rgmii/genblk1[3].ODDR_inst1/Q
                         net (fo=1, routed)           0.001     2.161    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         1.275     3.437 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.437    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_eth rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.217     0.217    
                         output delay                -0.000     0.217    
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  3.219    

Slack (MET) :             3.226ns  (arrival time - required time)
  Source:                 i_gmii_to_rgmii/genblk1[0].ODDR_inst1/C
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by VIRTUAL_clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             VIRTUAL_clk_eth
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 1.458ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.710     1.984    i_gmii_to_rgmii/gmii_txc
    OLOGIC_X1Y104        ODDR                                         r  i_gmii_to_rgmii/genblk1[0].ODDR_inst1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.177     2.161 r  i_gmii_to_rgmii/genblk1[0].ODDR_inst1/Q
                         net (fo=1, routed)           0.001     2.162    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.444 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.444    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_eth rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.217     0.217    
                         output delay                -0.000     0.217    
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  3.226    

Slack (MET) :             3.228ns  (arrival time - required time)
  Source:                 i_gmii_to_rgmii/genblk1[2].ODDR_inst1/C
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by VIRTUAL_clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             VIRTUAL_clk_eth
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 1.460ns (99.932%)  route 0.001ns (0.068%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.710     1.984    i_gmii_to_rgmii/gmii_txc
    OLOGIC_X1Y103        ODDR                                         r  i_gmii_to_rgmii/genblk1[2].ODDR_inst1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.177     2.161 r  i_gmii_to_rgmii/genblk1[2].ODDR_inst1/Q
                         net (fo=1, routed)           0.001     2.162    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.446 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.446    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_eth rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.217     0.217    
                         output delay                -0.000     0.217    
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  3.228    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_tri_i[0]
                            (input port)
  Destination:            bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.489ns  (logic 1.407ns (31.344%)  route 3.082ns (68.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  key_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    key_tri_i[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  key_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.082     4.489    bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X42Y86         FDRE                                         r  bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.231     2.214    bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y86         FDRE                                         r  bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.341ns  (logic 0.105ns (7.830%)  route 1.236ns (92.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.236     1.236    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y97         LUT1 (Prop_lut1_I0_O)        0.105     1.341 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.341    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y97         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.236     2.219    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y97         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.045ns (7.031%)  route 0.595ns (92.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.595     0.595    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y97         LUT1 (Prop_lut1_I0_O)        0.045     0.640 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.640    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y97         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.826     1.192    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y97         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 key_tri_i[0]
                            (input port)
  Destination:            bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.244ns (12.475%)  route 1.712ns (87.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  key_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    key_tri_i[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  key_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.712     1.956    bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X42Y86         FDRE                                         r  bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.819     1.185    bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y86         FDRE                                         r  bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   10.000    10.000 f  
    N18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    11.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    12.502    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077    12.579 f  mmcme2_base_inst/CLKFBOUT
                         net (fo=1, routed)           0.012    12.591    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  mmcme2_base_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.724    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  mmcme2_base_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_eth
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/CLKOUT1
                            (clock source 'clk_eth'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.836ns  (logic 3.426ns (43.719%)  route 4.410ns (56.281%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         2.813    11.075    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341    14.415 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    14.415    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/CLKOUT1
                            (clock source 'clk_eth'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.322ns (48.554%)  route 1.400ns (51.446%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.871     2.146    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         1.296     3.441 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000     3.441    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.495ns  (logic 3.658ns (48.812%)  route 3.836ns (51.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.387     2.466    bd_base_i/led/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  bd_base_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.379     2.845 r  bd_base_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           3.836     6.681    led_tri_o_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         3.279     9.961 r  led_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.961    led_tri_o[0]
    R16                                                               r  led_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.126ns  (logic 1.376ns (44.005%)  route 1.750ns (55.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.554     0.890    bd_base_i/led/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  bd_base_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  bd_base_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.750     2.781    led_tri_o_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         1.235     4.016 r  led_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.016    led_tri_o[0]
    R16                                                               r  led_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





