# MIPSüñ•Ô∏è‚öôÔ∏è

A VHDL implementation of the MIPS (Microprocessor without Interlocked Pipeline Stages) architecture.

## Description

This project provides a VHDL implementation of the MIPS architecture. MIPS is a RISC (Reduced Instruction Set Computing) architecture. The VHDL implementation aims to provide a simplified version of the MIPS processor

## Features

- **32-bit architecture**: Implements a 32-bit MIPS processor.
- **Instruction set**: Supports a subset of the MIPS instruction set.
- **Pipeline**: Includes a basic pipeline structure.
- **Simulation**: Testbenches are provided for simulation purposes.

## Getting Started

### Prerequisites

- VHDL simulator (e.g., ModelSim, GHDL)
- VHDL synthesis tool (optional, for FPGA implementation)

### Installation

1. Clone the repository:

   ```bash
   git clone https://github.com/fleseriurares/MIPS.git
   cd MIPS
   ```

2. Open the project in your VHDL simulator or synthesis tool.

### Usage

1. Compile the VHDL source files.
2. Run the testbenches to simulate the MIPS processor.
3. Analyze the simulation results to verify correct functionality.
