
MsgQueue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051e4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08005384  08005384  00015384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053c0  080053c0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080053c0  080053c0  000153c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080053c8  080053c8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053c8  080053c8  000153c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080053cc  080053cc  000153cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080053d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000049f4  2000000c  080053dc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004a00  080053dc  00024a00  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016801  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002bde  00000000  00000000  0003683d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001278  00000000  00000000  00039420  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001140  00000000  00000000  0003a698  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003616  00000000  00000000  0003b7d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e265  00000000  00000000  0003edee  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000957e3  00000000  00000000  0004d053  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e2836  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d98  00000000  00000000  000e28b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000000c 	.word	0x2000000c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800536c 	.word	0x0800536c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000010 	.word	0x20000010
 80001dc:	0800536c 	.word	0x0800536c

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b972 	b.w	80004dc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	4688      	mov	r8, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14b      	bne.n	80002b6 <__udivmoddi4+0xa6>
 800021e:	428a      	cmp	r2, r1
 8000220:	4615      	mov	r5, r2
 8000222:	d967      	bls.n	80002f4 <__udivmoddi4+0xe4>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0720 	rsb	r7, r2, #32
 800022e:	fa01 f302 	lsl.w	r3, r1, r2
 8000232:	fa20 f707 	lsr.w	r7, r0, r7
 8000236:	4095      	lsls	r5, r2
 8000238:	ea47 0803 	orr.w	r8, r7, r3
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbb8 f7fe 	udiv	r7, r8, lr
 8000248:	fa1f fc85 	uxth.w	ip, r5
 800024c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000250:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000254:	fb07 f10c 	mul.w	r1, r7, ip
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18eb      	adds	r3, r5, r3
 800025e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000262:	f080 811b 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8118 	bls.w	800049c <__udivmoddi4+0x28c>
 800026c:	3f02      	subs	r7, #2
 800026e:	442b      	add	r3, r5
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0fe 	udiv	r0, r3, lr
 8000278:	fb0e 3310 	mls	r3, lr, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fc0c 	mul.w	ip, r0, ip
 8000284:	45a4      	cmp	ip, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	192c      	adds	r4, r5, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295
 800028e:	f080 8107 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000292:	45a4      	cmp	ip, r4
 8000294:	f240 8104 	bls.w	80004a0 <__udivmoddi4+0x290>
 8000298:	3802      	subs	r0, #2
 800029a:	442c      	add	r4, r5
 800029c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a0:	eba4 040c 	sub.w	r4, r4, ip
 80002a4:	2700      	movs	r7, #0
 80002a6:	b11e      	cbz	r6, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c6 4300 	strd	r4, r3, [r6]
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0xbe>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80eb 	beq.w	8000496 <__udivmoddi4+0x286>
 80002c0:	2700      	movs	r7, #0
 80002c2:	e9c6 0100 	strd	r0, r1, [r6]
 80002c6:	4638      	mov	r0, r7
 80002c8:	4639      	mov	r1, r7
 80002ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ce:	fab3 f783 	clz	r7, r3
 80002d2:	2f00      	cmp	r7, #0
 80002d4:	d147      	bne.n	8000366 <__udivmoddi4+0x156>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xd0>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fa 	bhi.w	80004d4 <__udivmoddi4+0x2c4>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb61 0303 	sbc.w	r3, r1, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	4698      	mov	r8, r3
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d0e0      	beq.n	80002b0 <__udivmoddi4+0xa0>
 80002ee:	e9c6 4800 	strd	r4, r8, [r6]
 80002f2:	e7dd      	b.n	80002b0 <__udivmoddi4+0xa0>
 80002f4:	b902      	cbnz	r2, 80002f8 <__udivmoddi4+0xe8>
 80002f6:	deff      	udf	#255	; 0xff
 80002f8:	fab2 f282 	clz	r2, r2
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f040 808f 	bne.w	8000420 <__udivmoddi4+0x210>
 8000302:	1b49      	subs	r1, r1, r5
 8000304:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000308:	fa1f f885 	uxth.w	r8, r5
 800030c:	2701      	movs	r7, #1
 800030e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fb0e 111c 	mls	r1, lr, ip, r1
 8000318:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800031c:	fb08 f10c 	mul.w	r1, r8, ip
 8000320:	4299      	cmp	r1, r3
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x124>
 8000324:	18eb      	adds	r3, r5, r3
 8000326:	f10c 30ff 	add.w	r0, ip, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4299      	cmp	r1, r3
 800032e:	f200 80cd 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 8000332:	4684      	mov	ip, r0
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb1 f0fe 	udiv	r0, r1, lr
 800033c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000344:	fb08 f800 	mul.w	r8, r8, r0
 8000348:	45a0      	cmp	r8, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x14c>
 800034c:	192c      	adds	r4, r5, r4
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x14a>
 8000354:	45a0      	cmp	r8, r4
 8000356:	f200 80b6 	bhi.w	80004c6 <__udivmoddi4+0x2b6>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 0408 	sub.w	r4, r4, r8
 8000360:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000364:	e79f      	b.n	80002a6 <__udivmoddi4+0x96>
 8000366:	f1c7 0c20 	rsb	ip, r7, #32
 800036a:	40bb      	lsls	r3, r7
 800036c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000370:	ea4e 0e03 	orr.w	lr, lr, r3
 8000374:	fa01 f407 	lsl.w	r4, r1, r7
 8000378:	fa20 f50c 	lsr.w	r5, r0, ip
 800037c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000380:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000384:	4325      	orrs	r5, r4
 8000386:	fbb3 f9f8 	udiv	r9, r3, r8
 800038a:	0c2c      	lsrs	r4, r5, #16
 800038c:	fb08 3319 	mls	r3, r8, r9, r3
 8000390:	fa1f fa8e 	uxth.w	sl, lr
 8000394:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000398:	fb09 f40a 	mul.w	r4, r9, sl
 800039c:	429c      	cmp	r4, r3
 800039e:	fa02 f207 	lsl.w	r2, r2, r7
 80003a2:	fa00 f107 	lsl.w	r1, r0, r7
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1e 0303 	adds.w	r3, lr, r3
 80003ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80003b0:	f080 8087 	bcs.w	80004c2 <__udivmoddi4+0x2b2>
 80003b4:	429c      	cmp	r4, r3
 80003b6:	f240 8084 	bls.w	80004c2 <__udivmoddi4+0x2b2>
 80003ba:	f1a9 0902 	sub.w	r9, r9, #2
 80003be:	4473      	add	r3, lr
 80003c0:	1b1b      	subs	r3, r3, r4
 80003c2:	b2ad      	uxth	r5, r5
 80003c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c8:	fb08 3310 	mls	r3, r8, r0, r3
 80003cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003d4:	45a2      	cmp	sl, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1e 0404 	adds.w	r4, lr, r4
 80003dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e0:	d26b      	bcs.n	80004ba <__udivmoddi4+0x2aa>
 80003e2:	45a2      	cmp	sl, r4
 80003e4:	d969      	bls.n	80004ba <__udivmoddi4+0x2aa>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4474      	add	r4, lr
 80003ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003ee:	fba0 8902 	umull	r8, r9, r0, r2
 80003f2:	eba4 040a 	sub.w	r4, r4, sl
 80003f6:	454c      	cmp	r4, r9
 80003f8:	46c2      	mov	sl, r8
 80003fa:	464b      	mov	r3, r9
 80003fc:	d354      	bcc.n	80004a8 <__udivmoddi4+0x298>
 80003fe:	d051      	beq.n	80004a4 <__udivmoddi4+0x294>
 8000400:	2e00      	cmp	r6, #0
 8000402:	d069      	beq.n	80004d8 <__udivmoddi4+0x2c8>
 8000404:	ebb1 050a 	subs.w	r5, r1, sl
 8000408:	eb64 0403 	sbc.w	r4, r4, r3
 800040c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000410:	40fd      	lsrs	r5, r7
 8000412:	40fc      	lsrs	r4, r7
 8000414:	ea4c 0505 	orr.w	r5, ip, r5
 8000418:	e9c6 5400 	strd	r5, r4, [r6]
 800041c:	2700      	movs	r7, #0
 800041e:	e747      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f703 	lsr.w	r7, r0, r3
 8000428:	4095      	lsls	r5, r2
 800042a:	fa01 f002 	lsl.w	r0, r1, r2
 800042e:	fa21 f303 	lsr.w	r3, r1, r3
 8000432:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000436:	4338      	orrs	r0, r7
 8000438:	0c01      	lsrs	r1, r0, #16
 800043a:	fbb3 f7fe 	udiv	r7, r3, lr
 800043e:	fa1f f885 	uxth.w	r8, r5
 8000442:	fb0e 3317 	mls	r3, lr, r7, r3
 8000446:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044a:	fb07 f308 	mul.w	r3, r7, r8
 800044e:	428b      	cmp	r3, r1
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x256>
 8000456:	1869      	adds	r1, r5, r1
 8000458:	f107 3cff 	add.w	ip, r7, #4294967295
 800045c:	d22f      	bcs.n	80004be <__udivmoddi4+0x2ae>
 800045e:	428b      	cmp	r3, r1
 8000460:	d92d      	bls.n	80004be <__udivmoddi4+0x2ae>
 8000462:	3f02      	subs	r7, #2
 8000464:	4429      	add	r1, r5
 8000466:	1acb      	subs	r3, r1, r3
 8000468:	b281      	uxth	r1, r0
 800046a:	fbb3 f0fe 	udiv	r0, r3, lr
 800046e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb00 f308 	mul.w	r3, r0, r8
 800047a:	428b      	cmp	r3, r1
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x27e>
 800047e:	1869      	adds	r1, r5, r1
 8000480:	f100 3cff 	add.w	ip, r0, #4294967295
 8000484:	d217      	bcs.n	80004b6 <__udivmoddi4+0x2a6>
 8000486:	428b      	cmp	r3, r1
 8000488:	d915      	bls.n	80004b6 <__udivmoddi4+0x2a6>
 800048a:	3802      	subs	r0, #2
 800048c:	4429      	add	r1, r5
 800048e:	1ac9      	subs	r1, r1, r3
 8000490:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000494:	e73b      	b.n	800030e <__udivmoddi4+0xfe>
 8000496:	4637      	mov	r7, r6
 8000498:	4630      	mov	r0, r6
 800049a:	e709      	b.n	80002b0 <__udivmoddi4+0xa0>
 800049c:	4607      	mov	r7, r0
 800049e:	e6e7      	b.n	8000270 <__udivmoddi4+0x60>
 80004a0:	4618      	mov	r0, r3
 80004a2:	e6fb      	b.n	800029c <__udivmoddi4+0x8c>
 80004a4:	4541      	cmp	r1, r8
 80004a6:	d2ab      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004ac:	eb69 020e 	sbc.w	r2, r9, lr
 80004b0:	3801      	subs	r0, #1
 80004b2:	4613      	mov	r3, r2
 80004b4:	e7a4      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b6:	4660      	mov	r0, ip
 80004b8:	e7e9      	b.n	800048e <__udivmoddi4+0x27e>
 80004ba:	4618      	mov	r0, r3
 80004bc:	e795      	b.n	80003ea <__udivmoddi4+0x1da>
 80004be:	4667      	mov	r7, ip
 80004c0:	e7d1      	b.n	8000466 <__udivmoddi4+0x256>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e77c      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c6:	3802      	subs	r0, #2
 80004c8:	442c      	add	r4, r5
 80004ca:	e747      	b.n	800035c <__udivmoddi4+0x14c>
 80004cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d0:	442b      	add	r3, r5
 80004d2:	e72f      	b.n	8000334 <__udivmoddi4+0x124>
 80004d4:	4638      	mov	r0, r7
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xda>
 80004d8:	4637      	mov	r7, r6
 80004da:	e6e9      	b.n	80002b0 <__udivmoddi4+0xa0>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <Init_MsgQueue>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int Init_MsgQueue (void) {
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0

  mid_MsgQueue = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(MSGQUEUE_OBJ_t), NULL);
 80004e4:	2200      	movs	r2, #0
 80004e6:	2121      	movs	r1, #33	; 0x21
 80004e8:	2010      	movs	r0, #16
 80004ea:	f002 f91d 	bl	8002728 <osMessageQueueNew>
 80004ee:	4602      	mov	r2, r0
 80004f0:	4b11      	ldr	r3, [pc, #68]	; (8000538 <Init_MsgQueue+0x58>)
 80004f2:	601a      	str	r2, [r3, #0]
  if (mid_MsgQueue == NULL) {
    ; // Message Queue object not created, handle failure
  }

  tid_Thread_MsgQueue1 = osThreadNew(Thread_MsgQueue1, NULL, NULL);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2100      	movs	r1, #0
 80004f8:	4810      	ldr	r0, [pc, #64]	; (800053c <Init_MsgQueue+0x5c>)
 80004fa:	f002 f80b 	bl	8002514 <osThreadNew>
 80004fe:	4602      	mov	r2, r0
 8000500:	4b0f      	ldr	r3, [pc, #60]	; (8000540 <Init_MsgQueue+0x60>)
 8000502:	601a      	str	r2, [r3, #0]
  if (tid_Thread_MsgQueue1 == NULL) {
 8000504:	4b0e      	ldr	r3, [pc, #56]	; (8000540 <Init_MsgQueue+0x60>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d102      	bne.n	8000512 <Init_MsgQueue+0x32>
    return(-1);
 800050c:	f04f 33ff 	mov.w	r3, #4294967295
 8000510:	e00f      	b.n	8000532 <Init_MsgQueue+0x52>
  }
  tid_Thread_MsgQueue2 = osThreadNew(Thread_MsgQueue2, NULL, NULL);
 8000512:	2200      	movs	r2, #0
 8000514:	2100      	movs	r1, #0
 8000516:	480b      	ldr	r0, [pc, #44]	; (8000544 <Init_MsgQueue+0x64>)
 8000518:	f001 fffc 	bl	8002514 <osThreadNew>
 800051c:	4602      	mov	r2, r0
 800051e:	4b0a      	ldr	r3, [pc, #40]	; (8000548 <Init_MsgQueue+0x68>)
 8000520:	601a      	str	r2, [r3, #0]
  if (tid_Thread_MsgQueue2 == NULL) {
 8000522:	4b09      	ldr	r3, [pc, #36]	; (8000548 <Init_MsgQueue+0x68>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	2b00      	cmp	r3, #0
 8000528:	d102      	bne.n	8000530 <Init_MsgQueue+0x50>
    return(-1);
 800052a:	f04f 33ff 	mov.w	r3, #4294967295
 800052e:	e000      	b.n	8000532 <Init_MsgQueue+0x52>
  }

  return(0);
 8000530:	2300      	movs	r3, #0
}
 8000532:	4618      	mov	r0, r3
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	20004930 	.word	0x20004930
 800053c:	08000789 	.word	0x08000789
 8000540:	20004938 	.word	0x20004938
 8000544:	080007c9 	.word	0x080007c9
 8000548:	20004934 	.word	0x20004934

0800054c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b08e      	sub	sp, #56	; 0x38
 8000550:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000552:	f000 fae3 	bl	8000b1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000556:	f000 f825 	bl	80005a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800055a:	f000 f8b5 	bl	80006c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800055e:	f000 f889 	bl	8000674 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  osKernelInitialize();
 8000562:	f001 ff6f 	bl	8002444 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  Init_MsgQueue();
 8000566:	f7ff ffbb 	bl	80004e0 <Init_MsgQueue>
  /* USER CODE BEGIN RTOS_THREADS */

    char txData[50]= "";;
 800056a:	2300      	movs	r3, #0
 800056c:	607b      	str	r3, [r7, #4]
 800056e:	f107 0308 	add.w	r3, r7, #8
 8000572:	222e      	movs	r2, #46	; 0x2e
 8000574:	2100      	movs	r1, #0
 8000576:	4618      	mov	r0, r3
 8000578:	f004 feef 	bl	800535a <memset>
    sprintf(txData, "%s", "inicio\r\n");
 800057c:	1d3b      	adds	r3, r7, #4
 800057e:	4a07      	ldr	r2, [pc, #28]	; (800059c <main+0x50>)
 8000580:	ca07      	ldmia	r2, {r0, r1, r2}
 8000582:	c303      	stmia	r3!, {r0, r1}
 8000584:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit(&huart2, (uint8_t *) txData, sizeof(txData),1000);
 8000586:	1d39      	adds	r1, r7, #4
 8000588:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800058c:	2232      	movs	r2, #50	; 0x32
 800058e:	4804      	ldr	r0, [pc, #16]	; (80005a0 <main+0x54>)
 8000590:	f001 fc6b 	bl	8001e6a <HAL_UART_Transmit>
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000594:	f001 ff8a 	bl	80024ac <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000598:	e7fe      	b.n	8000598 <main+0x4c>
 800059a:	bf00      	nop
 800059c:	08005384 	.word	0x08005384
 80005a0:	2000493c 	.word	0x2000493c

080005a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b094      	sub	sp, #80	; 0x50
 80005a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005aa:	f107 0320 	add.w	r3, r7, #32
 80005ae:	2230      	movs	r2, #48	; 0x30
 80005b0:	2100      	movs	r1, #0
 80005b2:	4618      	mov	r0, r3
 80005b4:	f004 fed1 	bl	800535a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b8:	f107 030c 	add.w	r3, r7, #12
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
 80005c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c8:	2300      	movs	r3, #0
 80005ca:	60bb      	str	r3, [r7, #8]
 80005cc:	4b27      	ldr	r3, [pc, #156]	; (800066c <SystemClock_Config+0xc8>)
 80005ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005d0:	4a26      	ldr	r2, [pc, #152]	; (800066c <SystemClock_Config+0xc8>)
 80005d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005d6:	6413      	str	r3, [r2, #64]	; 0x40
 80005d8:	4b24      	ldr	r3, [pc, #144]	; (800066c <SystemClock_Config+0xc8>)
 80005da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005e0:	60bb      	str	r3, [r7, #8]
 80005e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005e4:	2300      	movs	r3, #0
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	4b21      	ldr	r3, [pc, #132]	; (8000670 <SystemClock_Config+0xcc>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a20      	ldr	r2, [pc, #128]	; (8000670 <SystemClock_Config+0xcc>)
 80005ee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80005f2:	6013      	str	r3, [r2, #0]
 80005f4:	4b1e      	ldr	r3, [pc, #120]	; (8000670 <SystemClock_Config+0xcc>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005fc:	607b      	str	r3, [r7, #4]
 80005fe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000600:	2301      	movs	r3, #1
 8000602:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000604:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000608:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800060a:	2302      	movs	r3, #2
 800060c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800060e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000612:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000614:	2304      	movs	r3, #4
 8000616:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000618:	2364      	movs	r3, #100	; 0x64
 800061a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800061c:	2302      	movs	r3, #2
 800061e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000620:	2304      	movs	r3, #4
 8000622:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000624:	f107 0320 	add.w	r3, r7, #32
 8000628:	4618      	mov	r0, r3
 800062a:	f000 fd51 	bl	80010d0 <HAL_RCC_OscConfig>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000634:	f000 f91a 	bl	800086c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000638:	230f      	movs	r3, #15
 800063a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063c:	2302      	movs	r3, #2
 800063e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000640:	2300      	movs	r3, #0
 8000642:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000644:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000648:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800064a:	2300      	movs	r3, #0
 800064c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800064e:	f107 030c 	add.w	r3, r7, #12
 8000652:	2103      	movs	r1, #3
 8000654:	4618      	mov	r0, r3
 8000656:	f000 ff7d 	bl	8001554 <HAL_RCC_ClockConfig>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000660:	f000 f904 	bl	800086c <Error_Handler>
  }
}
 8000664:	bf00      	nop
 8000666:	3750      	adds	r7, #80	; 0x50
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	40023800 	.word	0x40023800
 8000670:	40007000 	.word	0x40007000

08000674 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000678:	4b11      	ldr	r3, [pc, #68]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 800067a:	4a12      	ldr	r2, [pc, #72]	; (80006c4 <MX_USART2_UART_Init+0x50>)
 800067c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800067e:	4b10      	ldr	r3, [pc, #64]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 8000680:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000684:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000686:	4b0e      	ldr	r3, [pc, #56]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 8000688:	2200      	movs	r2, #0
 800068a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800068c:	4b0c      	ldr	r3, [pc, #48]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 800068e:	2200      	movs	r2, #0
 8000690:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000692:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 8000694:	2200      	movs	r2, #0
 8000696:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000698:	4b09      	ldr	r3, [pc, #36]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 800069a:	220c      	movs	r2, #12
 800069c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800069e:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006a4:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006aa:	4805      	ldr	r0, [pc, #20]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 80006ac:	f001 fb90 	bl	8001dd0 <HAL_UART_Init>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006b6:	f000 f8d9 	bl	800086c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	2000493c 	.word	0x2000493c
 80006c4:	40004400 	.word	0x40004400

080006c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b088      	sub	sp, #32
 80006cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ce:	f107 030c 	add.w	r3, r7, #12
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
 80006d6:	605a      	str	r2, [r3, #4]
 80006d8:	609a      	str	r2, [r3, #8]
 80006da:	60da      	str	r2, [r3, #12]
 80006dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	60bb      	str	r3, [r7, #8]
 80006e2:	4b26      	ldr	r3, [pc, #152]	; (800077c <MX_GPIO_Init+0xb4>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e6:	4a25      	ldr	r2, [pc, #148]	; (800077c <MX_GPIO_Init+0xb4>)
 80006e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006ec:	6313      	str	r3, [r2, #48]	; 0x30
 80006ee:	4b23      	ldr	r3, [pc, #140]	; (800077c <MX_GPIO_Init+0xb4>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006f6:	60bb      	str	r3, [r7, #8]
 80006f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	607b      	str	r3, [r7, #4]
 80006fe:	4b1f      	ldr	r3, [pc, #124]	; (800077c <MX_GPIO_Init+0xb4>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000702:	4a1e      	ldr	r2, [pc, #120]	; (800077c <MX_GPIO_Init+0xb4>)
 8000704:	f043 0301 	orr.w	r3, r3, #1
 8000708:	6313      	str	r3, [r2, #48]	; 0x30
 800070a:	4b1c      	ldr	r3, [pc, #112]	; (800077c <MX_GPIO_Init+0xb4>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	f003 0301 	and.w	r3, r3, #1
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000716:	2300      	movs	r3, #0
 8000718:	603b      	str	r3, [r7, #0]
 800071a:	4b18      	ldr	r3, [pc, #96]	; (800077c <MX_GPIO_Init+0xb4>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071e:	4a17      	ldr	r2, [pc, #92]	; (800077c <MX_GPIO_Init+0xb4>)
 8000720:	f043 0308 	orr.w	r3, r3, #8
 8000724:	6313      	str	r3, [r2, #48]	; 0x30
 8000726:	4b15      	ldr	r3, [pc, #84]	; (800077c <MX_GPIO_Init+0xb4>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072a:	f003 0308 	and.w	r3, r3, #8
 800072e:	603b      	str	r3, [r7, #0]
 8000730:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000732:	2200      	movs	r2, #0
 8000734:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000738:	4811      	ldr	r0, [pc, #68]	; (8000780 <MX_GPIO_Init+0xb8>)
 800073a:	f000 fc95 	bl	8001068 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800073e:	2301      	movs	r3, #1
 8000740:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800074a:	f107 030c 	add.w	r3, r7, #12
 800074e:	4619      	mov	r1, r3
 8000750:	480c      	ldr	r0, [pc, #48]	; (8000784 <MX_GPIO_Init+0xbc>)
 8000752:	f000 fb07 	bl	8000d64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000756:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800075a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075c:	2301      	movs	r3, #1
 800075e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	2300      	movs	r3, #0
 8000762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000764:	2300      	movs	r3, #0
 8000766:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000768:	f107 030c 	add.w	r3, r7, #12
 800076c:	4619      	mov	r1, r3
 800076e:	4804      	ldr	r0, [pc, #16]	; (8000780 <MX_GPIO_Init+0xb8>)
 8000770:	f000 faf8 	bl	8000d64 <HAL_GPIO_Init>

}
 8000774:	bf00      	nop
 8000776:	3720      	adds	r7, #32
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40023800 	.word	0x40023800
 8000780:	40020c00 	.word	0x40020c00
 8000784:	40020000 	.word	0x40020000

08000788 <Thread_MsgQueue1>:
  * @brief  Function implementing the defaultTask thread.
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void Thread_MsgQueue1 (void *argument) {
 8000788:	b580      	push	{r7, lr}
 800078a:	b08c      	sub	sp, #48	; 0x30
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  MSGQUEUE_OBJ_t msg;

  while (1) {
    // Insert thread code here...
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8000790:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000794:	480a      	ldr	r0, [pc, #40]	; (80007c0 <Thread_MsgQueue1+0x38>)
 8000796:	f000 fc80 	bl	800109a <HAL_GPIO_TogglePin>
	osDelay(100);
 800079a:	2064      	movs	r0, #100	; 0x64
 800079c:	f001 ff96 	bl	80026cc <osDelay>

    msg.Buf[0] = 0x55U;                                         // do some work...
 80007a0:	2355      	movs	r3, #85	; 0x55
 80007a2:	733b      	strb	r3, [r7, #12]
    msg.Idx    = 0U;
 80007a4:	2300      	movs	r3, #0
 80007a6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    osMessageQueuePut(mid_MsgQueue, &msg, 0U, 0U);
 80007aa:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <Thread_MsgQueue1+0x3c>)
 80007ac:	6818      	ldr	r0, [r3, #0]
 80007ae:	f107 010c 	add.w	r1, r7, #12
 80007b2:	2300      	movs	r3, #0
 80007b4:	2200      	movs	r2, #0
 80007b6:	f002 f83d 	bl	8002834 <osMessageQueuePut>
    osThreadYield();                                            // suspend thread
 80007ba:	f001 ff55 	bl	8002668 <osThreadYield>
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 80007be:	e7e7      	b.n	8000790 <Thread_MsgQueue1+0x8>
 80007c0:	40020c00 	.word	0x40020c00
 80007c4:	20004930 	.word	0x20004930

080007c8 <Thread_MsgQueue2>:
  }
}

void Thread_MsgQueue2 (void *argument) {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b09a      	sub	sp, #104	; 0x68
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  MSGQUEUE_OBJ_t msg;
  osStatus_t status;

  while (1) {
    // Insert thread code here...
    status = osMessageQueueGet(mid_MsgQueue, &msg, NULL, 0U);   // wait for message
 80007d0:	4b19      	ldr	r3, [pc, #100]	; (8000838 <Thread_MsgQueue2+0x70>)
 80007d2:	6818      	ldr	r0, [r3, #0]
 80007d4:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80007d8:	2300      	movs	r3, #0
 80007da:	2200      	movs	r2, #0
 80007dc:	f002 f89e 	bl	800291c <osMessageQueueGet>
 80007e0:	6678      	str	r0, [r7, #100]	; 0x64
    if (status == osOK) {
 80007e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d1f3      	bne.n	80007d0 <Thread_MsgQueue2+0x8>
    	// process data
    	if (msg.Idx == 0U && msg.Buf[0] == 0x55U)
 80007e8:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d1ef      	bne.n	80007d0 <Thread_MsgQueue2+0x8>
 80007f0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80007f4:	2b55      	cmp	r3, #85	; 0x55
 80007f6:	d1eb      	bne.n	80007d0 <Thread_MsgQueue2+0x8>
    	{
    		char txData[50]= "";;
 80007f8:	2300      	movs	r3, #0
 80007fa:	60fb      	str	r3, [r7, #12]
 80007fc:	f107 0310 	add.w	r3, r7, #16
 8000800:	222e      	movs	r2, #46	; 0x2e
 8000802:	2100      	movs	r1, #0
 8000804:	4618      	mov	r0, r3
 8000806:	f004 fda8 	bl	800535a <memset>
  		    sprintf(txData, "%s", "inicio\r\n");
 800080a:	f107 030c 	add.w	r3, r7, #12
 800080e:	4a0b      	ldr	r2, [pc, #44]	; (800083c <Thread_MsgQueue2+0x74>)
 8000810:	ca07      	ldmia	r2, {r0, r1, r2}
 8000812:	c303      	stmia	r3!, {r0, r1}
 8000814:	701a      	strb	r2, [r3, #0]
   		    HAL_UART_Transmit(&huart2, (uint8_t *) txData, sizeof(txData),1000);
 8000816:	f107 010c 	add.w	r1, r7, #12
 800081a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800081e:	2232      	movs	r2, #50	; 0x32
 8000820:	4807      	ldr	r0, [pc, #28]	; (8000840 <Thread_MsgQueue2+0x78>)
 8000822:	f001 fb22 	bl	8001e6a <HAL_UART_Transmit>
    		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8000826:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800082a:	4806      	ldr	r0, [pc, #24]	; (8000844 <Thread_MsgQueue2+0x7c>)
 800082c:	f000 fc35 	bl	800109a <HAL_GPIO_TogglePin>
    	   	osDelay(100);
 8000830:	2064      	movs	r0, #100	; 0x64
 8000832:	f001 ff4b 	bl	80026cc <osDelay>
    status = osMessageQueueGet(mid_MsgQueue, &msg, NULL, 0U);   // wait for message
 8000836:	e7cb      	b.n	80007d0 <Thread_MsgQueue2+0x8>
 8000838:	20004930 	.word	0x20004930
 800083c:	08005384 	.word	0x08005384
 8000840:	2000493c 	.word	0x2000493c
 8000844:	40020c00 	.word	0x40020c00

08000848 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a04      	ldr	r2, [pc, #16]	; (8000868 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000856:	4293      	cmp	r3, r2
 8000858:	d101      	bne.n	800085e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800085a:	f000 f981 	bl	8000b60 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800085e:	bf00      	nop
 8000860:	3708      	adds	r7, #8
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40010000 	.word	0x40010000

0800086c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000870:	bf00      	nop
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr
	...

0800087c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	607b      	str	r3, [r7, #4]
 8000886:	4b12      	ldr	r3, [pc, #72]	; (80008d0 <HAL_MspInit+0x54>)
 8000888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800088a:	4a11      	ldr	r2, [pc, #68]	; (80008d0 <HAL_MspInit+0x54>)
 800088c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000890:	6453      	str	r3, [r2, #68]	; 0x44
 8000892:	4b0f      	ldr	r3, [pc, #60]	; (80008d0 <HAL_MspInit+0x54>)
 8000894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000896:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	603b      	str	r3, [r7, #0]
 80008a2:	4b0b      	ldr	r3, [pc, #44]	; (80008d0 <HAL_MspInit+0x54>)
 80008a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a6:	4a0a      	ldr	r2, [pc, #40]	; (80008d0 <HAL_MspInit+0x54>)
 80008a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008ac:	6413      	str	r3, [r2, #64]	; 0x40
 80008ae:	4b08      	ldr	r3, [pc, #32]	; (80008d0 <HAL_MspInit+0x54>)
 80008b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008b6:	603b      	str	r3, [r7, #0]
 80008b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008ba:	2200      	movs	r2, #0
 80008bc:	210f      	movs	r1, #15
 80008be:	f06f 0001 	mvn.w	r0, #1
 80008c2:	f000 fa25 	bl	8000d10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c6:	bf00      	nop
 80008c8:	3708      	adds	r7, #8
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40023800 	.word	0x40023800

080008d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b08a      	sub	sp, #40	; 0x28
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008dc:	f107 0314 	add.w	r3, r7, #20
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
 80008e4:	605a      	str	r2, [r3, #4]
 80008e6:	609a      	str	r2, [r3, #8]
 80008e8:	60da      	str	r2, [r3, #12]
 80008ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a19      	ldr	r2, [pc, #100]	; (8000958 <HAL_UART_MspInit+0x84>)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d12b      	bne.n	800094e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008f6:	2300      	movs	r3, #0
 80008f8:	613b      	str	r3, [r7, #16]
 80008fa:	4b18      	ldr	r3, [pc, #96]	; (800095c <HAL_UART_MspInit+0x88>)
 80008fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fe:	4a17      	ldr	r2, [pc, #92]	; (800095c <HAL_UART_MspInit+0x88>)
 8000900:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000904:	6413      	str	r3, [r2, #64]	; 0x40
 8000906:	4b15      	ldr	r3, [pc, #84]	; (800095c <HAL_UART_MspInit+0x88>)
 8000908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800090a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800090e:	613b      	str	r3, [r7, #16]
 8000910:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	4b11      	ldr	r3, [pc, #68]	; (800095c <HAL_UART_MspInit+0x88>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091a:	4a10      	ldr	r2, [pc, #64]	; (800095c <HAL_UART_MspInit+0x88>)
 800091c:	f043 0301 	orr.w	r3, r3, #1
 8000920:	6313      	str	r3, [r2, #48]	; 0x30
 8000922:	4b0e      	ldr	r3, [pc, #56]	; (800095c <HAL_UART_MspInit+0x88>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000926:	f003 0301 	and.w	r3, r3, #1
 800092a:	60fb      	str	r3, [r7, #12]
 800092c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800092e:	230c      	movs	r3, #12
 8000930:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000932:	2302      	movs	r3, #2
 8000934:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000936:	2301      	movs	r3, #1
 8000938:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800093a:	2303      	movs	r3, #3
 800093c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800093e:	2307      	movs	r3, #7
 8000940:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000942:	f107 0314 	add.w	r3, r7, #20
 8000946:	4619      	mov	r1, r3
 8000948:	4805      	ldr	r0, [pc, #20]	; (8000960 <HAL_UART_MspInit+0x8c>)
 800094a:	f000 fa0b 	bl	8000d64 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800094e:	bf00      	nop
 8000950:	3728      	adds	r7, #40	; 0x28
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40004400 	.word	0x40004400
 800095c:	40023800 	.word	0x40023800
 8000960:	40020000 	.word	0x40020000

08000964 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b08c      	sub	sp, #48	; 0x30
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800096c:	2300      	movs	r3, #0
 800096e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000970:	2300      	movs	r3, #0
 8000972:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8000974:	2200      	movs	r2, #0
 8000976:	6879      	ldr	r1, [r7, #4]
 8000978:	2019      	movs	r0, #25
 800097a:	f000 f9c9 	bl	8000d10 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 800097e:	2019      	movs	r0, #25
 8000980:	f000 f9e2 	bl	8000d48 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000984:	2300      	movs	r3, #0
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	4b1e      	ldr	r3, [pc, #120]	; (8000a04 <HAL_InitTick+0xa0>)
 800098a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800098c:	4a1d      	ldr	r2, [pc, #116]	; (8000a04 <HAL_InitTick+0xa0>)
 800098e:	f043 0301 	orr.w	r3, r3, #1
 8000992:	6453      	str	r3, [r2, #68]	; 0x44
 8000994:	4b1b      	ldr	r3, [pc, #108]	; (8000a04 <HAL_InitTick+0xa0>)
 8000996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000998:	f003 0301 	and.w	r3, r3, #1
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009a0:	f107 0210 	add.w	r2, r7, #16
 80009a4:	f107 0314 	add.w	r3, r7, #20
 80009a8:	4611      	mov	r1, r2
 80009aa:	4618      	mov	r0, r3
 80009ac:	f000 ffc0 	bl	8001930 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80009b0:	f000 ffaa 	bl	8001908 <HAL_RCC_GetPCLK2Freq>
 80009b4:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80009b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009b8:	4a13      	ldr	r2, [pc, #76]	; (8000a08 <HAL_InitTick+0xa4>)
 80009ba:	fba2 2303 	umull	r2, r3, r2, r3
 80009be:	0c9b      	lsrs	r3, r3, #18
 80009c0:	3b01      	subs	r3, #1
 80009c2:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80009c4:	4b11      	ldr	r3, [pc, #68]	; (8000a0c <HAL_InitTick+0xa8>)
 80009c6:	4a12      	ldr	r2, [pc, #72]	; (8000a10 <HAL_InitTick+0xac>)
 80009c8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 80009ca:	4b10      	ldr	r3, [pc, #64]	; (8000a0c <HAL_InitTick+0xa8>)
 80009cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009d0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80009d2:	4a0e      	ldr	r2, [pc, #56]	; (8000a0c <HAL_InitTick+0xa8>)
 80009d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009d6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80009d8:	4b0c      	ldr	r3, [pc, #48]	; (8000a0c <HAL_InitTick+0xa8>)
 80009da:	2200      	movs	r2, #0
 80009dc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009de:	4b0b      	ldr	r3, [pc, #44]	; (8000a0c <HAL_InitTick+0xa8>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80009e4:	4809      	ldr	r0, [pc, #36]	; (8000a0c <HAL_InitTick+0xa8>)
 80009e6:	f000 ffd5 	bl	8001994 <HAL_TIM_Base_Init>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d104      	bne.n	80009fa <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80009f0:	4806      	ldr	r0, [pc, #24]	; (8000a0c <HAL_InitTick+0xa8>)
 80009f2:	f001 f804 	bl	80019fe <HAL_TIM_Base_Start_IT>
 80009f6:	4603      	mov	r3, r0
 80009f8:	e000      	b.n	80009fc <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80009fa:	2301      	movs	r3, #1
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	3730      	adds	r7, #48	; 0x30
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	40023800 	.word	0x40023800
 8000a08:	431bde83 	.word	0x431bde83
 8000a0c:	2000497c 	.word	0x2000497c
 8000a10:	40010000 	.word	0x40010000

08000a14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000a18:	bf00      	nop
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr

08000a22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a22:	b480      	push	{r7}
 8000a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a26:	e7fe      	b.n	8000a26 <HardFault_Handler+0x4>

08000a28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a2c:	e7fe      	b.n	8000a2c <MemManage_Handler+0x4>

08000a2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a32:	e7fe      	b.n	8000a32 <BusFault_Handler+0x4>

08000a34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a38:	e7fe      	b.n	8000a38 <UsageFault_Handler+0x4>

08000a3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a3e:	bf00      	nop
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr

08000a48 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a4c:	4802      	ldr	r0, [pc, #8]	; (8000a58 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000a4e:	f000 fffa 	bl	8001a46 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	2000497c 	.word	0x2000497c

08000a5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a60:	4b16      	ldr	r3, [pc, #88]	; (8000abc <SystemInit+0x60>)
 8000a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a66:	4a15      	ldr	r2, [pc, #84]	; (8000abc <SystemInit+0x60>)
 8000a68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000a70:	4b13      	ldr	r3, [pc, #76]	; (8000ac0 <SystemInit+0x64>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a12      	ldr	r2, [pc, #72]	; (8000ac0 <SystemInit+0x64>)
 8000a76:	f043 0301 	orr.w	r3, r3, #1
 8000a7a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000a7c:	4b10      	ldr	r3, [pc, #64]	; (8000ac0 <SystemInit+0x64>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000a82:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <SystemInit+0x64>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a0e      	ldr	r2, [pc, #56]	; (8000ac0 <SystemInit+0x64>)
 8000a88:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000a8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a90:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000a92:	4b0b      	ldr	r3, [pc, #44]	; (8000ac0 <SystemInit+0x64>)
 8000a94:	4a0b      	ldr	r2, [pc, #44]	; (8000ac4 <SystemInit+0x68>)
 8000a96:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000a98:	4b09      	ldr	r3, [pc, #36]	; (8000ac0 <SystemInit+0x64>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a08      	ldr	r2, [pc, #32]	; (8000ac0 <SystemInit+0x64>)
 8000a9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000aa2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000aa4:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <SystemInit+0x64>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000aaa:	4b04      	ldr	r3, [pc, #16]	; (8000abc <SystemInit+0x60>)
 8000aac:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ab0:	609a      	str	r2, [r3, #8]
#endif
}
 8000ab2:	bf00      	nop
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr
 8000abc:	e000ed00 	.word	0xe000ed00
 8000ac0:	40023800 	.word	0x40023800
 8000ac4:	24003010 	.word	0x24003010

08000ac8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ac8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b00 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000acc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000ace:	e003      	b.n	8000ad8 <LoopCopyDataInit>

08000ad0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000ad0:	4b0c      	ldr	r3, [pc, #48]	; (8000b04 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000ad2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000ad4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000ad6:	3104      	adds	r1, #4

08000ad8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000ad8:	480b      	ldr	r0, [pc, #44]	; (8000b08 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000ada:	4b0c      	ldr	r3, [pc, #48]	; (8000b0c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000adc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000ade:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000ae0:	d3f6      	bcc.n	8000ad0 <CopyDataInit>
  ldr  r2, =_sbss
 8000ae2:	4a0b      	ldr	r2, [pc, #44]	; (8000b10 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000ae4:	e002      	b.n	8000aec <LoopFillZerobss>

08000ae6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000ae6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000ae8:	f842 3b04 	str.w	r3, [r2], #4

08000aec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000aec:	4b09      	ldr	r3, [pc, #36]	; (8000b14 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000aee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000af0:	d3f9      	bcc.n	8000ae6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000af2:	f7ff ffb3 	bl	8000a5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000af6:	f004 fc01 	bl	80052fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000afa:	f7ff fd27 	bl	800054c <main>
  bx  lr    
 8000afe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b00:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000b04:	080053d0 	.word	0x080053d0
  ldr  r0, =_sdata
 8000b08:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000b0c:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8000b10:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8000b14:	20004a00 	.word	0x20004a00

08000b18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b18:	e7fe      	b.n	8000b18 <ADC_IRQHandler>
	...

08000b1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b20:	4b0e      	ldr	r3, [pc, #56]	; (8000b5c <HAL_Init+0x40>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a0d      	ldr	r2, [pc, #52]	; (8000b5c <HAL_Init+0x40>)
 8000b26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b2c:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <HAL_Init+0x40>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a0a      	ldr	r2, [pc, #40]	; (8000b5c <HAL_Init+0x40>)
 8000b32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b38:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <HAL_Init+0x40>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a07      	ldr	r2, [pc, #28]	; (8000b5c <HAL_Init+0x40>)
 8000b3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b44:	2003      	movs	r0, #3
 8000b46:	f000 f8d8 	bl	8000cfa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	f7ff ff0a 	bl	8000964 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b50:	f7ff fe94 	bl	800087c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b54:	2300      	movs	r3, #0
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	40023c00 	.word	0x40023c00

08000b60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b64:	4b06      	ldr	r3, [pc, #24]	; (8000b80 <HAL_IncTick+0x20>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	461a      	mov	r2, r3
 8000b6a:	4b06      	ldr	r3, [pc, #24]	; (8000b84 <HAL_IncTick+0x24>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4413      	add	r3, r2
 8000b70:	4a04      	ldr	r2, [pc, #16]	; (8000b84 <HAL_IncTick+0x24>)
 8000b72:	6013      	str	r3, [r2, #0]
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop
 8000b80:	20000004 	.word	0x20000004
 8000b84:	200049bc 	.word	0x200049bc

08000b88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b8c:	4b03      	ldr	r3, [pc, #12]	; (8000b9c <HAL_GetTick+0x14>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	200049bc 	.word	0x200049bc

08000ba0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b085      	sub	sp, #20
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f003 0307 	and.w	r3, r3, #7
 8000bae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bb0:	4b0c      	ldr	r3, [pc, #48]	; (8000be4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bb6:	68ba      	ldr	r2, [r7, #8]
 8000bb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bd2:	4a04      	ldr	r2, [pc, #16]	; (8000be4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	60d3      	str	r3, [r2, #12]
}
 8000bd8:	bf00      	nop
 8000bda:	3714      	adds	r7, #20
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr
 8000be4:	e000ed00 	.word	0xe000ed00

08000be8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bec:	4b04      	ldr	r3, [pc, #16]	; (8000c00 <__NVIC_GetPriorityGrouping+0x18>)
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	0a1b      	lsrs	r3, r3, #8
 8000bf2:	f003 0307 	and.w	r3, r3, #7
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	e000ed00 	.word	0xe000ed00

08000c04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	db0b      	blt.n	8000c2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	f003 021f 	and.w	r2, r3, #31
 8000c1c:	4907      	ldr	r1, [pc, #28]	; (8000c3c <__NVIC_EnableIRQ+0x38>)
 8000c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c22:	095b      	lsrs	r3, r3, #5
 8000c24:	2001      	movs	r0, #1
 8000c26:	fa00 f202 	lsl.w	r2, r0, r2
 8000c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	e000e100 	.word	0xe000e100

08000c40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	6039      	str	r1, [r7, #0]
 8000c4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	db0a      	blt.n	8000c6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	b2da      	uxtb	r2, r3
 8000c58:	490c      	ldr	r1, [pc, #48]	; (8000c8c <__NVIC_SetPriority+0x4c>)
 8000c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5e:	0112      	lsls	r2, r2, #4
 8000c60:	b2d2      	uxtb	r2, r2
 8000c62:	440b      	add	r3, r1
 8000c64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c68:	e00a      	b.n	8000c80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	b2da      	uxtb	r2, r3
 8000c6e:	4908      	ldr	r1, [pc, #32]	; (8000c90 <__NVIC_SetPriority+0x50>)
 8000c70:	79fb      	ldrb	r3, [r7, #7]
 8000c72:	f003 030f 	and.w	r3, r3, #15
 8000c76:	3b04      	subs	r3, #4
 8000c78:	0112      	lsls	r2, r2, #4
 8000c7a:	b2d2      	uxtb	r2, r2
 8000c7c:	440b      	add	r3, r1
 8000c7e:	761a      	strb	r2, [r3, #24]
}
 8000c80:	bf00      	nop
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	e000e100 	.word	0xe000e100
 8000c90:	e000ed00 	.word	0xe000ed00

08000c94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b089      	sub	sp, #36	; 0x24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	60b9      	str	r1, [r7, #8]
 8000c9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	f003 0307 	and.w	r3, r3, #7
 8000ca6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ca8:	69fb      	ldr	r3, [r7, #28]
 8000caa:	f1c3 0307 	rsb	r3, r3, #7
 8000cae:	2b04      	cmp	r3, #4
 8000cb0:	bf28      	it	cs
 8000cb2:	2304      	movcs	r3, #4
 8000cb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cb6:	69fb      	ldr	r3, [r7, #28]
 8000cb8:	3304      	adds	r3, #4
 8000cba:	2b06      	cmp	r3, #6
 8000cbc:	d902      	bls.n	8000cc4 <NVIC_EncodePriority+0x30>
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	3b03      	subs	r3, #3
 8000cc2:	e000      	b.n	8000cc6 <NVIC_EncodePriority+0x32>
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd2:	43da      	mvns	r2, r3
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	401a      	ands	r2, r3
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ce6:	43d9      	mvns	r1, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cec:	4313      	orrs	r3, r2
         );
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3724      	adds	r7, #36	; 0x24
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr

08000cfa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cfa:	b580      	push	{r7, lr}
 8000cfc:	b082      	sub	sp, #8
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f7ff ff4c 	bl	8000ba0 <__NVIC_SetPriorityGrouping>
}
 8000d08:	bf00      	nop
 8000d0a:	3708      	adds	r7, #8
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	4603      	mov	r3, r0
 8000d18:	60b9      	str	r1, [r7, #8]
 8000d1a:	607a      	str	r2, [r7, #4]
 8000d1c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d22:	f7ff ff61 	bl	8000be8 <__NVIC_GetPriorityGrouping>
 8000d26:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d28:	687a      	ldr	r2, [r7, #4]
 8000d2a:	68b9      	ldr	r1, [r7, #8]
 8000d2c:	6978      	ldr	r0, [r7, #20]
 8000d2e:	f7ff ffb1 	bl	8000c94 <NVIC_EncodePriority>
 8000d32:	4602      	mov	r2, r0
 8000d34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d38:	4611      	mov	r1, r2
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f7ff ff80 	bl	8000c40 <__NVIC_SetPriority>
}
 8000d40:	bf00      	nop
 8000d42:	3718      	adds	r7, #24
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}

08000d48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff ff54 	bl	8000c04 <__NVIC_EnableIRQ>
}
 8000d5c:	bf00      	nop
 8000d5e:	3708      	adds	r7, #8
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b089      	sub	sp, #36	; 0x24
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d72:	2300      	movs	r3, #0
 8000d74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d76:	2300      	movs	r3, #0
 8000d78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	61fb      	str	r3, [r7, #28]
 8000d7e:	e159      	b.n	8001034 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d80:	2201      	movs	r2, #1
 8000d82:	69fb      	ldr	r3, [r7, #28]
 8000d84:	fa02 f303 	lsl.w	r3, r2, r3
 8000d88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	697a      	ldr	r2, [r7, #20]
 8000d90:	4013      	ands	r3, r2
 8000d92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d94:	693a      	ldr	r2, [r7, #16]
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	f040 8148 	bne.w	800102e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	2b02      	cmp	r3, #2
 8000da4:	d003      	beq.n	8000dae <HAL_GPIO_Init+0x4a>
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	2b12      	cmp	r3, #18
 8000dac:	d123      	bne.n	8000df6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	08da      	lsrs	r2, r3, #3
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	3208      	adds	r2, #8
 8000db6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000dbc:	69fb      	ldr	r3, [r7, #28]
 8000dbe:	f003 0307 	and.w	r3, r3, #7
 8000dc2:	009b      	lsls	r3, r3, #2
 8000dc4:	220f      	movs	r2, #15
 8000dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dca:	43db      	mvns	r3, r3
 8000dcc:	69ba      	ldr	r2, [r7, #24]
 8000dce:	4013      	ands	r3, r2
 8000dd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	691a      	ldr	r2, [r3, #16]
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	f003 0307 	and.w	r3, r3, #7
 8000ddc:	009b      	lsls	r3, r3, #2
 8000dde:	fa02 f303 	lsl.w	r3, r2, r3
 8000de2:	69ba      	ldr	r2, [r7, #24]
 8000de4:	4313      	orrs	r3, r2
 8000de6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000de8:	69fb      	ldr	r3, [r7, #28]
 8000dea:	08da      	lsrs	r2, r3, #3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	3208      	adds	r2, #8
 8000df0:	69b9      	ldr	r1, [r7, #24]
 8000df2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000dfc:	69fb      	ldr	r3, [r7, #28]
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	2203      	movs	r2, #3
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	43db      	mvns	r3, r3
 8000e08:	69ba      	ldr	r2, [r7, #24]
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f003 0203 	and.w	r2, r3, #3
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	005b      	lsls	r3, r3, #1
 8000e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1e:	69ba      	ldr	r2, [r7, #24]
 8000e20:	4313      	orrs	r3, r2
 8000e22:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	69ba      	ldr	r2, [r7, #24]
 8000e28:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	2b01      	cmp	r3, #1
 8000e30:	d00b      	beq.n	8000e4a <HAL_GPIO_Init+0xe6>
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	2b02      	cmp	r3, #2
 8000e38:	d007      	beq.n	8000e4a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e3e:	2b11      	cmp	r3, #17
 8000e40:	d003      	beq.n	8000e4a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	2b12      	cmp	r3, #18
 8000e48:	d130      	bne.n	8000eac <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	689b      	ldr	r3, [r3, #8]
 8000e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	2203      	movs	r2, #3
 8000e56:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5a:	43db      	mvns	r3, r3
 8000e5c:	69ba      	ldr	r2, [r7, #24]
 8000e5e:	4013      	ands	r3, r2
 8000e60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	68da      	ldr	r2, [r3, #12]
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	005b      	lsls	r3, r3, #1
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	69ba      	ldr	r2, [r7, #24]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	69ba      	ldr	r2, [r7, #24]
 8000e78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e80:	2201      	movs	r2, #1
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	43db      	mvns	r3, r3
 8000e8a:	69ba      	ldr	r2, [r7, #24]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	091b      	lsrs	r3, r3, #4
 8000e96:	f003 0201 	and.w	r2, r3, #1
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	69ba      	ldr	r2, [r7, #24]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	69ba      	ldr	r2, [r7, #24]
 8000eaa:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	2203      	movs	r2, #3
 8000eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebc:	43db      	mvns	r3, r3
 8000ebe:	69ba      	ldr	r2, [r7, #24]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	689a      	ldr	r2, [r3, #8]
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	005b      	lsls	r3, r3, #1
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	69ba      	ldr	r2, [r7, #24]
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	69ba      	ldr	r2, [r7, #24]
 8000eda:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	f000 80a2 	beq.w	800102e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	4b56      	ldr	r3, [pc, #344]	; (8001048 <HAL_GPIO_Init+0x2e4>)
 8000ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef2:	4a55      	ldr	r2, [pc, #340]	; (8001048 <HAL_GPIO_Init+0x2e4>)
 8000ef4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ef8:	6453      	str	r3, [r2, #68]	; 0x44
 8000efa:	4b53      	ldr	r3, [pc, #332]	; (8001048 <HAL_GPIO_Init+0x2e4>)
 8000efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000efe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f06:	4a51      	ldr	r2, [pc, #324]	; (800104c <HAL_GPIO_Init+0x2e8>)
 8000f08:	69fb      	ldr	r3, [r7, #28]
 8000f0a:	089b      	lsrs	r3, r3, #2
 8000f0c:	3302      	adds	r3, #2
 8000f0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	f003 0303 	and.w	r3, r3, #3
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	220f      	movs	r2, #15
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	43db      	mvns	r3, r3
 8000f24:	69ba      	ldr	r2, [r7, #24]
 8000f26:	4013      	ands	r3, r2
 8000f28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4a48      	ldr	r2, [pc, #288]	; (8001050 <HAL_GPIO_Init+0x2ec>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d019      	beq.n	8000f66 <HAL_GPIO_Init+0x202>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4a47      	ldr	r2, [pc, #284]	; (8001054 <HAL_GPIO_Init+0x2f0>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d013      	beq.n	8000f62 <HAL_GPIO_Init+0x1fe>
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4a46      	ldr	r2, [pc, #280]	; (8001058 <HAL_GPIO_Init+0x2f4>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d00d      	beq.n	8000f5e <HAL_GPIO_Init+0x1fa>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4a45      	ldr	r2, [pc, #276]	; (800105c <HAL_GPIO_Init+0x2f8>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d007      	beq.n	8000f5a <HAL_GPIO_Init+0x1f6>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4a44      	ldr	r2, [pc, #272]	; (8001060 <HAL_GPIO_Init+0x2fc>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d101      	bne.n	8000f56 <HAL_GPIO_Init+0x1f2>
 8000f52:	2304      	movs	r3, #4
 8000f54:	e008      	b.n	8000f68 <HAL_GPIO_Init+0x204>
 8000f56:	2307      	movs	r3, #7
 8000f58:	e006      	b.n	8000f68 <HAL_GPIO_Init+0x204>
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	e004      	b.n	8000f68 <HAL_GPIO_Init+0x204>
 8000f5e:	2302      	movs	r3, #2
 8000f60:	e002      	b.n	8000f68 <HAL_GPIO_Init+0x204>
 8000f62:	2301      	movs	r3, #1
 8000f64:	e000      	b.n	8000f68 <HAL_GPIO_Init+0x204>
 8000f66:	2300      	movs	r3, #0
 8000f68:	69fa      	ldr	r2, [r7, #28]
 8000f6a:	f002 0203 	and.w	r2, r2, #3
 8000f6e:	0092      	lsls	r2, r2, #2
 8000f70:	4093      	lsls	r3, r2
 8000f72:	69ba      	ldr	r2, [r7, #24]
 8000f74:	4313      	orrs	r3, r2
 8000f76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f78:	4934      	ldr	r1, [pc, #208]	; (800104c <HAL_GPIO_Init+0x2e8>)
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	089b      	lsrs	r3, r3, #2
 8000f7e:	3302      	adds	r3, #2
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f86:	4b37      	ldr	r3, [pc, #220]	; (8001064 <HAL_GPIO_Init+0x300>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f8c:	693b      	ldr	r3, [r7, #16]
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	4013      	ands	r3, r2
 8000f94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d003      	beq.n	8000faa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000fa2:	69ba      	ldr	r2, [r7, #24]
 8000fa4:	693b      	ldr	r3, [r7, #16]
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000faa:	4a2e      	ldr	r2, [pc, #184]	; (8001064 <HAL_GPIO_Init+0x300>)
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000fb0:	4b2c      	ldr	r3, [pc, #176]	; (8001064 <HAL_GPIO_Init+0x300>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d003      	beq.n	8000fd4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000fcc:	69ba      	ldr	r2, [r7, #24]
 8000fce:	693b      	ldr	r3, [r7, #16]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fd4:	4a23      	ldr	r2, [pc, #140]	; (8001064 <HAL_GPIO_Init+0x300>)
 8000fd6:	69bb      	ldr	r3, [r7, #24]
 8000fd8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fda:	4b22      	ldr	r3, [pc, #136]	; (8001064 <HAL_GPIO_Init+0x300>)
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	43db      	mvns	r3, r3
 8000fe4:	69ba      	ldr	r2, [r7, #24]
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d003      	beq.n	8000ffe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000ff6:	69ba      	ldr	r2, [r7, #24]
 8000ff8:	693b      	ldr	r3, [r7, #16]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000ffe:	4a19      	ldr	r2, [pc, #100]	; (8001064 <HAL_GPIO_Init+0x300>)
 8001000:	69bb      	ldr	r3, [r7, #24]
 8001002:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001004:	4b17      	ldr	r3, [pc, #92]	; (8001064 <HAL_GPIO_Init+0x300>)
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	43db      	mvns	r3, r3
 800100e:	69ba      	ldr	r2, [r7, #24]
 8001010:	4013      	ands	r3, r2
 8001012:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800101c:	2b00      	cmp	r3, #0
 800101e:	d003      	beq.n	8001028 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001020:	69ba      	ldr	r2, [r7, #24]
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	4313      	orrs	r3, r2
 8001026:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001028:	4a0e      	ldr	r2, [pc, #56]	; (8001064 <HAL_GPIO_Init+0x300>)
 800102a:	69bb      	ldr	r3, [r7, #24]
 800102c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	3301      	adds	r3, #1
 8001032:	61fb      	str	r3, [r7, #28]
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	2b0f      	cmp	r3, #15
 8001038:	f67f aea2 	bls.w	8000d80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800103c:	bf00      	nop
 800103e:	3724      	adds	r7, #36	; 0x24
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	40023800 	.word	0x40023800
 800104c:	40013800 	.word	0x40013800
 8001050:	40020000 	.word	0x40020000
 8001054:	40020400 	.word	0x40020400
 8001058:	40020800 	.word	0x40020800
 800105c:	40020c00 	.word	0x40020c00
 8001060:	40021000 	.word	0x40021000
 8001064:	40013c00 	.word	0x40013c00

08001068 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	460b      	mov	r3, r1
 8001072:	807b      	strh	r3, [r7, #2]
 8001074:	4613      	mov	r3, r2
 8001076:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001078:	787b      	ldrb	r3, [r7, #1]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d003      	beq.n	8001086 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800107e:	887a      	ldrh	r2, [r7, #2]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001084:	e003      	b.n	800108e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	041a      	lsls	r2, r3, #16
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	619a      	str	r2, [r3, #24]
}
 800108e:	bf00      	nop
 8001090:	370c      	adds	r7, #12
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr

0800109a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800109a:	b480      	push	{r7}
 800109c:	b083      	sub	sp, #12
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
 80010a2:	460b      	mov	r3, r1
 80010a4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	695a      	ldr	r2, [r3, #20]
 80010aa:	887b      	ldrh	r3, [r7, #2]
 80010ac:	401a      	ands	r2, r3
 80010ae:	887b      	ldrh	r3, [r7, #2]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d104      	bne.n	80010be <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80010b4:	887b      	ldrh	r3, [r7, #2]
 80010b6:	041a      	lsls	r2, r3, #16
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80010bc:	e002      	b.n	80010c4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80010be:	887a      	ldrh	r2, [r7, #2]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	619a      	str	r2, [r3, #24]
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d101      	bne.n	80010e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	e22d      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d075      	beq.n	80011da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010ee:	4ba3      	ldr	r3, [pc, #652]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	f003 030c 	and.w	r3, r3, #12
 80010f6:	2b04      	cmp	r3, #4
 80010f8:	d00c      	beq.n	8001114 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010fa:	4ba0      	ldr	r3, [pc, #640]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 80010fc:	689b      	ldr	r3, [r3, #8]
 80010fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001102:	2b08      	cmp	r3, #8
 8001104:	d112      	bne.n	800112c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001106:	4b9d      	ldr	r3, [pc, #628]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800110e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001112:	d10b      	bne.n	800112c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001114:	4b99      	ldr	r3, [pc, #612]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800111c:	2b00      	cmp	r3, #0
 800111e:	d05b      	beq.n	80011d8 <HAL_RCC_OscConfig+0x108>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d157      	bne.n	80011d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001128:	2301      	movs	r3, #1
 800112a:	e208      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001134:	d106      	bne.n	8001144 <HAL_RCC_OscConfig+0x74>
 8001136:	4b91      	ldr	r3, [pc, #580]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a90      	ldr	r2, [pc, #576]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 800113c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001140:	6013      	str	r3, [r2, #0]
 8001142:	e01d      	b.n	8001180 <HAL_RCC_OscConfig+0xb0>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800114c:	d10c      	bne.n	8001168 <HAL_RCC_OscConfig+0x98>
 800114e:	4b8b      	ldr	r3, [pc, #556]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a8a      	ldr	r2, [pc, #552]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 8001154:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001158:	6013      	str	r3, [r2, #0]
 800115a:	4b88      	ldr	r3, [pc, #544]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4a87      	ldr	r2, [pc, #540]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 8001160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001164:	6013      	str	r3, [r2, #0]
 8001166:	e00b      	b.n	8001180 <HAL_RCC_OscConfig+0xb0>
 8001168:	4b84      	ldr	r3, [pc, #528]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a83      	ldr	r2, [pc, #524]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 800116e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001172:	6013      	str	r3, [r2, #0]
 8001174:	4b81      	ldr	r3, [pc, #516]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a80      	ldr	r2, [pc, #512]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 800117a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800117e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d013      	beq.n	80011b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001188:	f7ff fcfe 	bl	8000b88 <HAL_GetTick>
 800118c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800118e:	e008      	b.n	80011a2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001190:	f7ff fcfa 	bl	8000b88 <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	2b64      	cmp	r3, #100	; 0x64
 800119c:	d901      	bls.n	80011a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800119e:	2303      	movs	r3, #3
 80011a0:	e1cd      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a2:	4b76      	ldr	r3, [pc, #472]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d0f0      	beq.n	8001190 <HAL_RCC_OscConfig+0xc0>
 80011ae:	e014      	b.n	80011da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b0:	f7ff fcea 	bl	8000b88 <HAL_GetTick>
 80011b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011b6:	e008      	b.n	80011ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011b8:	f7ff fce6 	bl	8000b88 <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	2b64      	cmp	r3, #100	; 0x64
 80011c4:	d901      	bls.n	80011ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80011c6:	2303      	movs	r3, #3
 80011c8:	e1b9      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011ca:	4b6c      	ldr	r3, [pc, #432]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d1f0      	bne.n	80011b8 <HAL_RCC_OscConfig+0xe8>
 80011d6:	e000      	b.n	80011da <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d063      	beq.n	80012ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011e6:	4b65      	ldr	r3, [pc, #404]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	f003 030c 	and.w	r3, r3, #12
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d00b      	beq.n	800120a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011f2:	4b62      	ldr	r3, [pc, #392]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011fa:	2b08      	cmp	r3, #8
 80011fc:	d11c      	bne.n	8001238 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011fe:	4b5f      	ldr	r3, [pc, #380]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001206:	2b00      	cmp	r3, #0
 8001208:	d116      	bne.n	8001238 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800120a:	4b5c      	ldr	r3, [pc, #368]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f003 0302 	and.w	r3, r3, #2
 8001212:	2b00      	cmp	r3, #0
 8001214:	d005      	beq.n	8001222 <HAL_RCC_OscConfig+0x152>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	68db      	ldr	r3, [r3, #12]
 800121a:	2b01      	cmp	r3, #1
 800121c:	d001      	beq.n	8001222 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e18d      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001222:	4b56      	ldr	r3, [pc, #344]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	691b      	ldr	r3, [r3, #16]
 800122e:	00db      	lsls	r3, r3, #3
 8001230:	4952      	ldr	r1, [pc, #328]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 8001232:	4313      	orrs	r3, r2
 8001234:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001236:	e03a      	b.n	80012ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d020      	beq.n	8001282 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001240:	4b4f      	ldr	r3, [pc, #316]	; (8001380 <HAL_RCC_OscConfig+0x2b0>)
 8001242:	2201      	movs	r2, #1
 8001244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001246:	f7ff fc9f 	bl	8000b88 <HAL_GetTick>
 800124a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800124c:	e008      	b.n	8001260 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800124e:	f7ff fc9b 	bl	8000b88 <HAL_GetTick>
 8001252:	4602      	mov	r2, r0
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	2b02      	cmp	r3, #2
 800125a:	d901      	bls.n	8001260 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800125c:	2303      	movs	r3, #3
 800125e:	e16e      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001260:	4b46      	ldr	r3, [pc, #280]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f003 0302 	and.w	r3, r3, #2
 8001268:	2b00      	cmp	r3, #0
 800126a:	d0f0      	beq.n	800124e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800126c:	4b43      	ldr	r3, [pc, #268]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	691b      	ldr	r3, [r3, #16]
 8001278:	00db      	lsls	r3, r3, #3
 800127a:	4940      	ldr	r1, [pc, #256]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 800127c:	4313      	orrs	r3, r2
 800127e:	600b      	str	r3, [r1, #0]
 8001280:	e015      	b.n	80012ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001282:	4b3f      	ldr	r3, [pc, #252]	; (8001380 <HAL_RCC_OscConfig+0x2b0>)
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001288:	f7ff fc7e 	bl	8000b88 <HAL_GetTick>
 800128c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800128e:	e008      	b.n	80012a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001290:	f7ff fc7a 	bl	8000b88 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	2b02      	cmp	r3, #2
 800129c:	d901      	bls.n	80012a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	e14d      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012a2:	4b36      	ldr	r3, [pc, #216]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d1f0      	bne.n	8001290 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f003 0308 	and.w	r3, r3, #8
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d030      	beq.n	800131c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	695b      	ldr	r3, [r3, #20]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d016      	beq.n	80012f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012c2:	4b30      	ldr	r3, [pc, #192]	; (8001384 <HAL_RCC_OscConfig+0x2b4>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012c8:	f7ff fc5e 	bl	8000b88 <HAL_GetTick>
 80012cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012ce:	e008      	b.n	80012e2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012d0:	f7ff fc5a 	bl	8000b88 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d901      	bls.n	80012e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80012de:	2303      	movs	r3, #3
 80012e0:	e12d      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012e2:	4b26      	ldr	r3, [pc, #152]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 80012e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012e6:	f003 0302 	and.w	r3, r3, #2
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d0f0      	beq.n	80012d0 <HAL_RCC_OscConfig+0x200>
 80012ee:	e015      	b.n	800131c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012f0:	4b24      	ldr	r3, [pc, #144]	; (8001384 <HAL_RCC_OscConfig+0x2b4>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012f6:	f7ff fc47 	bl	8000b88 <HAL_GetTick>
 80012fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012fc:	e008      	b.n	8001310 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012fe:	f7ff fc43 	bl	8000b88 <HAL_GetTick>
 8001302:	4602      	mov	r2, r0
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b02      	cmp	r3, #2
 800130a:	d901      	bls.n	8001310 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e116      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001310:	4b1a      	ldr	r3, [pc, #104]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 8001312:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001314:	f003 0302 	and.w	r3, r3, #2
 8001318:	2b00      	cmp	r3, #0
 800131a:	d1f0      	bne.n	80012fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0304 	and.w	r3, r3, #4
 8001324:	2b00      	cmp	r3, #0
 8001326:	f000 80a0 	beq.w	800146a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800132a:	2300      	movs	r3, #0
 800132c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800132e:	4b13      	ldr	r3, [pc, #76]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 8001330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d10f      	bne.n	800135a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800133a:	2300      	movs	r3, #0
 800133c:	60fb      	str	r3, [r7, #12]
 800133e:	4b0f      	ldr	r3, [pc, #60]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 8001340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001342:	4a0e      	ldr	r2, [pc, #56]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 8001344:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001348:	6413      	str	r3, [r2, #64]	; 0x40
 800134a:	4b0c      	ldr	r3, [pc, #48]	; (800137c <HAL_RCC_OscConfig+0x2ac>)
 800134c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001352:	60fb      	str	r3, [r7, #12]
 8001354:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001356:	2301      	movs	r3, #1
 8001358:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800135a:	4b0b      	ldr	r3, [pc, #44]	; (8001388 <HAL_RCC_OscConfig+0x2b8>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001362:	2b00      	cmp	r3, #0
 8001364:	d121      	bne.n	80013aa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001366:	4b08      	ldr	r3, [pc, #32]	; (8001388 <HAL_RCC_OscConfig+0x2b8>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a07      	ldr	r2, [pc, #28]	; (8001388 <HAL_RCC_OscConfig+0x2b8>)
 800136c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001370:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001372:	f7ff fc09 	bl	8000b88 <HAL_GetTick>
 8001376:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001378:	e011      	b.n	800139e <HAL_RCC_OscConfig+0x2ce>
 800137a:	bf00      	nop
 800137c:	40023800 	.word	0x40023800
 8001380:	42470000 	.word	0x42470000
 8001384:	42470e80 	.word	0x42470e80
 8001388:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800138c:	f7ff fbfc 	bl	8000b88 <HAL_GetTick>
 8001390:	4602      	mov	r2, r0
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	2b02      	cmp	r3, #2
 8001398:	d901      	bls.n	800139e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800139a:	2303      	movs	r3, #3
 800139c:	e0cf      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800139e:	4b6a      	ldr	r3, [pc, #424]	; (8001548 <HAL_RCC_OscConfig+0x478>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d0f0      	beq.n	800138c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d106      	bne.n	80013c0 <HAL_RCC_OscConfig+0x2f0>
 80013b2:	4b66      	ldr	r3, [pc, #408]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 80013b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013b6:	4a65      	ldr	r2, [pc, #404]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	6713      	str	r3, [r2, #112]	; 0x70
 80013be:	e01c      	b.n	80013fa <HAL_RCC_OscConfig+0x32a>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	2b05      	cmp	r3, #5
 80013c6:	d10c      	bne.n	80013e2 <HAL_RCC_OscConfig+0x312>
 80013c8:	4b60      	ldr	r3, [pc, #384]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 80013ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013cc:	4a5f      	ldr	r2, [pc, #380]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 80013ce:	f043 0304 	orr.w	r3, r3, #4
 80013d2:	6713      	str	r3, [r2, #112]	; 0x70
 80013d4:	4b5d      	ldr	r3, [pc, #372]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 80013d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013d8:	4a5c      	ldr	r2, [pc, #368]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 80013da:	f043 0301 	orr.w	r3, r3, #1
 80013de:	6713      	str	r3, [r2, #112]	; 0x70
 80013e0:	e00b      	b.n	80013fa <HAL_RCC_OscConfig+0x32a>
 80013e2:	4b5a      	ldr	r3, [pc, #360]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 80013e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013e6:	4a59      	ldr	r2, [pc, #356]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 80013e8:	f023 0301 	bic.w	r3, r3, #1
 80013ec:	6713      	str	r3, [r2, #112]	; 0x70
 80013ee:	4b57      	ldr	r3, [pc, #348]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 80013f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013f2:	4a56      	ldr	r2, [pc, #344]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 80013f4:	f023 0304 	bic.w	r3, r3, #4
 80013f8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d015      	beq.n	800142e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001402:	f7ff fbc1 	bl	8000b88 <HAL_GetTick>
 8001406:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001408:	e00a      	b.n	8001420 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800140a:	f7ff fbbd 	bl	8000b88 <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	f241 3288 	movw	r2, #5000	; 0x1388
 8001418:	4293      	cmp	r3, r2
 800141a:	d901      	bls.n	8001420 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e08e      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001420:	4b4a      	ldr	r3, [pc, #296]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 8001422:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	2b00      	cmp	r3, #0
 800142a:	d0ee      	beq.n	800140a <HAL_RCC_OscConfig+0x33a>
 800142c:	e014      	b.n	8001458 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800142e:	f7ff fbab 	bl	8000b88 <HAL_GetTick>
 8001432:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001434:	e00a      	b.n	800144c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001436:	f7ff fba7 	bl	8000b88 <HAL_GetTick>
 800143a:	4602      	mov	r2, r0
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	f241 3288 	movw	r2, #5000	; 0x1388
 8001444:	4293      	cmp	r3, r2
 8001446:	d901      	bls.n	800144c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001448:	2303      	movs	r3, #3
 800144a:	e078      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800144c:	4b3f      	ldr	r3, [pc, #252]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 800144e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001450:	f003 0302 	and.w	r3, r3, #2
 8001454:	2b00      	cmp	r3, #0
 8001456:	d1ee      	bne.n	8001436 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001458:	7dfb      	ldrb	r3, [r7, #23]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d105      	bne.n	800146a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800145e:	4b3b      	ldr	r3, [pc, #236]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 8001460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001462:	4a3a      	ldr	r2, [pc, #232]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 8001464:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001468:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	699b      	ldr	r3, [r3, #24]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d064      	beq.n	800153c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001472:	4b36      	ldr	r3, [pc, #216]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	f003 030c 	and.w	r3, r3, #12
 800147a:	2b08      	cmp	r3, #8
 800147c:	d05c      	beq.n	8001538 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	699b      	ldr	r3, [r3, #24]
 8001482:	2b02      	cmp	r3, #2
 8001484:	d141      	bne.n	800150a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001486:	4b32      	ldr	r3, [pc, #200]	; (8001550 <HAL_RCC_OscConfig+0x480>)
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800148c:	f7ff fb7c 	bl	8000b88 <HAL_GetTick>
 8001490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001492:	e008      	b.n	80014a6 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001494:	f7ff fb78 	bl	8000b88 <HAL_GetTick>
 8001498:	4602      	mov	r2, r0
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e04b      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014a6:	4b29      	ldr	r3, [pc, #164]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1f0      	bne.n	8001494 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	69da      	ldr	r2, [r3, #28]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6a1b      	ldr	r3, [r3, #32]
 80014ba:	431a      	orrs	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c0:	019b      	lsls	r3, r3, #6
 80014c2:	431a      	orrs	r2, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c8:	085b      	lsrs	r3, r3, #1
 80014ca:	3b01      	subs	r3, #1
 80014cc:	041b      	lsls	r3, r3, #16
 80014ce:	431a      	orrs	r2, r3
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014d4:	061b      	lsls	r3, r3, #24
 80014d6:	491d      	ldr	r1, [pc, #116]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 80014d8:	4313      	orrs	r3, r2
 80014da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014dc:	4b1c      	ldr	r3, [pc, #112]	; (8001550 <HAL_RCC_OscConfig+0x480>)
 80014de:	2201      	movs	r2, #1
 80014e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e2:	f7ff fb51 	bl	8000b88 <HAL_GetTick>
 80014e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014e8:	e008      	b.n	80014fc <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014ea:	f7ff fb4d 	bl	8000b88 <HAL_GetTick>
 80014ee:	4602      	mov	r2, r0
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d901      	bls.n	80014fc <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80014f8:	2303      	movs	r3, #3
 80014fa:	e020      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014fc:	4b13      	ldr	r3, [pc, #76]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d0f0      	beq.n	80014ea <HAL_RCC_OscConfig+0x41a>
 8001508:	e018      	b.n	800153c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800150a:	4b11      	ldr	r3, [pc, #68]	; (8001550 <HAL_RCC_OscConfig+0x480>)
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001510:	f7ff fb3a 	bl	8000b88 <HAL_GetTick>
 8001514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001516:	e008      	b.n	800152a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001518:	f7ff fb36 	bl	8000b88 <HAL_GetTick>
 800151c:	4602      	mov	r2, r0
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	2b02      	cmp	r3, #2
 8001524:	d901      	bls.n	800152a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8001526:	2303      	movs	r3, #3
 8001528:	e009      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800152a:	4b08      	ldr	r3, [pc, #32]	; (800154c <HAL_RCC_OscConfig+0x47c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d1f0      	bne.n	8001518 <HAL_RCC_OscConfig+0x448>
 8001536:	e001      	b.n	800153c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e000      	b.n	800153e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800153c:	2300      	movs	r3, #0
}
 800153e:	4618      	mov	r0, r3
 8001540:	3718      	adds	r7, #24
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40007000 	.word	0x40007000
 800154c:	40023800 	.word	0x40023800
 8001550:	42470060 	.word	0x42470060

08001554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d101      	bne.n	8001568 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e0ca      	b.n	80016fe <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001568:	4b67      	ldr	r3, [pc, #412]	; (8001708 <HAL_RCC_ClockConfig+0x1b4>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 030f 	and.w	r3, r3, #15
 8001570:	683a      	ldr	r2, [r7, #0]
 8001572:	429a      	cmp	r2, r3
 8001574:	d90c      	bls.n	8001590 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001576:	4b64      	ldr	r3, [pc, #400]	; (8001708 <HAL_RCC_ClockConfig+0x1b4>)
 8001578:	683a      	ldr	r2, [r7, #0]
 800157a:	b2d2      	uxtb	r2, r2
 800157c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800157e:	4b62      	ldr	r3, [pc, #392]	; (8001708 <HAL_RCC_ClockConfig+0x1b4>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 030f 	and.w	r3, r3, #15
 8001586:	683a      	ldr	r2, [r7, #0]
 8001588:	429a      	cmp	r2, r3
 800158a:	d001      	beq.n	8001590 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e0b6      	b.n	80016fe <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0302 	and.w	r3, r3, #2
 8001598:	2b00      	cmp	r3, #0
 800159a:	d020      	beq.n	80015de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f003 0304 	and.w	r3, r3, #4
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d005      	beq.n	80015b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015a8:	4b58      	ldr	r3, [pc, #352]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	4a57      	ldr	r2, [pc, #348]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 80015ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80015b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0308 	and.w	r3, r3, #8
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d005      	beq.n	80015cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015c0:	4b52      	ldr	r3, [pc, #328]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	4a51      	ldr	r2, [pc, #324]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 80015c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80015ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015cc:	4b4f      	ldr	r3, [pc, #316]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	494c      	ldr	r1, [pc, #304]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 80015da:	4313      	orrs	r3, r2
 80015dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d044      	beq.n	8001674 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d107      	bne.n	8001602 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015f2:	4b46      	ldr	r3, [pc, #280]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d119      	bne.n	8001632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e07d      	b.n	80016fe <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2b02      	cmp	r3, #2
 8001608:	d003      	beq.n	8001612 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800160e:	2b03      	cmp	r3, #3
 8001610:	d107      	bne.n	8001622 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001612:	4b3e      	ldr	r3, [pc, #248]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d109      	bne.n	8001632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e06d      	b.n	80016fe <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001622:	4b3a      	ldr	r3, [pc, #232]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b00      	cmp	r3, #0
 800162c:	d101      	bne.n	8001632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e065      	b.n	80016fe <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001632:	4b36      	ldr	r3, [pc, #216]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	f023 0203 	bic.w	r2, r3, #3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	4933      	ldr	r1, [pc, #204]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 8001640:	4313      	orrs	r3, r2
 8001642:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001644:	f7ff faa0 	bl	8000b88 <HAL_GetTick>
 8001648:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800164a:	e00a      	b.n	8001662 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800164c:	f7ff fa9c 	bl	8000b88 <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	f241 3288 	movw	r2, #5000	; 0x1388
 800165a:	4293      	cmp	r3, r2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e04d      	b.n	80016fe <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001662:	4b2a      	ldr	r3, [pc, #168]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	f003 020c 	and.w	r2, r3, #12
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	429a      	cmp	r2, r3
 8001672:	d1eb      	bne.n	800164c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001674:	4b24      	ldr	r3, [pc, #144]	; (8001708 <HAL_RCC_ClockConfig+0x1b4>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f003 030f 	and.w	r3, r3, #15
 800167c:	683a      	ldr	r2, [r7, #0]
 800167e:	429a      	cmp	r2, r3
 8001680:	d20c      	bcs.n	800169c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001682:	4b21      	ldr	r3, [pc, #132]	; (8001708 <HAL_RCC_ClockConfig+0x1b4>)
 8001684:	683a      	ldr	r2, [r7, #0]
 8001686:	b2d2      	uxtb	r2, r2
 8001688:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800168a:	4b1f      	ldr	r3, [pc, #124]	; (8001708 <HAL_RCC_ClockConfig+0x1b4>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 030f 	and.w	r3, r3, #15
 8001692:	683a      	ldr	r2, [r7, #0]
 8001694:	429a      	cmp	r2, r3
 8001696:	d001      	beq.n	800169c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e030      	b.n	80016fe <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0304 	and.w	r3, r3, #4
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d008      	beq.n	80016ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016a8:	4b18      	ldr	r3, [pc, #96]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	4915      	ldr	r1, [pc, #84]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 80016b6:	4313      	orrs	r3, r2
 80016b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 0308 	and.w	r3, r3, #8
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d009      	beq.n	80016da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016c6:	4b11      	ldr	r3, [pc, #68]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	691b      	ldr	r3, [r3, #16]
 80016d2:	00db      	lsls	r3, r3, #3
 80016d4:	490d      	ldr	r1, [pc, #52]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 80016d6:	4313      	orrs	r3, r2
 80016d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016da:	f000 f81d 	bl	8001718 <HAL_RCC_GetSysClockFreq>
 80016de:	4601      	mov	r1, r0
 80016e0:	4b0a      	ldr	r3, [pc, #40]	; (800170c <HAL_RCC_ClockConfig+0x1b8>)
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	091b      	lsrs	r3, r3, #4
 80016e6:	f003 030f 	and.w	r3, r3, #15
 80016ea:	4a09      	ldr	r2, [pc, #36]	; (8001710 <HAL_RCC_ClockConfig+0x1bc>)
 80016ec:	5cd3      	ldrb	r3, [r2, r3]
 80016ee:	fa21 f303 	lsr.w	r3, r1, r3
 80016f2:	4a08      	ldr	r2, [pc, #32]	; (8001714 <HAL_RCC_ClockConfig+0x1c0>)
 80016f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80016f6:	2000      	movs	r0, #0
 80016f8:	f7ff f934 	bl	8000964 <HAL_InitTick>

  return HAL_OK;
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	40023c00 	.word	0x40023c00
 800170c:	40023800 	.word	0x40023800
 8001710:	080053a8 	.word	0x080053a8
 8001714:	20000000 	.word	0x20000000

08001718 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800171e:	2300      	movs	r3, #0
 8001720:	607b      	str	r3, [r7, #4]
 8001722:	2300      	movs	r3, #0
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	2300      	movs	r3, #0
 8001728:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800172a:	2300      	movs	r3, #0
 800172c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800172e:	4b63      	ldr	r3, [pc, #396]	; (80018bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	f003 030c 	and.w	r3, r3, #12
 8001736:	2b04      	cmp	r3, #4
 8001738:	d007      	beq.n	800174a <HAL_RCC_GetSysClockFreq+0x32>
 800173a:	2b08      	cmp	r3, #8
 800173c:	d008      	beq.n	8001750 <HAL_RCC_GetSysClockFreq+0x38>
 800173e:	2b00      	cmp	r3, #0
 8001740:	f040 80b4 	bne.w	80018ac <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001744:	4b5e      	ldr	r3, [pc, #376]	; (80018c0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001746:	60bb      	str	r3, [r7, #8]
       break;
 8001748:	e0b3      	b.n	80018b2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800174a:	4b5e      	ldr	r3, [pc, #376]	; (80018c4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800174c:	60bb      	str	r3, [r7, #8]
      break;
 800174e:	e0b0      	b.n	80018b2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001750:	4b5a      	ldr	r3, [pc, #360]	; (80018bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001758:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800175a:	4b58      	ldr	r3, [pc, #352]	; (80018bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d04a      	beq.n	80017fc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001766:	4b55      	ldr	r3, [pc, #340]	; (80018bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	099b      	lsrs	r3, r3, #6
 800176c:	f04f 0400 	mov.w	r4, #0
 8001770:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001774:	f04f 0200 	mov.w	r2, #0
 8001778:	ea03 0501 	and.w	r5, r3, r1
 800177c:	ea04 0602 	and.w	r6, r4, r2
 8001780:	4629      	mov	r1, r5
 8001782:	4632      	mov	r2, r6
 8001784:	f04f 0300 	mov.w	r3, #0
 8001788:	f04f 0400 	mov.w	r4, #0
 800178c:	0154      	lsls	r4, r2, #5
 800178e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001792:	014b      	lsls	r3, r1, #5
 8001794:	4619      	mov	r1, r3
 8001796:	4622      	mov	r2, r4
 8001798:	1b49      	subs	r1, r1, r5
 800179a:	eb62 0206 	sbc.w	r2, r2, r6
 800179e:	f04f 0300 	mov.w	r3, #0
 80017a2:	f04f 0400 	mov.w	r4, #0
 80017a6:	0194      	lsls	r4, r2, #6
 80017a8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80017ac:	018b      	lsls	r3, r1, #6
 80017ae:	1a5b      	subs	r3, r3, r1
 80017b0:	eb64 0402 	sbc.w	r4, r4, r2
 80017b4:	f04f 0100 	mov.w	r1, #0
 80017b8:	f04f 0200 	mov.w	r2, #0
 80017bc:	00e2      	lsls	r2, r4, #3
 80017be:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80017c2:	00d9      	lsls	r1, r3, #3
 80017c4:	460b      	mov	r3, r1
 80017c6:	4614      	mov	r4, r2
 80017c8:	195b      	adds	r3, r3, r5
 80017ca:	eb44 0406 	adc.w	r4, r4, r6
 80017ce:	f04f 0100 	mov.w	r1, #0
 80017d2:	f04f 0200 	mov.w	r2, #0
 80017d6:	0262      	lsls	r2, r4, #9
 80017d8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80017dc:	0259      	lsls	r1, r3, #9
 80017de:	460b      	mov	r3, r1
 80017e0:	4614      	mov	r4, r2
 80017e2:	4618      	mov	r0, r3
 80017e4:	4621      	mov	r1, r4
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	f04f 0400 	mov.w	r4, #0
 80017ec:	461a      	mov	r2, r3
 80017ee:	4623      	mov	r3, r4
 80017f0:	f7fe fcf6 	bl	80001e0 <__aeabi_uldivmod>
 80017f4:	4603      	mov	r3, r0
 80017f6:	460c      	mov	r4, r1
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	e049      	b.n	8001890 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017fc:	4b2f      	ldr	r3, [pc, #188]	; (80018bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	099b      	lsrs	r3, r3, #6
 8001802:	f04f 0400 	mov.w	r4, #0
 8001806:	f240 11ff 	movw	r1, #511	; 0x1ff
 800180a:	f04f 0200 	mov.w	r2, #0
 800180e:	ea03 0501 	and.w	r5, r3, r1
 8001812:	ea04 0602 	and.w	r6, r4, r2
 8001816:	4629      	mov	r1, r5
 8001818:	4632      	mov	r2, r6
 800181a:	f04f 0300 	mov.w	r3, #0
 800181e:	f04f 0400 	mov.w	r4, #0
 8001822:	0154      	lsls	r4, r2, #5
 8001824:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001828:	014b      	lsls	r3, r1, #5
 800182a:	4619      	mov	r1, r3
 800182c:	4622      	mov	r2, r4
 800182e:	1b49      	subs	r1, r1, r5
 8001830:	eb62 0206 	sbc.w	r2, r2, r6
 8001834:	f04f 0300 	mov.w	r3, #0
 8001838:	f04f 0400 	mov.w	r4, #0
 800183c:	0194      	lsls	r4, r2, #6
 800183e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001842:	018b      	lsls	r3, r1, #6
 8001844:	1a5b      	subs	r3, r3, r1
 8001846:	eb64 0402 	sbc.w	r4, r4, r2
 800184a:	f04f 0100 	mov.w	r1, #0
 800184e:	f04f 0200 	mov.w	r2, #0
 8001852:	00e2      	lsls	r2, r4, #3
 8001854:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001858:	00d9      	lsls	r1, r3, #3
 800185a:	460b      	mov	r3, r1
 800185c:	4614      	mov	r4, r2
 800185e:	195b      	adds	r3, r3, r5
 8001860:	eb44 0406 	adc.w	r4, r4, r6
 8001864:	f04f 0100 	mov.w	r1, #0
 8001868:	f04f 0200 	mov.w	r2, #0
 800186c:	02a2      	lsls	r2, r4, #10
 800186e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001872:	0299      	lsls	r1, r3, #10
 8001874:	460b      	mov	r3, r1
 8001876:	4614      	mov	r4, r2
 8001878:	4618      	mov	r0, r3
 800187a:	4621      	mov	r1, r4
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f04f 0400 	mov.w	r4, #0
 8001882:	461a      	mov	r2, r3
 8001884:	4623      	mov	r3, r4
 8001886:	f7fe fcab 	bl	80001e0 <__aeabi_uldivmod>
 800188a:	4603      	mov	r3, r0
 800188c:	460c      	mov	r4, r1
 800188e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001890:	4b0a      	ldr	r3, [pc, #40]	; (80018bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	0c1b      	lsrs	r3, r3, #16
 8001896:	f003 0303 	and.w	r3, r3, #3
 800189a:	3301      	adds	r3, #1
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80018a0:	68fa      	ldr	r2, [r7, #12]
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80018a8:	60bb      	str	r3, [r7, #8]
      break;
 80018aa:	e002      	b.n	80018b2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018ac:	4b04      	ldr	r3, [pc, #16]	; (80018c0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80018ae:	60bb      	str	r3, [r7, #8]
      break;
 80018b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018b2:	68bb      	ldr	r3, [r7, #8]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3714      	adds	r7, #20
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018bc:	40023800 	.word	0x40023800
 80018c0:	00f42400 	.word	0x00f42400
 80018c4:	007a1200 	.word	0x007a1200

080018c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018cc:	4b03      	ldr	r3, [pc, #12]	; (80018dc <HAL_RCC_GetHCLKFreq+0x14>)
 80018ce:	681b      	ldr	r3, [r3, #0]
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	20000000 	.word	0x20000000

080018e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80018e4:	f7ff fff0 	bl	80018c8 <HAL_RCC_GetHCLKFreq>
 80018e8:	4601      	mov	r1, r0
 80018ea:	4b05      	ldr	r3, [pc, #20]	; (8001900 <HAL_RCC_GetPCLK1Freq+0x20>)
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	0a9b      	lsrs	r3, r3, #10
 80018f0:	f003 0307 	and.w	r3, r3, #7
 80018f4:	4a03      	ldr	r2, [pc, #12]	; (8001904 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018f6:	5cd3      	ldrb	r3, [r2, r3]
 80018f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	40023800 	.word	0x40023800
 8001904:	080053b8 	.word	0x080053b8

08001908 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800190c:	f7ff ffdc 	bl	80018c8 <HAL_RCC_GetHCLKFreq>
 8001910:	4601      	mov	r1, r0
 8001912:	4b05      	ldr	r3, [pc, #20]	; (8001928 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	0b5b      	lsrs	r3, r3, #13
 8001918:	f003 0307 	and.w	r3, r3, #7
 800191c:	4a03      	ldr	r2, [pc, #12]	; (800192c <HAL_RCC_GetPCLK2Freq+0x24>)
 800191e:	5cd3      	ldrb	r3, [r2, r3]
 8001920:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001924:	4618      	mov	r0, r3
 8001926:	bd80      	pop	{r7, pc}
 8001928:	40023800 	.word	0x40023800
 800192c:	080053b8 	.word	0x080053b8

08001930 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	220f      	movs	r2, #15
 800193e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001940:	4b12      	ldr	r3, [pc, #72]	; (800198c <HAL_RCC_GetClockConfig+0x5c>)
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	f003 0203 	and.w	r2, r3, #3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800194c:	4b0f      	ldr	r3, [pc, #60]	; (800198c <HAL_RCC_GetClockConfig+0x5c>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001958:	4b0c      	ldr	r3, [pc, #48]	; (800198c <HAL_RCC_GetClockConfig+0x5c>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001964:	4b09      	ldr	r3, [pc, #36]	; (800198c <HAL_RCC_GetClockConfig+0x5c>)
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	08db      	lsrs	r3, r3, #3
 800196a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001972:	4b07      	ldr	r3, [pc, #28]	; (8001990 <HAL_RCC_GetClockConfig+0x60>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 020f 	and.w	r2, r3, #15
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	601a      	str	r2, [r3, #0]
}
 800197e:	bf00      	nop
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	40023800 	.word	0x40023800
 8001990:	40023c00 	.word	0x40023c00

08001994 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d101      	bne.n	80019a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e01d      	b.n	80019e2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d106      	bne.n	80019c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f000 f815 	bl	80019ea <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2202      	movs	r2, #2
 80019c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	3304      	adds	r3, #4
 80019d0:	4619      	mov	r1, r3
 80019d2:	4610      	mov	r0, r2
 80019d4:	f000 f968 	bl	8001ca8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2201      	movs	r2, #1
 80019dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}

080019ea <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b083      	sub	sp, #12
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80019f2:	bf00      	nop
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80019fe:	b480      	push	{r7}
 8001a00:	b085      	sub	sp, #20
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	68da      	ldr	r2, [r3, #12]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f042 0201 	orr.w	r2, r2, #1
 8001a14:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f003 0307 	and.w	r3, r3, #7
 8001a20:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2b06      	cmp	r3, #6
 8001a26:	d007      	beq.n	8001a38 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f042 0201 	orr.w	r2, r2, #1
 8001a36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a38:	2300      	movs	r3, #0
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3714      	adds	r7, #20
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr

08001a46 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b082      	sub	sp, #8
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	691b      	ldr	r3, [r3, #16]
 8001a54:	f003 0302 	and.w	r3, r3, #2
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d122      	bne.n	8001aa2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d11b      	bne.n	8001aa2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f06f 0202 	mvn.w	r2, #2
 8001a72:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2201      	movs	r2, #1
 8001a78:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	f003 0303 	and.w	r3, r3, #3
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d003      	beq.n	8001a90 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f000 f8ee 	bl	8001c6a <HAL_TIM_IC_CaptureCallback>
 8001a8e:	e005      	b.n	8001a9c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f000 f8e0 	bl	8001c56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a96:	6878      	ldr	r0, [r7, #4]
 8001a98:	f000 f8f1 	bl	8001c7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	691b      	ldr	r3, [r3, #16]
 8001aa8:	f003 0304 	and.w	r3, r3, #4
 8001aac:	2b04      	cmp	r3, #4
 8001aae:	d122      	bne.n	8001af6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	f003 0304 	and.w	r3, r3, #4
 8001aba:	2b04      	cmp	r3, #4
 8001abc:	d11b      	bne.n	8001af6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f06f 0204 	mvn.w	r2, #4
 8001ac6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2202      	movs	r2, #2
 8001acc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	699b      	ldr	r3, [r3, #24]
 8001ad4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d003      	beq.n	8001ae4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f000 f8c4 	bl	8001c6a <HAL_TIM_IC_CaptureCallback>
 8001ae2:	e005      	b.n	8001af0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f000 f8b6 	bl	8001c56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f000 f8c7 	bl	8001c7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	691b      	ldr	r3, [r3, #16]
 8001afc:	f003 0308 	and.w	r3, r3, #8
 8001b00:	2b08      	cmp	r3, #8
 8001b02:	d122      	bne.n	8001b4a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	f003 0308 	and.w	r3, r3, #8
 8001b0e:	2b08      	cmp	r3, #8
 8001b10:	d11b      	bne.n	8001b4a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f06f 0208 	mvn.w	r2, #8
 8001b1a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2204      	movs	r2, #4
 8001b20:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	69db      	ldr	r3, [r3, #28]
 8001b28:	f003 0303 	and.w	r3, r3, #3
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d003      	beq.n	8001b38 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f000 f89a 	bl	8001c6a <HAL_TIM_IC_CaptureCallback>
 8001b36:	e005      	b.n	8001b44 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f000 f88c 	bl	8001c56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f000 f89d 	bl	8001c7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2200      	movs	r2, #0
 8001b48:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	f003 0310 	and.w	r3, r3, #16
 8001b54:	2b10      	cmp	r3, #16
 8001b56:	d122      	bne.n	8001b9e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	f003 0310 	and.w	r3, r3, #16
 8001b62:	2b10      	cmp	r3, #16
 8001b64:	d11b      	bne.n	8001b9e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f06f 0210 	mvn.w	r2, #16
 8001b6e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2208      	movs	r2, #8
 8001b74:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	69db      	ldr	r3, [r3, #28]
 8001b7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d003      	beq.n	8001b8c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f000 f870 	bl	8001c6a <HAL_TIM_IC_CaptureCallback>
 8001b8a:	e005      	b.n	8001b98 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f000 f862 	bl	8001c56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f000 f873 	bl	8001c7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	691b      	ldr	r3, [r3, #16]
 8001ba4:	f003 0301 	and.w	r3, r3, #1
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d10e      	bne.n	8001bca <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d107      	bne.n	8001bca <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f06f 0201 	mvn.w	r2, #1
 8001bc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7fe fe3f 	bl	8000848 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bd4:	2b80      	cmp	r3, #128	; 0x80
 8001bd6:	d10e      	bne.n	8001bf6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001be2:	2b80      	cmp	r3, #128	; 0x80
 8001be4:	d107      	bne.n	8001bf6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001bee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f000 f8e3 	bl	8001dbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	691b      	ldr	r3, [r3, #16]
 8001bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c00:	2b40      	cmp	r3, #64	; 0x40
 8001c02:	d10e      	bne.n	8001c22 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c0e:	2b40      	cmp	r3, #64	; 0x40
 8001c10:	d107      	bne.n	8001c22 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001c1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 f838 	bl	8001c92 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	691b      	ldr	r3, [r3, #16]
 8001c28:	f003 0320 	and.w	r3, r3, #32
 8001c2c:	2b20      	cmp	r3, #32
 8001c2e:	d10e      	bne.n	8001c4e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	68db      	ldr	r3, [r3, #12]
 8001c36:	f003 0320 	and.w	r3, r3, #32
 8001c3a:	2b20      	cmp	r3, #32
 8001c3c:	d107      	bne.n	8001c4e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f06f 0220 	mvn.w	r2, #32
 8001c46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f000 f8ad 	bl	8001da8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c56:	b480      	push	{r7}
 8001c58:	b083      	sub	sp, #12
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001c5e:	bf00      	nop
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr

08001c6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	b083      	sub	sp, #12
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001c72:	bf00      	nop
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr

08001c7e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	b083      	sub	sp, #12
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001c86:	bf00      	nop
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr

08001c92 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001c92:	b480      	push	{r7}
 8001c94:	b083      	sub	sp, #12
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001c9a:	bf00      	nop
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
	...

08001ca8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b085      	sub	sp, #20
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a34      	ldr	r2, [pc, #208]	; (8001d8c <TIM_Base_SetConfig+0xe4>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d00f      	beq.n	8001ce0 <TIM_Base_SetConfig+0x38>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cc6:	d00b      	beq.n	8001ce0 <TIM_Base_SetConfig+0x38>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	4a31      	ldr	r2, [pc, #196]	; (8001d90 <TIM_Base_SetConfig+0xe8>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d007      	beq.n	8001ce0 <TIM_Base_SetConfig+0x38>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a30      	ldr	r2, [pc, #192]	; (8001d94 <TIM_Base_SetConfig+0xec>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d003      	beq.n	8001ce0 <TIM_Base_SetConfig+0x38>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	4a2f      	ldr	r2, [pc, #188]	; (8001d98 <TIM_Base_SetConfig+0xf0>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d108      	bne.n	8001cf2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ce6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	68fa      	ldr	r2, [r7, #12]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a25      	ldr	r2, [pc, #148]	; (8001d8c <TIM_Base_SetConfig+0xe4>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d01b      	beq.n	8001d32 <TIM_Base_SetConfig+0x8a>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d00:	d017      	beq.n	8001d32 <TIM_Base_SetConfig+0x8a>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a22      	ldr	r2, [pc, #136]	; (8001d90 <TIM_Base_SetConfig+0xe8>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d013      	beq.n	8001d32 <TIM_Base_SetConfig+0x8a>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a21      	ldr	r2, [pc, #132]	; (8001d94 <TIM_Base_SetConfig+0xec>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d00f      	beq.n	8001d32 <TIM_Base_SetConfig+0x8a>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a20      	ldr	r2, [pc, #128]	; (8001d98 <TIM_Base_SetConfig+0xf0>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d00b      	beq.n	8001d32 <TIM_Base_SetConfig+0x8a>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a1f      	ldr	r2, [pc, #124]	; (8001d9c <TIM_Base_SetConfig+0xf4>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d007      	beq.n	8001d32 <TIM_Base_SetConfig+0x8a>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a1e      	ldr	r2, [pc, #120]	; (8001da0 <TIM_Base_SetConfig+0xf8>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d003      	beq.n	8001d32 <TIM_Base_SetConfig+0x8a>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4a1d      	ldr	r2, [pc, #116]	; (8001da4 <TIM_Base_SetConfig+0xfc>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d108      	bne.n	8001d44 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	68db      	ldr	r3, [r3, #12]
 8001d3e:	68fa      	ldr	r2, [r7, #12]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	695b      	ldr	r3, [r3, #20]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	689a      	ldr	r2, [r3, #8]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	4a08      	ldr	r2, [pc, #32]	; (8001d8c <TIM_Base_SetConfig+0xe4>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d103      	bne.n	8001d78 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	691a      	ldr	r2, [r3, #16]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	615a      	str	r2, [r3, #20]
}
 8001d7e:	bf00      	nop
 8001d80:	3714      	adds	r7, #20
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	40010000 	.word	0x40010000
 8001d90:	40000400 	.word	0x40000400
 8001d94:	40000800 	.word	0x40000800
 8001d98:	40000c00 	.word	0x40000c00
 8001d9c:	40014000 	.word	0x40014000
 8001da0:	40014400 	.word	0x40014400
 8001da4:	40014800 	.word	0x40014800

08001da8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d101      	bne.n	8001de2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e03f      	b.n	8001e62 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d106      	bne.n	8001dfc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2200      	movs	r2, #0
 8001df2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f7fe fd6c 	bl	80008d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2224      	movs	r2, #36	; 0x24
 8001e00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68da      	ldr	r2, [r3, #12]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f000 f90b 	bl	8002030 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	691a      	ldr	r2, [r3, #16]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	695a      	ldr	r2, [r3, #20]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	68da      	ldr	r2, [r3, #12]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2220      	movs	r2, #32
 8001e54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2220      	movs	r2, #32
 8001e5c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b088      	sub	sp, #32
 8001e6e:	af02      	add	r7, sp, #8
 8001e70:	60f8      	str	r0, [r7, #12]
 8001e72:	60b9      	str	r1, [r7, #8]
 8001e74:	603b      	str	r3, [r7, #0]
 8001e76:	4613      	mov	r3, r2
 8001e78:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	2b20      	cmp	r3, #32
 8001e88:	f040 8083 	bne.w	8001f92 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d002      	beq.n	8001e98 <HAL_UART_Transmit+0x2e>
 8001e92:	88fb      	ldrh	r3, [r7, #6]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d101      	bne.n	8001e9c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e07b      	b.n	8001f94 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d101      	bne.n	8001eaa <HAL_UART_Transmit+0x40>
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	e074      	b.n	8001f94 <HAL_UART_Transmit+0x12a>
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	2201      	movs	r2, #1
 8001eae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2221      	movs	r2, #33	; 0x21
 8001ebc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001ec0:	f7fe fe62 	bl	8000b88 <HAL_GetTick>
 8001ec4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	88fa      	ldrh	r2, [r7, #6]
 8001eca:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	88fa      	ldrh	r2, [r7, #6]
 8001ed0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001ed2:	e042      	b.n	8001f5a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	3b01      	subs	r3, #1
 8001edc:	b29a      	uxth	r2, r3
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001eea:	d122      	bne.n	8001f32 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	9300      	str	r3, [sp, #0]
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2180      	movs	r1, #128	; 0x80
 8001ef6:	68f8      	ldr	r0, [r7, #12]
 8001ef8:	f000 f850 	bl	8001f9c <UART_WaitOnFlagUntilTimeout>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e046      	b.n	8001f94 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	881b      	ldrh	r3, [r3, #0]
 8001f0e:	461a      	mov	r2, r3
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f18:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d103      	bne.n	8001f2a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	3302      	adds	r3, #2
 8001f26:	60bb      	str	r3, [r7, #8]
 8001f28:	e017      	b.n	8001f5a <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	60bb      	str	r3, [r7, #8]
 8001f30:	e013      	b.n	8001f5a <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	9300      	str	r3, [sp, #0]
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	2180      	movs	r1, #128	; 0x80
 8001f3c:	68f8      	ldr	r0, [r7, #12]
 8001f3e:	f000 f82d 	bl	8001f9c <UART_WaitOnFlagUntilTimeout>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e023      	b.n	8001f94 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	1c5a      	adds	r2, r3, #1
 8001f50:	60ba      	str	r2, [r7, #8]
 8001f52:	781a      	ldrb	r2, [r3, #0]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d1b7      	bne.n	8001ed4 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	9300      	str	r3, [sp, #0]
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2140      	movs	r1, #64	; 0x40
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	f000 f814 	bl	8001f9c <UART_WaitOnFlagUntilTimeout>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e00a      	b.n	8001f94 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2220      	movs	r2, #32
 8001f82:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	e000      	b.n	8001f94 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001f92:	2302      	movs	r3, #2
  }
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3718      	adds	r7, #24
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	60b9      	str	r1, [r7, #8]
 8001fa6:	603b      	str	r3, [r7, #0]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001fac:	e02c      	b.n	8002008 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fb4:	d028      	beq.n	8002008 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d007      	beq.n	8001fcc <UART_WaitOnFlagUntilTimeout+0x30>
 8001fbc:	f7fe fde4 	bl	8000b88 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d21d      	bcs.n	8002008 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	68da      	ldr	r2, [r3, #12]
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001fda:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	695a      	ldr	r2, [r3, #20]
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f022 0201 	bic.w	r2, r2, #1
 8001fea:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2220      	movs	r2, #32
 8001ff0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2220      	movs	r2, #32
 8001ff8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2200      	movs	r2, #0
 8002000:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e00f      	b.n	8002028 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	4013      	ands	r3, r2
 8002012:	68ba      	ldr	r2, [r7, #8]
 8002014:	429a      	cmp	r2, r3
 8002016:	bf0c      	ite	eq
 8002018:	2301      	moveq	r3, #1
 800201a:	2300      	movne	r3, #0
 800201c:	b2db      	uxtb	r3, r3
 800201e:	461a      	mov	r2, r3
 8002020:	79fb      	ldrb	r3, [r7, #7]
 8002022:	429a      	cmp	r2, r3
 8002024:	d0c3      	beq.n	8001fae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002030:	b5b0      	push	{r4, r5, r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	68da      	ldr	r2, [r3, #12]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	430a      	orrs	r2, r1
 800204c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	689a      	ldr	r2, [r3, #8]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	691b      	ldr	r3, [r3, #16]
 8002056:	431a      	orrs	r2, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	695b      	ldr	r3, [r3, #20]
 800205c:	431a      	orrs	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	69db      	ldr	r3, [r3, #28]
 8002062:	4313      	orrs	r3, r2
 8002064:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002070:	f023 030c 	bic.w	r3, r3, #12
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	6812      	ldr	r2, [r2, #0]
 8002078:	68f9      	ldr	r1, [r7, #12]
 800207a:	430b      	orrs	r3, r1
 800207c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	695b      	ldr	r3, [r3, #20]
 8002084:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	699a      	ldr	r2, [r3, #24]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	430a      	orrs	r2, r1
 8002092:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	69db      	ldr	r3, [r3, #28]
 8002098:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800209c:	f040 80e4 	bne.w	8002268 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4aab      	ldr	r2, [pc, #684]	; (8002354 <UART_SetConfig+0x324>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d004      	beq.n	80020b4 <UART_SetConfig+0x84>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4aaa      	ldr	r2, [pc, #680]	; (8002358 <UART_SetConfig+0x328>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d16c      	bne.n	800218e <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80020b4:	f7ff fc28 	bl	8001908 <HAL_RCC_GetPCLK2Freq>
 80020b8:	4602      	mov	r2, r0
 80020ba:	4613      	mov	r3, r2
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	4413      	add	r3, r2
 80020c0:	009a      	lsls	r2, r3, #2
 80020c2:	441a      	add	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ce:	4aa3      	ldr	r2, [pc, #652]	; (800235c <UART_SetConfig+0x32c>)
 80020d0:	fba2 2303 	umull	r2, r3, r2, r3
 80020d4:	095b      	lsrs	r3, r3, #5
 80020d6:	011c      	lsls	r4, r3, #4
 80020d8:	f7ff fc16 	bl	8001908 <HAL_RCC_GetPCLK2Freq>
 80020dc:	4602      	mov	r2, r0
 80020de:	4613      	mov	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4413      	add	r3, r2
 80020e4:	009a      	lsls	r2, r3, #2
 80020e6:	441a      	add	r2, r3
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	fbb2 f5f3 	udiv	r5, r2, r3
 80020f2:	f7ff fc09 	bl	8001908 <HAL_RCC_GetPCLK2Freq>
 80020f6:	4602      	mov	r2, r0
 80020f8:	4613      	mov	r3, r2
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	4413      	add	r3, r2
 80020fe:	009a      	lsls	r2, r3, #2
 8002100:	441a      	add	r2, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	fbb2 f3f3 	udiv	r3, r2, r3
 800210c:	4a93      	ldr	r2, [pc, #588]	; (800235c <UART_SetConfig+0x32c>)
 800210e:	fba2 2303 	umull	r2, r3, r2, r3
 8002112:	095b      	lsrs	r3, r3, #5
 8002114:	2264      	movs	r2, #100	; 0x64
 8002116:	fb02 f303 	mul.w	r3, r2, r3
 800211a:	1aeb      	subs	r3, r5, r3
 800211c:	00db      	lsls	r3, r3, #3
 800211e:	3332      	adds	r3, #50	; 0x32
 8002120:	4a8e      	ldr	r2, [pc, #568]	; (800235c <UART_SetConfig+0x32c>)
 8002122:	fba2 2303 	umull	r2, r3, r2, r3
 8002126:	095b      	lsrs	r3, r3, #5
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800212e:	441c      	add	r4, r3
 8002130:	f7ff fbea 	bl	8001908 <HAL_RCC_GetPCLK2Freq>
 8002134:	4602      	mov	r2, r0
 8002136:	4613      	mov	r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4413      	add	r3, r2
 800213c:	009a      	lsls	r2, r3, #2
 800213e:	441a      	add	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	005b      	lsls	r3, r3, #1
 8002146:	fbb2 f5f3 	udiv	r5, r2, r3
 800214a:	f7ff fbdd 	bl	8001908 <HAL_RCC_GetPCLK2Freq>
 800214e:	4602      	mov	r2, r0
 8002150:	4613      	mov	r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	4413      	add	r3, r2
 8002156:	009a      	lsls	r2, r3, #2
 8002158:	441a      	add	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	fbb2 f3f3 	udiv	r3, r2, r3
 8002164:	4a7d      	ldr	r2, [pc, #500]	; (800235c <UART_SetConfig+0x32c>)
 8002166:	fba2 2303 	umull	r2, r3, r2, r3
 800216a:	095b      	lsrs	r3, r3, #5
 800216c:	2264      	movs	r2, #100	; 0x64
 800216e:	fb02 f303 	mul.w	r3, r2, r3
 8002172:	1aeb      	subs	r3, r5, r3
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	3332      	adds	r3, #50	; 0x32
 8002178:	4a78      	ldr	r2, [pc, #480]	; (800235c <UART_SetConfig+0x32c>)
 800217a:	fba2 2303 	umull	r2, r3, r2, r3
 800217e:	095b      	lsrs	r3, r3, #5
 8002180:	f003 0207 	and.w	r2, r3, #7
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4422      	add	r2, r4
 800218a:	609a      	str	r2, [r3, #8]
 800218c:	e154      	b.n	8002438 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800218e:	f7ff fba7 	bl	80018e0 <HAL_RCC_GetPCLK1Freq>
 8002192:	4602      	mov	r2, r0
 8002194:	4613      	mov	r3, r2
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	4413      	add	r3, r2
 800219a:	009a      	lsls	r2, r3, #2
 800219c:	441a      	add	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a8:	4a6c      	ldr	r2, [pc, #432]	; (800235c <UART_SetConfig+0x32c>)
 80021aa:	fba2 2303 	umull	r2, r3, r2, r3
 80021ae:	095b      	lsrs	r3, r3, #5
 80021b0:	011c      	lsls	r4, r3, #4
 80021b2:	f7ff fb95 	bl	80018e0 <HAL_RCC_GetPCLK1Freq>
 80021b6:	4602      	mov	r2, r0
 80021b8:	4613      	mov	r3, r2
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	4413      	add	r3, r2
 80021be:	009a      	lsls	r2, r3, #2
 80021c0:	441a      	add	r2, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	fbb2 f5f3 	udiv	r5, r2, r3
 80021cc:	f7ff fb88 	bl	80018e0 <HAL_RCC_GetPCLK1Freq>
 80021d0:	4602      	mov	r2, r0
 80021d2:	4613      	mov	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	009a      	lsls	r2, r3, #2
 80021da:	441a      	add	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	005b      	lsls	r3, r3, #1
 80021e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021e6:	4a5d      	ldr	r2, [pc, #372]	; (800235c <UART_SetConfig+0x32c>)
 80021e8:	fba2 2303 	umull	r2, r3, r2, r3
 80021ec:	095b      	lsrs	r3, r3, #5
 80021ee:	2264      	movs	r2, #100	; 0x64
 80021f0:	fb02 f303 	mul.w	r3, r2, r3
 80021f4:	1aeb      	subs	r3, r5, r3
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	3332      	adds	r3, #50	; 0x32
 80021fa:	4a58      	ldr	r2, [pc, #352]	; (800235c <UART_SetConfig+0x32c>)
 80021fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002200:	095b      	lsrs	r3, r3, #5
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002208:	441c      	add	r4, r3
 800220a:	f7ff fb69 	bl	80018e0 <HAL_RCC_GetPCLK1Freq>
 800220e:	4602      	mov	r2, r0
 8002210:	4613      	mov	r3, r2
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4413      	add	r3, r2
 8002216:	009a      	lsls	r2, r3, #2
 8002218:	441a      	add	r2, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	005b      	lsls	r3, r3, #1
 8002220:	fbb2 f5f3 	udiv	r5, r2, r3
 8002224:	f7ff fb5c 	bl	80018e0 <HAL_RCC_GetPCLK1Freq>
 8002228:	4602      	mov	r2, r0
 800222a:	4613      	mov	r3, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	4413      	add	r3, r2
 8002230:	009a      	lsls	r2, r3, #2
 8002232:	441a      	add	r2, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	fbb2 f3f3 	udiv	r3, r2, r3
 800223e:	4a47      	ldr	r2, [pc, #284]	; (800235c <UART_SetConfig+0x32c>)
 8002240:	fba2 2303 	umull	r2, r3, r2, r3
 8002244:	095b      	lsrs	r3, r3, #5
 8002246:	2264      	movs	r2, #100	; 0x64
 8002248:	fb02 f303 	mul.w	r3, r2, r3
 800224c:	1aeb      	subs	r3, r5, r3
 800224e:	00db      	lsls	r3, r3, #3
 8002250:	3332      	adds	r3, #50	; 0x32
 8002252:	4a42      	ldr	r2, [pc, #264]	; (800235c <UART_SetConfig+0x32c>)
 8002254:	fba2 2303 	umull	r2, r3, r2, r3
 8002258:	095b      	lsrs	r3, r3, #5
 800225a:	f003 0207 	and.w	r2, r3, #7
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4422      	add	r2, r4
 8002264:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8002266:	e0e7      	b.n	8002438 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a39      	ldr	r2, [pc, #228]	; (8002354 <UART_SetConfig+0x324>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d004      	beq.n	800227c <UART_SetConfig+0x24c>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a38      	ldr	r2, [pc, #224]	; (8002358 <UART_SetConfig+0x328>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d171      	bne.n	8002360 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800227c:	f7ff fb44 	bl	8001908 <HAL_RCC_GetPCLK2Freq>
 8002280:	4602      	mov	r2, r0
 8002282:	4613      	mov	r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	4413      	add	r3, r2
 8002288:	009a      	lsls	r2, r3, #2
 800228a:	441a      	add	r2, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	fbb2 f3f3 	udiv	r3, r2, r3
 8002296:	4a31      	ldr	r2, [pc, #196]	; (800235c <UART_SetConfig+0x32c>)
 8002298:	fba2 2303 	umull	r2, r3, r2, r3
 800229c:	095b      	lsrs	r3, r3, #5
 800229e:	011c      	lsls	r4, r3, #4
 80022a0:	f7ff fb32 	bl	8001908 <HAL_RCC_GetPCLK2Freq>
 80022a4:	4602      	mov	r2, r0
 80022a6:	4613      	mov	r3, r2
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	4413      	add	r3, r2
 80022ac:	009a      	lsls	r2, r3, #2
 80022ae:	441a      	add	r2, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	fbb2 f5f3 	udiv	r5, r2, r3
 80022ba:	f7ff fb25 	bl	8001908 <HAL_RCC_GetPCLK2Freq>
 80022be:	4602      	mov	r2, r0
 80022c0:	4613      	mov	r3, r2
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	4413      	add	r3, r2
 80022c6:	009a      	lsls	r2, r3, #2
 80022c8:	441a      	add	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d4:	4a21      	ldr	r2, [pc, #132]	; (800235c <UART_SetConfig+0x32c>)
 80022d6:	fba2 2303 	umull	r2, r3, r2, r3
 80022da:	095b      	lsrs	r3, r3, #5
 80022dc:	2264      	movs	r2, #100	; 0x64
 80022de:	fb02 f303 	mul.w	r3, r2, r3
 80022e2:	1aeb      	subs	r3, r5, r3
 80022e4:	011b      	lsls	r3, r3, #4
 80022e6:	3332      	adds	r3, #50	; 0x32
 80022e8:	4a1c      	ldr	r2, [pc, #112]	; (800235c <UART_SetConfig+0x32c>)
 80022ea:	fba2 2303 	umull	r2, r3, r2, r3
 80022ee:	095b      	lsrs	r3, r3, #5
 80022f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022f4:	441c      	add	r4, r3
 80022f6:	f7ff fb07 	bl	8001908 <HAL_RCC_GetPCLK2Freq>
 80022fa:	4602      	mov	r2, r0
 80022fc:	4613      	mov	r3, r2
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	4413      	add	r3, r2
 8002302:	009a      	lsls	r2, r3, #2
 8002304:	441a      	add	r2, r3
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	fbb2 f5f3 	udiv	r5, r2, r3
 8002310:	f7ff fafa 	bl	8001908 <HAL_RCC_GetPCLK2Freq>
 8002314:	4602      	mov	r2, r0
 8002316:	4613      	mov	r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	4413      	add	r3, r2
 800231c:	009a      	lsls	r2, r3, #2
 800231e:	441a      	add	r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	fbb2 f3f3 	udiv	r3, r2, r3
 800232a:	4a0c      	ldr	r2, [pc, #48]	; (800235c <UART_SetConfig+0x32c>)
 800232c:	fba2 2303 	umull	r2, r3, r2, r3
 8002330:	095b      	lsrs	r3, r3, #5
 8002332:	2264      	movs	r2, #100	; 0x64
 8002334:	fb02 f303 	mul.w	r3, r2, r3
 8002338:	1aeb      	subs	r3, r5, r3
 800233a:	011b      	lsls	r3, r3, #4
 800233c:	3332      	adds	r3, #50	; 0x32
 800233e:	4a07      	ldr	r2, [pc, #28]	; (800235c <UART_SetConfig+0x32c>)
 8002340:	fba2 2303 	umull	r2, r3, r2, r3
 8002344:	095b      	lsrs	r3, r3, #5
 8002346:	f003 020f 	and.w	r2, r3, #15
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4422      	add	r2, r4
 8002350:	609a      	str	r2, [r3, #8]
 8002352:	e071      	b.n	8002438 <UART_SetConfig+0x408>
 8002354:	40011000 	.word	0x40011000
 8002358:	40011400 	.word	0x40011400
 800235c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002360:	f7ff fabe 	bl	80018e0 <HAL_RCC_GetPCLK1Freq>
 8002364:	4602      	mov	r2, r0
 8002366:	4613      	mov	r3, r2
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	4413      	add	r3, r2
 800236c:	009a      	lsls	r2, r3, #2
 800236e:	441a      	add	r2, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	fbb2 f3f3 	udiv	r3, r2, r3
 800237a:	4a31      	ldr	r2, [pc, #196]	; (8002440 <UART_SetConfig+0x410>)
 800237c:	fba2 2303 	umull	r2, r3, r2, r3
 8002380:	095b      	lsrs	r3, r3, #5
 8002382:	011c      	lsls	r4, r3, #4
 8002384:	f7ff faac 	bl	80018e0 <HAL_RCC_GetPCLK1Freq>
 8002388:	4602      	mov	r2, r0
 800238a:	4613      	mov	r3, r2
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	4413      	add	r3, r2
 8002390:	009a      	lsls	r2, r3, #2
 8002392:	441a      	add	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	fbb2 f5f3 	udiv	r5, r2, r3
 800239e:	f7ff fa9f 	bl	80018e0 <HAL_RCC_GetPCLK1Freq>
 80023a2:	4602      	mov	r2, r0
 80023a4:	4613      	mov	r3, r2
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	4413      	add	r3, r2
 80023aa:	009a      	lsls	r2, r3, #2
 80023ac:	441a      	add	r2, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023b8:	4a21      	ldr	r2, [pc, #132]	; (8002440 <UART_SetConfig+0x410>)
 80023ba:	fba2 2303 	umull	r2, r3, r2, r3
 80023be:	095b      	lsrs	r3, r3, #5
 80023c0:	2264      	movs	r2, #100	; 0x64
 80023c2:	fb02 f303 	mul.w	r3, r2, r3
 80023c6:	1aeb      	subs	r3, r5, r3
 80023c8:	011b      	lsls	r3, r3, #4
 80023ca:	3332      	adds	r3, #50	; 0x32
 80023cc:	4a1c      	ldr	r2, [pc, #112]	; (8002440 <UART_SetConfig+0x410>)
 80023ce:	fba2 2303 	umull	r2, r3, r2, r3
 80023d2:	095b      	lsrs	r3, r3, #5
 80023d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023d8:	441c      	add	r4, r3
 80023da:	f7ff fa81 	bl	80018e0 <HAL_RCC_GetPCLK1Freq>
 80023de:	4602      	mov	r2, r0
 80023e0:	4613      	mov	r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	4413      	add	r3, r2
 80023e6:	009a      	lsls	r2, r3, #2
 80023e8:	441a      	add	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	fbb2 f5f3 	udiv	r5, r2, r3
 80023f4:	f7ff fa74 	bl	80018e0 <HAL_RCC_GetPCLK1Freq>
 80023f8:	4602      	mov	r2, r0
 80023fa:	4613      	mov	r3, r2
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	4413      	add	r3, r2
 8002400:	009a      	lsls	r2, r3, #2
 8002402:	441a      	add	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	fbb2 f3f3 	udiv	r3, r2, r3
 800240e:	4a0c      	ldr	r2, [pc, #48]	; (8002440 <UART_SetConfig+0x410>)
 8002410:	fba2 2303 	umull	r2, r3, r2, r3
 8002414:	095b      	lsrs	r3, r3, #5
 8002416:	2264      	movs	r2, #100	; 0x64
 8002418:	fb02 f303 	mul.w	r3, r2, r3
 800241c:	1aeb      	subs	r3, r5, r3
 800241e:	011b      	lsls	r3, r3, #4
 8002420:	3332      	adds	r3, #50	; 0x32
 8002422:	4a07      	ldr	r2, [pc, #28]	; (8002440 <UART_SetConfig+0x410>)
 8002424:	fba2 2303 	umull	r2, r3, r2, r3
 8002428:	095b      	lsrs	r3, r3, #5
 800242a:	f003 020f 	and.w	r2, r3, #15
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4422      	add	r2, r4
 8002434:	609a      	str	r2, [r3, #8]
}
 8002436:	e7ff      	b.n	8002438 <UART_SetConfig+0x408>
 8002438:	bf00      	nop
 800243a:	3710      	adds	r7, #16
 800243c:	46bd      	mov	sp, r7
 800243e:	bdb0      	pop	{r4, r5, r7, pc}
 8002440:	51eb851f 	.word	0x51eb851f

08002444 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800244a:	f3ef 8305 	mrs	r3, IPSR
 800244e:	60bb      	str	r3, [r7, #8]
  return(result);
 8002450:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002452:	2b00      	cmp	r3, #0
 8002454:	d10f      	bne.n	8002476 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002456:	f3ef 8310 	mrs	r3, PRIMASK
 800245a:	607b      	str	r3, [r7, #4]
  return(result);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d109      	bne.n	8002476 <osKernelInitialize+0x32>
 8002462:	4b11      	ldr	r3, [pc, #68]	; (80024a8 <osKernelInitialize+0x64>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	2b02      	cmp	r3, #2
 8002468:	d109      	bne.n	800247e <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800246a:	f3ef 8311 	mrs	r3, BASEPRI
 800246e:	603b      	str	r3, [r7, #0]
  return(result);
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d003      	beq.n	800247e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8002476:	f06f 0305 	mvn.w	r3, #5
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	e00c      	b.n	8002498 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800247e:	4b0a      	ldr	r3, [pc, #40]	; (80024a8 <osKernelInitialize+0x64>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d105      	bne.n	8002492 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8002486:	4b08      	ldr	r3, [pc, #32]	; (80024a8 <osKernelInitialize+0x64>)
 8002488:	2201      	movs	r2, #1
 800248a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800248c:	2300      	movs	r3, #0
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	e002      	b.n	8002498 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8002492:	f04f 33ff 	mov.w	r3, #4294967295
 8002496:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8002498:	68fb      	ldr	r3, [r7, #12]
}
 800249a:	4618      	mov	r0, r3
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	20000028 	.word	0x20000028

080024ac <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80024b2:	f3ef 8305 	mrs	r3, IPSR
 80024b6:	60bb      	str	r3, [r7, #8]
  return(result);
 80024b8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d10f      	bne.n	80024de <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024be:	f3ef 8310 	mrs	r3, PRIMASK
 80024c2:	607b      	str	r3, [r7, #4]
  return(result);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d109      	bne.n	80024de <osKernelStart+0x32>
 80024ca:	4b11      	ldr	r3, [pc, #68]	; (8002510 <osKernelStart+0x64>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d109      	bne.n	80024e6 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80024d2:	f3ef 8311 	mrs	r3, BASEPRI
 80024d6:	603b      	str	r3, [r7, #0]
  return(result);
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d003      	beq.n	80024e6 <osKernelStart+0x3a>
    stat = osErrorISR;
 80024de:	f06f 0305 	mvn.w	r3, #5
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	e00e      	b.n	8002504 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80024e6:	4b0a      	ldr	r3, [pc, #40]	; (8002510 <osKernelStart+0x64>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d107      	bne.n	80024fe <osKernelStart+0x52>
      KernelState = osKernelRunning;
 80024ee:	4b08      	ldr	r3, [pc, #32]	; (8002510 <osKernelStart+0x64>)
 80024f0:	2202      	movs	r2, #2
 80024f2:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80024f4:	f001 fac2 	bl	8003a7c <vTaskStartScheduler>
      stat = osOK;
 80024f8:	2300      	movs	r3, #0
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	e002      	b.n	8002504 <osKernelStart+0x58>
    } else {
      stat = osError;
 80024fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002502:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8002504:	68fb      	ldr	r3, [r7, #12]
}
 8002506:	4618      	mov	r0, r3
 8002508:	3710      	adds	r7, #16
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	20000028 	.word	0x20000028

08002514 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002514:	b580      	push	{r7, lr}
 8002516:	b092      	sub	sp, #72	; 0x48
 8002518:	af04      	add	r7, sp, #16
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002520:	2300      	movs	r3, #0
 8002522:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002524:	f3ef 8305 	mrs	r3, IPSR
 8002528:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800252a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 800252c:	2b00      	cmp	r3, #0
 800252e:	f040 8094 	bne.w	800265a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002532:	f3ef 8310 	mrs	r3, PRIMASK
 8002536:	623b      	str	r3, [r7, #32]
  return(result);
 8002538:	6a3b      	ldr	r3, [r7, #32]
 800253a:	2b00      	cmp	r3, #0
 800253c:	f040 808d 	bne.w	800265a <osThreadNew+0x146>
 8002540:	4b48      	ldr	r3, [pc, #288]	; (8002664 <osThreadNew+0x150>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2b02      	cmp	r3, #2
 8002546:	d106      	bne.n	8002556 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002548:	f3ef 8311 	mrs	r3, BASEPRI
 800254c:	61fb      	str	r3, [r7, #28]
  return(result);
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	2b00      	cmp	r3, #0
 8002552:	f040 8082 	bne.w	800265a <osThreadNew+0x146>
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d07e      	beq.n	800265a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 800255c:	2380      	movs	r3, #128	; 0x80
 800255e:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8002560:	2318      	movs	r3, #24
 8002562:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8002564:	2300      	movs	r3, #0
 8002566:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8002568:	f107 031b 	add.w	r3, r7, #27
 800256c:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800256e:	f04f 33ff 	mov.w	r3, #4294967295
 8002572:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d045      	beq.n	8002606 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d002      	beq.n	8002588 <osThreadNew+0x74>
        name = attr->name;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	699b      	ldr	r3, [r3, #24]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d002      	beq.n	8002596 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002598:	2b00      	cmp	r3, #0
 800259a:	d008      	beq.n	80025ae <osThreadNew+0x9a>
 800259c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800259e:	2b38      	cmp	r3, #56	; 0x38
 80025a0:	d805      	bhi.n	80025ae <osThreadNew+0x9a>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <osThreadNew+0x9e>
        return (NULL);
 80025ae:	2300      	movs	r3, #0
 80025b0:	e054      	b.n	800265c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	695b      	ldr	r3, [r3, #20]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d003      	beq.n	80025c2 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	695b      	ldr	r3, [r3, #20]
 80025be:	089b      	lsrs	r3, r3, #2
 80025c0:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d00e      	beq.n	80025e8 <osThreadNew+0xd4>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	2b5b      	cmp	r3, #91	; 0x5b
 80025d0:	d90a      	bls.n	80025e8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d006      	beq.n	80025e8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	695b      	ldr	r3, [r3, #20]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d002      	beq.n	80025e8 <osThreadNew+0xd4>
        mem = 1;
 80025e2:	2301      	movs	r3, #1
 80025e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80025e6:	e010      	b.n	800260a <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d10c      	bne.n	800260a <osThreadNew+0xf6>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d108      	bne.n	800260a <osThreadNew+0xf6>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	691b      	ldr	r3, [r3, #16]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d104      	bne.n	800260a <osThreadNew+0xf6>
          mem = 0;
 8002600:	2300      	movs	r3, #0
 8002602:	62bb      	str	r3, [r7, #40]	; 0x28
 8002604:	e001      	b.n	800260a <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8002606:	2300      	movs	r3, #0
 8002608:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 800260a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800260c:	2b01      	cmp	r3, #1
 800260e:	d110      	bne.n	8002632 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002618:	9202      	str	r2, [sp, #8]
 800261a:	9301      	str	r3, [sp, #4]
 800261c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800261e:	9300      	str	r3, [sp, #0]
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002624:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002626:	68f8      	ldr	r0, [r7, #12]
 8002628:	f001 f860 	bl	80036ec <xTaskCreateStatic>
 800262c:	4603      	mov	r3, r0
 800262e:	617b      	str	r3, [r7, #20]
 8002630:	e013      	b.n	800265a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8002632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002634:	2b00      	cmp	r3, #0
 8002636:	d110      	bne.n	800265a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800263a:	b29a      	uxth	r2, r3
 800263c:	f107 0314 	add.w	r3, r7, #20
 8002640:	9301      	str	r3, [sp, #4]
 8002642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002644:	9300      	str	r3, [sp, #0]
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800264a:	68f8      	ldr	r0, [r7, #12]
 800264c:	f001 f8a7 	bl	800379e <xTaskCreate>
 8002650:	4603      	mov	r3, r0
 8002652:	2b01      	cmp	r3, #1
 8002654:	d001      	beq.n	800265a <osThreadNew+0x146>
          hTask = NULL;
 8002656:	2300      	movs	r3, #0
 8002658:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800265a:	697b      	ldr	r3, [r7, #20]
}
 800265c:	4618      	mov	r0, r3
 800265e:	3738      	adds	r7, #56	; 0x38
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	20000028 	.word	0x20000028

08002668 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800266e:	f3ef 8305 	mrs	r3, IPSR
 8002672:	60bb      	str	r3, [r7, #8]
  return(result);
 8002674:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002676:	2b00      	cmp	r3, #0
 8002678:	d10f      	bne.n	800269a <osThreadYield+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800267a:	f3ef 8310 	mrs	r3, PRIMASK
 800267e:	607b      	str	r3, [r7, #4]
  return(result);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d109      	bne.n	800269a <osThreadYield+0x32>
 8002686:	4b0f      	ldr	r3, [pc, #60]	; (80026c4 <osThreadYield+0x5c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2b02      	cmp	r3, #2
 800268c:	d109      	bne.n	80026a2 <osThreadYield+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800268e:	f3ef 8311 	mrs	r3, BASEPRI
 8002692:	603b      	str	r3, [r7, #0]
  return(result);
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d003      	beq.n	80026a2 <osThreadYield+0x3a>
    stat = osErrorISR;
 800269a:	f06f 0305 	mvn.w	r3, #5
 800269e:	60fb      	str	r3, [r7, #12]
 80026a0:	e009      	b.n	80026b6 <osThreadYield+0x4e>
  } else {
    stat = osOK;
 80026a2:	2300      	movs	r3, #0
 80026a4:	60fb      	str	r3, [r7, #12]
    taskYIELD();
 80026a6:	4b08      	ldr	r3, [pc, #32]	; (80026c8 <osThreadYield+0x60>)
 80026a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	f3bf 8f4f 	dsb	sy
 80026b2:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 80026b6:	68fb      	ldr	r3, [r7, #12]
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3714      	adds	r7, #20
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	20000028 	.word	0x20000028
 80026c8:	e000ed04 	.word	0xe000ed04

080026cc <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b086      	sub	sp, #24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80026d4:	f3ef 8305 	mrs	r3, IPSR
 80026d8:	613b      	str	r3, [r7, #16]
  return(result);
 80026da:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d10f      	bne.n	8002700 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026e0:	f3ef 8310 	mrs	r3, PRIMASK
 80026e4:	60fb      	str	r3, [r7, #12]
  return(result);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d109      	bne.n	8002700 <osDelay+0x34>
 80026ec:	4b0d      	ldr	r3, [pc, #52]	; (8002724 <osDelay+0x58>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d109      	bne.n	8002708 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80026f4:	f3ef 8311 	mrs	r3, BASEPRI
 80026f8:	60bb      	str	r3, [r7, #8]
  return(result);
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d003      	beq.n	8002708 <osDelay+0x3c>
    stat = osErrorISR;
 8002700:	f06f 0305 	mvn.w	r3, #5
 8002704:	617b      	str	r3, [r7, #20]
 8002706:	e007      	b.n	8002718 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d002      	beq.n	8002718 <osDelay+0x4c>
      vTaskDelay(ticks);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f001 f97e 	bl	8003a14 <vTaskDelay>
    }
  }

  return (stat);
 8002718:	697b      	ldr	r3, [r7, #20]
}
 800271a:	4618      	mov	r0, r3
 800271c:	3718      	adds	r7, #24
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	20000028 	.word	0x20000028

08002728 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8002728:	b580      	push	{r7, lr}
 800272a:	b08c      	sub	sp, #48	; 0x30
 800272c:	af02      	add	r7, sp, #8
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8002734:	2300      	movs	r3, #0
 8002736:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002738:	f3ef 8305 	mrs	r3, IPSR
 800273c:	61bb      	str	r3, [r7, #24]
  return(result);
 800273e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8002740:	2b00      	cmp	r3, #0
 8002742:	d170      	bne.n	8002826 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002744:	f3ef 8310 	mrs	r3, PRIMASK
 8002748:	617b      	str	r3, [r7, #20]
  return(result);
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d16a      	bne.n	8002826 <osMessageQueueNew+0xfe>
 8002750:	4b37      	ldr	r3, [pc, #220]	; (8002830 <osMessageQueueNew+0x108>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2b02      	cmp	r3, #2
 8002756:	d105      	bne.n	8002764 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002758:	f3ef 8311 	mrs	r3, BASEPRI
 800275c:	613b      	str	r3, [r7, #16]
  return(result);
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d160      	bne.n	8002826 <osMessageQueueNew+0xfe>
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d05d      	beq.n	8002826 <osMessageQueueNew+0xfe>
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d05a      	beq.n	8002826 <osMessageQueueNew+0xfe>
    mem = -1;
 8002770:	f04f 33ff 	mov.w	r3, #4294967295
 8002774:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d029      	beq.n	80027d0 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d012      	beq.n	80027aa <osMessageQueueNew+0x82>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	2b4f      	cmp	r3, #79	; 0x4f
 800278a:	d90e      	bls.n	80027aa <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8002790:	2b00      	cmp	r3, #0
 8002792:	d00a      	beq.n	80027aa <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	695a      	ldr	r2, [r3, #20]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	68b9      	ldr	r1, [r7, #8]
 800279c:	fb01 f303 	mul.w	r3, r1, r3
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d302      	bcc.n	80027aa <osMessageQueueNew+0x82>
        mem = 1;
 80027a4:	2301      	movs	r3, #1
 80027a6:	623b      	str	r3, [r7, #32]
 80027a8:	e014      	b.n	80027d4 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d110      	bne.n	80027d4 <osMessageQueueNew+0xac>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d10c      	bne.n	80027d4 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d108      	bne.n	80027d4 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	695b      	ldr	r3, [r3, #20]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d104      	bne.n	80027d4 <osMessageQueueNew+0xac>
          mem = 0;
 80027ca:	2300      	movs	r3, #0
 80027cc:	623b      	str	r3, [r7, #32]
 80027ce:	e001      	b.n	80027d4 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 80027d0:	2300      	movs	r3, #0
 80027d2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80027d4:	6a3b      	ldr	r3, [r7, #32]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d10c      	bne.n	80027f4 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	691a      	ldr	r2, [r3, #16]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6899      	ldr	r1, [r3, #8]
 80027e2:	2300      	movs	r3, #0
 80027e4:	9300      	str	r3, [sp, #0]
 80027e6:	460b      	mov	r3, r1
 80027e8:	68b9      	ldr	r1, [r7, #8]
 80027ea:	68f8      	ldr	r0, [r7, #12]
 80027ec:	f000 fa58 	bl	8002ca0 <xQueueGenericCreateStatic>
 80027f0:	6278      	str	r0, [r7, #36]	; 0x24
 80027f2:	e008      	b.n	8002806 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 80027f4:	6a3b      	ldr	r3, [r7, #32]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d105      	bne.n	8002806 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 80027fa:	2200      	movs	r2, #0
 80027fc:	68b9      	ldr	r1, [r7, #8]
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f000 fac0 	bl	8002d84 <xQueueGenericCreate>
 8002804:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8002806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002808:	2b00      	cmp	r3, #0
 800280a:	d00c      	beq.n	8002826 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <osMessageQueueNew+0xf2>
        name = attr->name;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	61fb      	str	r3, [r7, #28]
 8002818:	e001      	b.n	800281e <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 800281a:	2300      	movs	r3, #0
 800281c:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800281e:	69f9      	ldr	r1, [r7, #28]
 8002820:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002822:	f000 ff07 	bl	8003634 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8002826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002828:	4618      	mov	r0, r3
 800282a:	3728      	adds	r7, #40	; 0x28
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	20000028 	.word	0x20000028

08002834 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8002834:	b580      	push	{r7, lr}
 8002836:	b08a      	sub	sp, #40	; 0x28
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	603b      	str	r3, [r7, #0]
 8002840:	4613      	mov	r3, r2
 8002842:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8002848:	2300      	movs	r3, #0
 800284a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800284c:	f3ef 8305 	mrs	r3, IPSR
 8002850:	61fb      	str	r3, [r7, #28]
  return(result);
 8002852:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8002854:	2b00      	cmp	r3, #0
 8002856:	d10f      	bne.n	8002878 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002858:	f3ef 8310 	mrs	r3, PRIMASK
 800285c:	61bb      	str	r3, [r7, #24]
  return(result);
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d109      	bne.n	8002878 <osMessageQueuePut+0x44>
 8002864:	4b2b      	ldr	r3, [pc, #172]	; (8002914 <osMessageQueuePut+0xe0>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2b02      	cmp	r3, #2
 800286a:	d12e      	bne.n	80028ca <osMessageQueuePut+0x96>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800286c:	f3ef 8311 	mrs	r3, BASEPRI
 8002870:	617b      	str	r3, [r7, #20]
  return(result);
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d028      	beq.n	80028ca <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002878:	6a3b      	ldr	r3, [r7, #32]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d005      	beq.n	800288a <osMessageQueuePut+0x56>
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d002      	beq.n	800288a <osMessageQueuePut+0x56>
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d003      	beq.n	8002892 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800288a:	f06f 0303 	mvn.w	r3, #3
 800288e:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002890:	e039      	b.n	8002906 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8002892:	2300      	movs	r3, #0
 8002894:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8002896:	f107 0210 	add.w	r2, r7, #16
 800289a:	2300      	movs	r3, #0
 800289c:	68b9      	ldr	r1, [r7, #8]
 800289e:	6a38      	ldr	r0, [r7, #32]
 80028a0:	f000 fbca 	bl	8003038 <xQueueGenericSendFromISR>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d003      	beq.n	80028b2 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 80028aa:	f06f 0302 	mvn.w	r3, #2
 80028ae:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80028b0:	e029      	b.n	8002906 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d026      	beq.n	8002906 <osMessageQueuePut+0xd2>
 80028b8:	4b17      	ldr	r3, [pc, #92]	; (8002918 <osMessageQueuePut+0xe4>)
 80028ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	f3bf 8f4f 	dsb	sy
 80028c4:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80028c8:	e01d      	b.n	8002906 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80028ca:	6a3b      	ldr	r3, [r7, #32]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d002      	beq.n	80028d6 <osMessageQueuePut+0xa2>
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d103      	bne.n	80028de <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 80028d6:	f06f 0303 	mvn.w	r3, #3
 80028da:	627b      	str	r3, [r7, #36]	; 0x24
 80028dc:	e014      	b.n	8002908 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80028de:	2300      	movs	r3, #0
 80028e0:	683a      	ldr	r2, [r7, #0]
 80028e2:	68b9      	ldr	r1, [r7, #8]
 80028e4:	6a38      	ldr	r0, [r7, #32]
 80028e6:	f000 faad 	bl	8002e44 <xQueueGenericSend>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d00b      	beq.n	8002908 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d003      	beq.n	80028fe <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 80028f6:	f06f 0301 	mvn.w	r3, #1
 80028fa:	627b      	str	r3, [r7, #36]	; 0x24
 80028fc:	e004      	b.n	8002908 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 80028fe:	f06f 0302 	mvn.w	r3, #2
 8002902:	627b      	str	r3, [r7, #36]	; 0x24
 8002904:	e000      	b.n	8002908 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002906:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8002908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800290a:	4618      	mov	r0, r3
 800290c:	3728      	adds	r7, #40	; 0x28
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20000028 	.word	0x20000028
 8002918:	e000ed04 	.word	0xe000ed04

0800291c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800291c:	b580      	push	{r7, lr}
 800291e:	b08a      	sub	sp, #40	; 0x28
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
 8002928:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800292e:	2300      	movs	r3, #0
 8002930:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002932:	f3ef 8305 	mrs	r3, IPSR
 8002936:	61fb      	str	r3, [r7, #28]
  return(result);
 8002938:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800293a:	2b00      	cmp	r3, #0
 800293c:	d10f      	bne.n	800295e <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800293e:	f3ef 8310 	mrs	r3, PRIMASK
 8002942:	61bb      	str	r3, [r7, #24]
  return(result);
 8002944:	69bb      	ldr	r3, [r7, #24]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d109      	bne.n	800295e <osMessageQueueGet+0x42>
 800294a:	4b2b      	ldr	r3, [pc, #172]	; (80029f8 <osMessageQueueGet+0xdc>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2b02      	cmp	r3, #2
 8002950:	d12e      	bne.n	80029b0 <osMessageQueueGet+0x94>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002952:	f3ef 8311 	mrs	r3, BASEPRI
 8002956:	617b      	str	r3, [r7, #20]
  return(result);
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d028      	beq.n	80029b0 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800295e:	6a3b      	ldr	r3, [r7, #32]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d005      	beq.n	8002970 <osMessageQueueGet+0x54>
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d002      	beq.n	8002970 <osMessageQueueGet+0x54>
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d003      	beq.n	8002978 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8002970:	f06f 0303 	mvn.w	r3, #3
 8002974:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002976:	e038      	b.n	80029ea <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8002978:	2300      	movs	r3, #0
 800297a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800297c:	f107 0310 	add.w	r3, r7, #16
 8002980:	461a      	mov	r2, r3
 8002982:	68b9      	ldr	r1, [r7, #8]
 8002984:	6a38      	ldr	r0, [r7, #32]
 8002986:	f000 fcc7 	bl	8003318 <xQueueReceiveFromISR>
 800298a:	4603      	mov	r3, r0
 800298c:	2b01      	cmp	r3, #1
 800298e:	d003      	beq.n	8002998 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8002990:	f06f 0302 	mvn.w	r3, #2
 8002994:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002996:	e028      	b.n	80029ea <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d025      	beq.n	80029ea <osMessageQueueGet+0xce>
 800299e:	4b17      	ldr	r3, [pc, #92]	; (80029fc <osMessageQueueGet+0xe0>)
 80029a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029a4:	601a      	str	r2, [r3, #0]
 80029a6:	f3bf 8f4f 	dsb	sy
 80029aa:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80029ae:	e01c      	b.n	80029ea <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80029b0:	6a3b      	ldr	r3, [r7, #32]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d002      	beq.n	80029bc <osMessageQueueGet+0xa0>
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d103      	bne.n	80029c4 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 80029bc:	f06f 0303 	mvn.w	r3, #3
 80029c0:	627b      	str	r3, [r7, #36]	; 0x24
 80029c2:	e013      	b.n	80029ec <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80029c4:	683a      	ldr	r2, [r7, #0]
 80029c6:	68b9      	ldr	r1, [r7, #8]
 80029c8:	6a38      	ldr	r0, [r7, #32]
 80029ca:	f000 fbc9 	bl	8003160 <xQueueReceive>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d00b      	beq.n	80029ec <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d003      	beq.n	80029e2 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 80029da:	f06f 0301 	mvn.w	r3, #1
 80029de:	627b      	str	r3, [r7, #36]	; 0x24
 80029e0:	e004      	b.n	80029ec <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 80029e2:	f06f 0302 	mvn.w	r3, #2
 80029e6:	627b      	str	r3, [r7, #36]	; 0x24
 80029e8:	e000      	b.n	80029ec <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80029ea:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80029ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3728      	adds	r7, #40	; 0x28
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	20000028 	.word	0x20000028
 80029fc:	e000ed04 	.word	0xe000ed04

08002a00 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002a00:	b480      	push	{r7}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	4a07      	ldr	r2, [pc, #28]	; (8002a2c <vApplicationGetIdleTaskMemory+0x2c>)
 8002a10:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	4a06      	ldr	r2, [pc, #24]	; (8002a30 <vApplicationGetIdleTaskMemory+0x30>)
 8002a16:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2280      	movs	r2, #128	; 0x80
 8002a1c:	601a      	str	r2, [r3, #0]
}
 8002a1e:	bf00      	nop
 8002a20:	3714      	adds	r7, #20
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	2000002c 	.word	0x2000002c
 8002a30:	20000088 	.word	0x20000088

08002a34 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002a34:	b480      	push	{r7}
 8002a36:	b085      	sub	sp, #20
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	4a07      	ldr	r2, [pc, #28]	; (8002a60 <vApplicationGetTimerTaskMemory+0x2c>)
 8002a44:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	4a06      	ldr	r2, [pc, #24]	; (8002a64 <vApplicationGetTimerTaskMemory+0x30>)
 8002a4a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a52:	601a      	str	r2, [r3, #0]
}
 8002a54:	bf00      	nop
 8002a56:	3714      	adds	r7, #20
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr
 8002a60:	20000288 	.word	0x20000288
 8002a64:	200002e4 	.word	0x200002e4

08002a68 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f103 0208 	add.w	r2, r3, #8
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a80:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f103 0208 	add.w	r2, r3, #8
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f103 0208 	add.w	r2, r3, #8
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002a9c:	bf00      	nop
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr

08002ac2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b085      	sub	sp, #20
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
 8002aca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	683a      	ldr	r2, [r7, #0]
 8002ae6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	683a      	ldr	r2, [r7, #0]
 8002aec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	1c5a      	adds	r2, r3, #1
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	601a      	str	r2, [r3, #0]
}
 8002afe:	bf00      	nop
 8002b00:	3714      	adds	r7, #20
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b085      	sub	sp, #20
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
 8002b12:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b20:	d103      	bne.n	8002b2a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	691b      	ldr	r3, [r3, #16]
 8002b26:	60fb      	str	r3, [r7, #12]
 8002b28:	e00c      	b.n	8002b44 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	3308      	adds	r3, #8
 8002b2e:	60fb      	str	r3, [r7, #12]
 8002b30:	e002      	b.n	8002b38 <vListInsert+0x2e>
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	60fb      	str	r3, [r7, #12]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	68ba      	ldr	r2, [r7, #8]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d2f6      	bcs.n	8002b32 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	685a      	ldr	r2, [r3, #4]
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	683a      	ldr	r2, [r7, #0]
 8002b52:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	683a      	ldr	r2, [r7, #0]
 8002b5e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	1c5a      	adds	r2, r3, #1
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	601a      	str	r2, [r3, #0]
}
 8002b70:	bf00      	nop
 8002b72:	3714      	adds	r7, #20
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	691b      	ldr	r3, [r3, #16]
 8002b88:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	6892      	ldr	r2, [r2, #8]
 8002b92:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	6852      	ldr	r2, [r2, #4]
 8002b9c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d103      	bne.n	8002bb0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689a      	ldr	r2, [r3, #8]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	1e5a      	subs	r2, r3, #1
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3714      	adds	r7, #20
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr

08002bd0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d109      	bne.n	8002bf8 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002be8:	f383 8811 	msr	BASEPRI, r3
 8002bec:	f3bf 8f6f 	isb	sy
 8002bf0:	f3bf 8f4f 	dsb	sy
 8002bf4:	60bb      	str	r3, [r7, #8]
 8002bf6:	e7fe      	b.n	8002bf6 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8002bf8:	f002 f890 	bl	8004d1c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c04:	68f9      	ldr	r1, [r7, #12]
 8002c06:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002c08:	fb01 f303 	mul.w	r3, r1, r3
 8002c0c:	441a      	add	r2, r3
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2200      	movs	r2, #0
 8002c16:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c28:	3b01      	subs	r3, #1
 8002c2a:	68f9      	ldr	r1, [r7, #12]
 8002c2c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002c2e:	fb01 f303 	mul.w	r3, r1, r3
 8002c32:	441a      	add	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	22ff      	movs	r2, #255	; 0xff
 8002c3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	22ff      	movs	r2, #255	; 0xff
 8002c44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d114      	bne.n	8002c78 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d01a      	beq.n	8002c8c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	3310      	adds	r3, #16
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f001 f994 	bl	8003f88 <xTaskRemoveFromEventList>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d012      	beq.n	8002c8c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002c66:	4b0d      	ldr	r3, [pc, #52]	; (8002c9c <xQueueGenericReset+0xcc>)
 8002c68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c6c:	601a      	str	r2, [r3, #0]
 8002c6e:	f3bf 8f4f 	dsb	sy
 8002c72:	f3bf 8f6f 	isb	sy
 8002c76:	e009      	b.n	8002c8c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	3310      	adds	r3, #16
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff fef3 	bl	8002a68 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	3324      	adds	r3, #36	; 0x24
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7ff feee 	bl	8002a68 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002c8c:	f002 f874 	bl	8004d78 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002c90:	2301      	movs	r3, #1
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3710      	adds	r7, #16
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	e000ed04 	.word	0xe000ed04

08002ca0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b08e      	sub	sp, #56	; 0x38
 8002ca4:	af02      	add	r7, sp, #8
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	607a      	str	r2, [r7, #4]
 8002cac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d109      	bne.n	8002cc8 <xQueueGenericCreateStatic+0x28>
 8002cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cb8:	f383 8811 	msr	BASEPRI, r3
 8002cbc:	f3bf 8f6f 	isb	sy
 8002cc0:	f3bf 8f4f 	dsb	sy
 8002cc4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cc6:	e7fe      	b.n	8002cc6 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d109      	bne.n	8002ce2 <xQueueGenericCreateStatic+0x42>
 8002cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cd2:	f383 8811 	msr	BASEPRI, r3
 8002cd6:	f3bf 8f6f 	isb	sy
 8002cda:	f3bf 8f4f 	dsb	sy
 8002cde:	627b      	str	r3, [r7, #36]	; 0x24
 8002ce0:	e7fe      	b.n	8002ce0 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d002      	beq.n	8002cee <xQueueGenericCreateStatic+0x4e>
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <xQueueGenericCreateStatic+0x52>
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e000      	b.n	8002cf4 <xQueueGenericCreateStatic+0x54>
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d109      	bne.n	8002d0c <xQueueGenericCreateStatic+0x6c>
 8002cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cfc:	f383 8811 	msr	BASEPRI, r3
 8002d00:	f3bf 8f6f 	isb	sy
 8002d04:	f3bf 8f4f 	dsb	sy
 8002d08:	623b      	str	r3, [r7, #32]
 8002d0a:	e7fe      	b.n	8002d0a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d102      	bne.n	8002d18 <xQueueGenericCreateStatic+0x78>
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <xQueueGenericCreateStatic+0x7c>
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e000      	b.n	8002d1e <xQueueGenericCreateStatic+0x7e>
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d109      	bne.n	8002d36 <xQueueGenericCreateStatic+0x96>
 8002d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d26:	f383 8811 	msr	BASEPRI, r3
 8002d2a:	f3bf 8f6f 	isb	sy
 8002d2e:	f3bf 8f4f 	dsb	sy
 8002d32:	61fb      	str	r3, [r7, #28]
 8002d34:	e7fe      	b.n	8002d34 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002d36:	2350      	movs	r3, #80	; 0x50
 8002d38:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	2b50      	cmp	r3, #80	; 0x50
 8002d3e:	d009      	beq.n	8002d54 <xQueueGenericCreateStatic+0xb4>
 8002d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d44:	f383 8811 	msr	BASEPRI, r3
 8002d48:	f3bf 8f6f 	isb	sy
 8002d4c:	f3bf 8f4f 	dsb	sy
 8002d50:	61bb      	str	r3, [r7, #24]
 8002d52:	e7fe      	b.n	8002d52 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d00d      	beq.n	8002d7a <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d60:	2201      	movs	r2, #1
 8002d62:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002d66:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	68b9      	ldr	r1, [r7, #8]
 8002d74:	68f8      	ldr	r0, [r7, #12]
 8002d76:	f000 f842 	bl	8002dfe <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3730      	adds	r7, #48	; 0x30
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}

08002d84 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b08a      	sub	sp, #40	; 0x28
 8002d88:	af02      	add	r7, sp, #8
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d109      	bne.n	8002dac <xQueueGenericCreate+0x28>
 8002d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d9c:	f383 8811 	msr	BASEPRI, r3
 8002da0:	f3bf 8f6f 	isb	sy
 8002da4:	f3bf 8f4f 	dsb	sy
 8002da8:	613b      	str	r3, [r7, #16]
 8002daa:	e7fe      	b.n	8002daa <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d102      	bne.n	8002db8 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8002db2:	2300      	movs	r3, #0
 8002db4:	61fb      	str	r3, [r7, #28]
 8002db6:	e004      	b.n	8002dc2 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	68ba      	ldr	r2, [r7, #8]
 8002dbc:	fb02 f303 	mul.w	r3, r2, r3
 8002dc0:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	3350      	adds	r3, #80	; 0x50
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f002 f8c2 	bl	8004f50 <pvPortMalloc>
 8002dcc:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d00f      	beq.n	8002df4 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	3350      	adds	r3, #80	; 0x50
 8002dd8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002de2:	79fa      	ldrb	r2, [r7, #7]
 8002de4:	69bb      	ldr	r3, [r7, #24]
 8002de6:	9300      	str	r3, [sp, #0]
 8002de8:	4613      	mov	r3, r2
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	68b9      	ldr	r1, [r7, #8]
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f000 f805 	bl	8002dfe <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002df4:	69bb      	ldr	r3, [r7, #24]
	}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3720      	adds	r7, #32
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b084      	sub	sp, #16
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	60f8      	str	r0, [r7, #12]
 8002e06:	60b9      	str	r1, [r7, #8]
 8002e08:	607a      	str	r2, [r7, #4]
 8002e0a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d103      	bne.n	8002e1a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	601a      	str	r2, [r3, #0]
 8002e18:	e002      	b.n	8002e20 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	68fa      	ldr	r2, [r7, #12]
 8002e24:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002e26:	69bb      	ldr	r3, [r7, #24]
 8002e28:	68ba      	ldr	r2, [r7, #8]
 8002e2a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002e2c:	2101      	movs	r1, #1
 8002e2e:	69b8      	ldr	r0, [r7, #24]
 8002e30:	f7ff fece 	bl	8002bd0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	78fa      	ldrb	r2, [r7, #3]
 8002e38:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002e3c:	bf00      	nop
 8002e3e:	3710      	adds	r7, #16
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b08e      	sub	sp, #56	; 0x38
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	60b9      	str	r1, [r7, #8]
 8002e4e:	607a      	str	r2, [r7, #4]
 8002e50:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002e52:	2300      	movs	r3, #0
 8002e54:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d109      	bne.n	8002e74 <xQueueGenericSend+0x30>
 8002e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e64:	f383 8811 	msr	BASEPRI, r3
 8002e68:	f3bf 8f6f 	isb	sy
 8002e6c:	f3bf 8f4f 	dsb	sy
 8002e70:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e72:	e7fe      	b.n	8002e72 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d103      	bne.n	8002e82 <xQueueGenericSend+0x3e>
 8002e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <xQueueGenericSend+0x42>
 8002e82:	2301      	movs	r3, #1
 8002e84:	e000      	b.n	8002e88 <xQueueGenericSend+0x44>
 8002e86:	2300      	movs	r3, #0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d109      	bne.n	8002ea0 <xQueueGenericSend+0x5c>
 8002e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e90:	f383 8811 	msr	BASEPRI, r3
 8002e94:	f3bf 8f6f 	isb	sy
 8002e98:	f3bf 8f4f 	dsb	sy
 8002e9c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e9e:	e7fe      	b.n	8002e9e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d103      	bne.n	8002eae <xQueueGenericSend+0x6a>
 8002ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ea8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d101      	bne.n	8002eb2 <xQueueGenericSend+0x6e>
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e000      	b.n	8002eb4 <xQueueGenericSend+0x70>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d109      	bne.n	8002ecc <xQueueGenericSend+0x88>
 8002eb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ebc:	f383 8811 	msr	BASEPRI, r3
 8002ec0:	f3bf 8f6f 	isb	sy
 8002ec4:	f3bf 8f4f 	dsb	sy
 8002ec8:	623b      	str	r3, [r7, #32]
 8002eca:	e7fe      	b.n	8002eca <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ecc:	f001 fa18 	bl	8004300 <xTaskGetSchedulerState>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d102      	bne.n	8002edc <xQueueGenericSend+0x98>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d101      	bne.n	8002ee0 <xQueueGenericSend+0x9c>
 8002edc:	2301      	movs	r3, #1
 8002ede:	e000      	b.n	8002ee2 <xQueueGenericSend+0x9e>
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d109      	bne.n	8002efa <xQueueGenericSend+0xb6>
 8002ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eea:	f383 8811 	msr	BASEPRI, r3
 8002eee:	f3bf 8f6f 	isb	sy
 8002ef2:	f3bf 8f4f 	dsb	sy
 8002ef6:	61fb      	str	r3, [r7, #28]
 8002ef8:	e7fe      	b.n	8002ef8 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002efa:	f001 ff0f 	bl	8004d1c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d302      	bcc.n	8002f10 <xQueueGenericSend+0xcc>
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d129      	bne.n	8002f64 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f10:	683a      	ldr	r2, [r7, #0]
 8002f12:	68b9      	ldr	r1, [r7, #8]
 8002f14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002f16:	f000 fa7c 	bl	8003412 <prvCopyDataToQueue>
 8002f1a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d010      	beq.n	8002f46 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f26:	3324      	adds	r3, #36	; 0x24
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f001 f82d 	bl	8003f88 <xTaskRemoveFromEventList>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d013      	beq.n	8002f5c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002f34:	4b3f      	ldr	r3, [pc, #252]	; (8003034 <xQueueGenericSend+0x1f0>)
 8002f36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	f3bf 8f4f 	dsb	sy
 8002f40:	f3bf 8f6f 	isb	sy
 8002f44:	e00a      	b.n	8002f5c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d007      	beq.n	8002f5c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002f4c:	4b39      	ldr	r3, [pc, #228]	; (8003034 <xQueueGenericSend+0x1f0>)
 8002f4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f52:	601a      	str	r2, [r3, #0]
 8002f54:	f3bf 8f4f 	dsb	sy
 8002f58:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002f5c:	f001 ff0c 	bl	8004d78 <vPortExitCritical>
				return pdPASS;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e063      	b.n	800302c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d103      	bne.n	8002f72 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002f6a:	f001 ff05 	bl	8004d78 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	e05c      	b.n	800302c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002f72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d106      	bne.n	8002f86 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002f78:	f107 0314 	add.w	r3, r7, #20
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f001 f865 	bl	800404c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f82:	2301      	movs	r3, #1
 8002f84:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002f86:	f001 fef7 	bl	8004d78 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002f8a:	f000 fddb 	bl	8003b44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002f8e:	f001 fec5 	bl	8004d1c <vPortEnterCritical>
 8002f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f94:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f98:	b25b      	sxtb	r3, r3
 8002f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f9e:	d103      	bne.n	8002fa8 <xQueueGenericSend+0x164>
 8002fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002faa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002fae:	b25b      	sxtb	r3, r3
 8002fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb4:	d103      	bne.n	8002fbe <xQueueGenericSend+0x17a>
 8002fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002fbe:	f001 fedb 	bl	8004d78 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002fc2:	1d3a      	adds	r2, r7, #4
 8002fc4:	f107 0314 	add.w	r3, r7, #20
 8002fc8:	4611      	mov	r1, r2
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f001 f854 	bl	8004078 <xTaskCheckForTimeOut>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d124      	bne.n	8003020 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002fd6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002fd8:	f000 fb13 	bl	8003602 <prvIsQueueFull>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d018      	beq.n	8003014 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fe4:	3310      	adds	r3, #16
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	4611      	mov	r1, r2
 8002fea:	4618      	mov	r0, r3
 8002fec:	f000 ff7e 	bl	8003eec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002ff0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ff2:	f000 fa9e 	bl	8003532 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002ff6:	f000 fdb3 	bl	8003b60 <xTaskResumeAll>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	f47f af7c 	bne.w	8002efa <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8003002:	4b0c      	ldr	r3, [pc, #48]	; (8003034 <xQueueGenericSend+0x1f0>)
 8003004:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003008:	601a      	str	r2, [r3, #0]
 800300a:	f3bf 8f4f 	dsb	sy
 800300e:	f3bf 8f6f 	isb	sy
 8003012:	e772      	b.n	8002efa <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003014:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003016:	f000 fa8c 	bl	8003532 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800301a:	f000 fda1 	bl	8003b60 <xTaskResumeAll>
 800301e:	e76c      	b.n	8002efa <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003020:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003022:	f000 fa86 	bl	8003532 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003026:	f000 fd9b 	bl	8003b60 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800302a:	2300      	movs	r3, #0
		}
	}
}
 800302c:	4618      	mov	r0, r3
 800302e:	3738      	adds	r7, #56	; 0x38
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	e000ed04 	.word	0xe000ed04

08003038 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b08e      	sub	sp, #56	; 0x38
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
 8003044:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800304a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800304c:	2b00      	cmp	r3, #0
 800304e:	d109      	bne.n	8003064 <xQueueGenericSendFromISR+0x2c>
 8003050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003054:	f383 8811 	msr	BASEPRI, r3
 8003058:	f3bf 8f6f 	isb	sy
 800305c:	f3bf 8f4f 	dsb	sy
 8003060:	627b      	str	r3, [r7, #36]	; 0x24
 8003062:	e7fe      	b.n	8003062 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d103      	bne.n	8003072 <xQueueGenericSendFromISR+0x3a>
 800306a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800306c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306e:	2b00      	cmp	r3, #0
 8003070:	d101      	bne.n	8003076 <xQueueGenericSendFromISR+0x3e>
 8003072:	2301      	movs	r3, #1
 8003074:	e000      	b.n	8003078 <xQueueGenericSendFromISR+0x40>
 8003076:	2300      	movs	r3, #0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d109      	bne.n	8003090 <xQueueGenericSendFromISR+0x58>
 800307c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003080:	f383 8811 	msr	BASEPRI, r3
 8003084:	f3bf 8f6f 	isb	sy
 8003088:	f3bf 8f4f 	dsb	sy
 800308c:	623b      	str	r3, [r7, #32]
 800308e:	e7fe      	b.n	800308e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	2b02      	cmp	r3, #2
 8003094:	d103      	bne.n	800309e <xQueueGenericSendFromISR+0x66>
 8003096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800309a:	2b01      	cmp	r3, #1
 800309c:	d101      	bne.n	80030a2 <xQueueGenericSendFromISR+0x6a>
 800309e:	2301      	movs	r3, #1
 80030a0:	e000      	b.n	80030a4 <xQueueGenericSendFromISR+0x6c>
 80030a2:	2300      	movs	r3, #0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d109      	bne.n	80030bc <xQueueGenericSendFromISR+0x84>
 80030a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ac:	f383 8811 	msr	BASEPRI, r3
 80030b0:	f3bf 8f6f 	isb	sy
 80030b4:	f3bf 8f4f 	dsb	sy
 80030b8:	61fb      	str	r3, [r7, #28]
 80030ba:	e7fe      	b.n	80030ba <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80030bc:	f001 ff0a 	bl	8004ed4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80030c0:	f3ef 8211 	mrs	r2, BASEPRI
 80030c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c8:	f383 8811 	msr	BASEPRI, r3
 80030cc:	f3bf 8f6f 	isb	sy
 80030d0:	f3bf 8f4f 	dsb	sy
 80030d4:	61ba      	str	r2, [r7, #24]
 80030d6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80030d8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80030da:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80030dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d302      	bcc.n	80030ee <xQueueGenericSendFromISR+0xb6>
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d12c      	bne.n	8003148 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80030ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80030f8:	683a      	ldr	r2, [r7, #0]
 80030fa:	68b9      	ldr	r1, [r7, #8]
 80030fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80030fe:	f000 f988 	bl	8003412 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003102:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800310a:	d112      	bne.n	8003132 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800310c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800310e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003110:	2b00      	cmp	r3, #0
 8003112:	d016      	beq.n	8003142 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003116:	3324      	adds	r3, #36	; 0x24
 8003118:	4618      	mov	r0, r3
 800311a:	f000 ff35 	bl	8003f88 <xTaskRemoveFromEventList>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d00e      	beq.n	8003142 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00b      	beq.n	8003142 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2201      	movs	r2, #1
 800312e:	601a      	str	r2, [r3, #0]
 8003130:	e007      	b.n	8003142 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003132:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003136:	3301      	adds	r3, #1
 8003138:	b2db      	uxtb	r3, r3
 800313a:	b25a      	sxtb	r2, r3
 800313c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800313e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003142:	2301      	movs	r3, #1
 8003144:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8003146:	e001      	b.n	800314c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003148:	2300      	movs	r3, #0
 800314a:	637b      	str	r3, [r7, #52]	; 0x34
 800314c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800314e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003158:	4618      	mov	r0, r3
 800315a:	3738      	adds	r7, #56	; 0x38
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b08c      	sub	sp, #48	; 0x30
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800316c:	2300      	movs	r3, #0
 800316e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003176:	2b00      	cmp	r3, #0
 8003178:	d109      	bne.n	800318e <xQueueReceive+0x2e>
	__asm volatile
 800317a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800317e:	f383 8811 	msr	BASEPRI, r3
 8003182:	f3bf 8f6f 	isb	sy
 8003186:	f3bf 8f4f 	dsb	sy
 800318a:	623b      	str	r3, [r7, #32]
 800318c:	e7fe      	b.n	800318c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d103      	bne.n	800319c <xQueueReceive+0x3c>
 8003194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003198:	2b00      	cmp	r3, #0
 800319a:	d101      	bne.n	80031a0 <xQueueReceive+0x40>
 800319c:	2301      	movs	r3, #1
 800319e:	e000      	b.n	80031a2 <xQueueReceive+0x42>
 80031a0:	2300      	movs	r3, #0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d109      	bne.n	80031ba <xQueueReceive+0x5a>
 80031a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031aa:	f383 8811 	msr	BASEPRI, r3
 80031ae:	f3bf 8f6f 	isb	sy
 80031b2:	f3bf 8f4f 	dsb	sy
 80031b6:	61fb      	str	r3, [r7, #28]
 80031b8:	e7fe      	b.n	80031b8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80031ba:	f001 f8a1 	bl	8004300 <xTaskGetSchedulerState>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d102      	bne.n	80031ca <xQueueReceive+0x6a>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d101      	bne.n	80031ce <xQueueReceive+0x6e>
 80031ca:	2301      	movs	r3, #1
 80031cc:	e000      	b.n	80031d0 <xQueueReceive+0x70>
 80031ce:	2300      	movs	r3, #0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d109      	bne.n	80031e8 <xQueueReceive+0x88>
 80031d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031d8:	f383 8811 	msr	BASEPRI, r3
 80031dc:	f3bf 8f6f 	isb	sy
 80031e0:	f3bf 8f4f 	dsb	sy
 80031e4:	61bb      	str	r3, [r7, #24]
 80031e6:	e7fe      	b.n	80031e6 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80031e8:	f001 fd98 	bl	8004d1c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031f0:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80031f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d01f      	beq.n	8003238 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80031f8:	68b9      	ldr	r1, [r7, #8]
 80031fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80031fc:	f000 f973 	bl	80034e6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003202:	1e5a      	subs	r2, r3, #1
 8003204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003206:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d00f      	beq.n	8003230 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003212:	3310      	adds	r3, #16
 8003214:	4618      	mov	r0, r3
 8003216:	f000 feb7 	bl	8003f88 <xTaskRemoveFromEventList>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d007      	beq.n	8003230 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003220:	4b3c      	ldr	r3, [pc, #240]	; (8003314 <xQueueReceive+0x1b4>)
 8003222:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003226:	601a      	str	r2, [r3, #0]
 8003228:	f3bf 8f4f 	dsb	sy
 800322c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003230:	f001 fda2 	bl	8004d78 <vPortExitCritical>
				return pdPASS;
 8003234:	2301      	movs	r3, #1
 8003236:	e069      	b.n	800330c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d103      	bne.n	8003246 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800323e:	f001 fd9b 	bl	8004d78 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003242:	2300      	movs	r3, #0
 8003244:	e062      	b.n	800330c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003248:	2b00      	cmp	r3, #0
 800324a:	d106      	bne.n	800325a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800324c:	f107 0310 	add.w	r3, r7, #16
 8003250:	4618      	mov	r0, r3
 8003252:	f000 fefb 	bl	800404c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003256:	2301      	movs	r3, #1
 8003258:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800325a:	f001 fd8d 	bl	8004d78 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800325e:	f000 fc71 	bl	8003b44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003262:	f001 fd5b 	bl	8004d1c <vPortEnterCritical>
 8003266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003268:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800326c:	b25b      	sxtb	r3, r3
 800326e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003272:	d103      	bne.n	800327c <xQueueReceive+0x11c>
 8003274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003276:	2200      	movs	r2, #0
 8003278:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800327c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800327e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003282:	b25b      	sxtb	r3, r3
 8003284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003288:	d103      	bne.n	8003292 <xQueueReceive+0x132>
 800328a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800328c:	2200      	movs	r2, #0
 800328e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003292:	f001 fd71 	bl	8004d78 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003296:	1d3a      	adds	r2, r7, #4
 8003298:	f107 0310 	add.w	r3, r7, #16
 800329c:	4611      	mov	r1, r2
 800329e:	4618      	mov	r0, r3
 80032a0:	f000 feea 	bl	8004078 <xTaskCheckForTimeOut>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d123      	bne.n	80032f2 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032ac:	f000 f993 	bl	80035d6 <prvIsQueueEmpty>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d017      	beq.n	80032e6 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80032b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032b8:	3324      	adds	r3, #36	; 0x24
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	4611      	mov	r1, r2
 80032be:	4618      	mov	r0, r3
 80032c0:	f000 fe14 	bl	8003eec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80032c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032c6:	f000 f934 	bl	8003532 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80032ca:	f000 fc49 	bl	8003b60 <xTaskResumeAll>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d189      	bne.n	80031e8 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80032d4:	4b0f      	ldr	r3, [pc, #60]	; (8003314 <xQueueReceive+0x1b4>)
 80032d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032da:	601a      	str	r2, [r3, #0]
 80032dc:	f3bf 8f4f 	dsb	sy
 80032e0:	f3bf 8f6f 	isb	sy
 80032e4:	e780      	b.n	80031e8 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80032e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032e8:	f000 f923 	bl	8003532 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80032ec:	f000 fc38 	bl	8003b60 <xTaskResumeAll>
 80032f0:	e77a      	b.n	80031e8 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80032f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032f4:	f000 f91d 	bl	8003532 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80032f8:	f000 fc32 	bl	8003b60 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032fe:	f000 f96a 	bl	80035d6 <prvIsQueueEmpty>
 8003302:	4603      	mov	r3, r0
 8003304:	2b00      	cmp	r3, #0
 8003306:	f43f af6f 	beq.w	80031e8 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800330a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800330c:	4618      	mov	r0, r3
 800330e:	3730      	adds	r7, #48	; 0x30
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	e000ed04 	.word	0xe000ed04

08003318 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b08e      	sub	sp, #56	; 0x38
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800332a:	2b00      	cmp	r3, #0
 800332c:	d109      	bne.n	8003342 <xQueueReceiveFromISR+0x2a>
 800332e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003332:	f383 8811 	msr	BASEPRI, r3
 8003336:	f3bf 8f6f 	isb	sy
 800333a:	f3bf 8f4f 	dsb	sy
 800333e:	623b      	str	r3, [r7, #32]
 8003340:	e7fe      	b.n	8003340 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d103      	bne.n	8003350 <xQueueReceiveFromISR+0x38>
 8003348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800334a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334c:	2b00      	cmp	r3, #0
 800334e:	d101      	bne.n	8003354 <xQueueReceiveFromISR+0x3c>
 8003350:	2301      	movs	r3, #1
 8003352:	e000      	b.n	8003356 <xQueueReceiveFromISR+0x3e>
 8003354:	2300      	movs	r3, #0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d109      	bne.n	800336e <xQueueReceiveFromISR+0x56>
 800335a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800335e:	f383 8811 	msr	BASEPRI, r3
 8003362:	f3bf 8f6f 	isb	sy
 8003366:	f3bf 8f4f 	dsb	sy
 800336a:	61fb      	str	r3, [r7, #28]
 800336c:	e7fe      	b.n	800336c <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800336e:	f001 fdb1 	bl	8004ed4 <vPortValidateInterruptPriority>
	__asm volatile
 8003372:	f3ef 8211 	mrs	r2, BASEPRI
 8003376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800337a:	f383 8811 	msr	BASEPRI, r3
 800337e:	f3bf 8f6f 	isb	sy
 8003382:	f3bf 8f4f 	dsb	sy
 8003386:	61ba      	str	r2, [r7, #24]
 8003388:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800338a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800338c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800338e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003392:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003396:	2b00      	cmp	r3, #0
 8003398:	d02f      	beq.n	80033fa <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800339a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800339c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80033a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80033a4:	68b9      	ldr	r1, [r7, #8]
 80033a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80033a8:	f000 f89d 	bl	80034e6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80033ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033ae:	1e5a      	subs	r2, r3, #1
 80033b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033b2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80033b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80033b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033bc:	d112      	bne.n	80033e4 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80033be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d016      	beq.n	80033f4 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80033c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033c8:	3310      	adds	r3, #16
 80033ca:	4618      	mov	r0, r3
 80033cc:	f000 fddc 	bl	8003f88 <xTaskRemoveFromEventList>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d00e      	beq.n	80033f4 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00b      	beq.n	80033f4 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	e007      	b.n	80033f4 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80033e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80033e8:	3301      	adds	r3, #1
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	b25a      	sxtb	r2, r3
 80033ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80033f4:	2301      	movs	r3, #1
 80033f6:	637b      	str	r3, [r7, #52]	; 0x34
 80033f8:	e001      	b.n	80033fe <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 80033fa:	2300      	movs	r3, #0
 80033fc:	637b      	str	r3, [r7, #52]	; 0x34
 80033fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003400:	613b      	str	r3, [r7, #16]
	__asm volatile
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003408:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800340a:	4618      	mov	r0, r3
 800340c:	3738      	adds	r7, #56	; 0x38
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003412:	b580      	push	{r7, lr}
 8003414:	b086      	sub	sp, #24
 8003416:	af00      	add	r7, sp, #0
 8003418:	60f8      	str	r0, [r7, #12]
 800341a:	60b9      	str	r1, [r7, #8]
 800341c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800341e:	2300      	movs	r3, #0
 8003420:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003426:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342c:	2b00      	cmp	r3, #0
 800342e:	d10d      	bne.n	800344c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d14d      	bne.n	80034d4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	4618      	mov	r0, r3
 800343e:	f000 ff7d 	bl	800433c <xTaskPriorityDisinherit>
 8003442:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2200      	movs	r2, #0
 8003448:	605a      	str	r2, [r3, #4]
 800344a:	e043      	b.n	80034d4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d119      	bne.n	8003486 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6898      	ldr	r0, [r3, #8]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345a:	461a      	mov	r2, r3
 800345c:	68b9      	ldr	r1, [r7, #8]
 800345e:	f001 ff71 	bl	8005344 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346a:	441a      	add	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	689a      	ldr	r2, [r3, #8]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	429a      	cmp	r2, r3
 800347a:	d32b      	bcc.n	80034d4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	609a      	str	r2, [r3, #8]
 8003484:	e026      	b.n	80034d4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	68d8      	ldr	r0, [r3, #12]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348e:	461a      	mov	r2, r3
 8003490:	68b9      	ldr	r1, [r7, #8]
 8003492:	f001 ff57 	bl	8005344 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	68da      	ldr	r2, [r3, #12]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349e:	425b      	negs	r3, r3
 80034a0:	441a      	add	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	68da      	ldr	r2, [r3, #12]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d207      	bcs.n	80034c2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	685a      	ldr	r2, [r3, #4]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ba:	425b      	negs	r3, r3
 80034bc:	441a      	add	r2, r3
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d105      	bne.n	80034d4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d002      	beq.n	80034d4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	3b01      	subs	r3, #1
 80034d2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	1c5a      	adds	r2, r3, #1
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80034dc:	697b      	ldr	r3, [r7, #20]
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3718      	adds	r7, #24
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}

080034e6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80034e6:	b580      	push	{r7, lr}
 80034e8:	b082      	sub	sp, #8
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
 80034ee:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d018      	beq.n	800352a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	68da      	ldr	r2, [r3, #12]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003500:	441a      	add	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68da      	ldr	r2, [r3, #12]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	429a      	cmp	r2, r3
 8003510:	d303      	bcc.n	800351a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	68d9      	ldr	r1, [r3, #12]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003522:	461a      	mov	r2, r3
 8003524:	6838      	ldr	r0, [r7, #0]
 8003526:	f001 ff0d 	bl	8005344 <memcpy>
	}
}
 800352a:	bf00      	nop
 800352c:	3708      	adds	r7, #8
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}

08003532 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003532:	b580      	push	{r7, lr}
 8003534:	b084      	sub	sp, #16
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800353a:	f001 fbef 	bl	8004d1c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003544:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003546:	e011      	b.n	800356c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354c:	2b00      	cmp	r3, #0
 800354e:	d012      	beq.n	8003576 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	3324      	adds	r3, #36	; 0x24
 8003554:	4618      	mov	r0, r3
 8003556:	f000 fd17 	bl	8003f88 <xTaskRemoveFromEventList>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003560:	f000 fdea 	bl	8004138 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003564:	7bfb      	ldrb	r3, [r7, #15]
 8003566:	3b01      	subs	r3, #1
 8003568:	b2db      	uxtb	r3, r3
 800356a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800356c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003570:	2b00      	cmp	r3, #0
 8003572:	dce9      	bgt.n	8003548 <prvUnlockQueue+0x16>
 8003574:	e000      	b.n	8003578 <prvUnlockQueue+0x46>
					break;
 8003576:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	22ff      	movs	r2, #255	; 0xff
 800357c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003580:	f001 fbfa 	bl	8004d78 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003584:	f001 fbca 	bl	8004d1c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800358e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003590:	e011      	b.n	80035b6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d012      	beq.n	80035c0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	3310      	adds	r3, #16
 800359e:	4618      	mov	r0, r3
 80035a0:	f000 fcf2 	bl	8003f88 <xTaskRemoveFromEventList>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80035aa:	f000 fdc5 	bl	8004138 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80035ae:	7bbb      	ldrb	r3, [r7, #14]
 80035b0:	3b01      	subs	r3, #1
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80035b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	dce9      	bgt.n	8003592 <prvUnlockQueue+0x60>
 80035be:	e000      	b.n	80035c2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80035c0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	22ff      	movs	r2, #255	; 0xff
 80035c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80035ca:	f001 fbd5 	bl	8004d78 <vPortExitCritical>
}
 80035ce:	bf00      	nop
 80035d0:	3710      	adds	r7, #16
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b084      	sub	sp, #16
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80035de:	f001 fb9d 	bl	8004d1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d102      	bne.n	80035f0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80035ea:	2301      	movs	r3, #1
 80035ec:	60fb      	str	r3, [r7, #12]
 80035ee:	e001      	b.n	80035f4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80035f0:	2300      	movs	r3, #0
 80035f2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80035f4:	f001 fbc0 	bl	8004d78 <vPortExitCritical>

	return xReturn;
 80035f8:	68fb      	ldr	r3, [r7, #12]
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3710      	adds	r7, #16
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003602:	b580      	push	{r7, lr}
 8003604:	b084      	sub	sp, #16
 8003606:	af00      	add	r7, sp, #0
 8003608:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800360a:	f001 fb87 	bl	8004d1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003616:	429a      	cmp	r2, r3
 8003618:	d102      	bne.n	8003620 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800361a:	2301      	movs	r3, #1
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	e001      	b.n	8003624 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003620:	2300      	movs	r3, #0
 8003622:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003624:	f001 fba8 	bl	8004d78 <vPortExitCritical>

	return xReturn;
 8003628:	68fb      	ldr	r3, [r7, #12]
}
 800362a:	4618      	mov	r0, r3
 800362c:	3710      	adds	r7, #16
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
	...

08003634 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003634:	b480      	push	{r7}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800363e:	2300      	movs	r3, #0
 8003640:	60fb      	str	r3, [r7, #12]
 8003642:	e014      	b.n	800366e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003644:	4a0e      	ldr	r2, [pc, #56]	; (8003680 <vQueueAddToRegistry+0x4c>)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d10b      	bne.n	8003668 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003650:	490b      	ldr	r1, [pc, #44]	; (8003680 <vQueueAddToRegistry+0x4c>)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	683a      	ldr	r2, [r7, #0]
 8003656:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800365a:	4a09      	ldr	r2, [pc, #36]	; (8003680 <vQueueAddToRegistry+0x4c>)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	00db      	lsls	r3, r3, #3
 8003660:	4413      	add	r3, r2
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003666:	e005      	b.n	8003674 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	3301      	adds	r3, #1
 800366c:	60fb      	str	r3, [r7, #12]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2b07      	cmp	r3, #7
 8003672:	d9e7      	bls.n	8003644 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003674:	bf00      	nop
 8003676:	3714      	adds	r7, #20
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr
 8003680:	200049c0 	.word	0x200049c0

08003684 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003684:	b580      	push	{r7, lr}
 8003686:	b086      	sub	sp, #24
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003694:	f001 fb42 	bl	8004d1c <vPortEnterCritical>
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800369e:	b25b      	sxtb	r3, r3
 80036a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a4:	d103      	bne.n	80036ae <vQueueWaitForMessageRestricted+0x2a>
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80036b4:	b25b      	sxtb	r3, r3
 80036b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ba:	d103      	bne.n	80036c4 <vQueueWaitForMessageRestricted+0x40>
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	2200      	movs	r2, #0
 80036c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80036c4:	f001 fb58 	bl	8004d78 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d106      	bne.n	80036de <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	3324      	adds	r3, #36	; 0x24
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	68b9      	ldr	r1, [r7, #8]
 80036d8:	4618      	mov	r0, r3
 80036da:	f000 fc2b 	bl	8003f34 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80036de:	6978      	ldr	r0, [r7, #20]
 80036e0:	f7ff ff27 	bl	8003532 <prvUnlockQueue>
	}
 80036e4:	bf00      	nop
 80036e6:	3718      	adds	r7, #24
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}

080036ec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b08e      	sub	sp, #56	; 0x38
 80036f0:	af04      	add	r7, sp, #16
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	607a      	str	r2, [r7, #4]
 80036f8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80036fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d109      	bne.n	8003714 <xTaskCreateStatic+0x28>
	__asm volatile
 8003700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003704:	f383 8811 	msr	BASEPRI, r3
 8003708:	f3bf 8f6f 	isb	sy
 800370c:	f3bf 8f4f 	dsb	sy
 8003710:	623b      	str	r3, [r7, #32]
 8003712:	e7fe      	b.n	8003712 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8003714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003716:	2b00      	cmp	r3, #0
 8003718:	d109      	bne.n	800372e <xTaskCreateStatic+0x42>
 800371a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800371e:	f383 8811 	msr	BASEPRI, r3
 8003722:	f3bf 8f6f 	isb	sy
 8003726:	f3bf 8f4f 	dsb	sy
 800372a:	61fb      	str	r3, [r7, #28]
 800372c:	e7fe      	b.n	800372c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800372e:	235c      	movs	r3, #92	; 0x5c
 8003730:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	2b5c      	cmp	r3, #92	; 0x5c
 8003736:	d009      	beq.n	800374c <xTaskCreateStatic+0x60>
 8003738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800373c:	f383 8811 	msr	BASEPRI, r3
 8003740:	f3bf 8f6f 	isb	sy
 8003744:	f3bf 8f4f 	dsb	sy
 8003748:	61bb      	str	r3, [r7, #24]
 800374a:	e7fe      	b.n	800374a <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800374c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800374e:	2b00      	cmp	r3, #0
 8003750:	d01e      	beq.n	8003790 <xTaskCreateStatic+0xa4>
 8003752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003754:	2b00      	cmp	r3, #0
 8003756:	d01b      	beq.n	8003790 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800375a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800375c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800375e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003760:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003764:	2202      	movs	r2, #2
 8003766:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800376a:	2300      	movs	r3, #0
 800376c:	9303      	str	r3, [sp, #12]
 800376e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003770:	9302      	str	r3, [sp, #8]
 8003772:	f107 0314 	add.w	r3, r7, #20
 8003776:	9301      	str	r3, [sp, #4]
 8003778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800377a:	9300      	str	r3, [sp, #0]
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	68b9      	ldr	r1, [r7, #8]
 8003782:	68f8      	ldr	r0, [r7, #12]
 8003784:	f000 f850 	bl	8003828 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003788:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800378a:	f000 f8d3 	bl	8003934 <prvAddNewTaskToReadyList>
 800378e:	e001      	b.n	8003794 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8003790:	2300      	movs	r3, #0
 8003792:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003794:	697b      	ldr	r3, [r7, #20]
	}
 8003796:	4618      	mov	r0, r3
 8003798:	3728      	adds	r7, #40	; 0x28
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}

0800379e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b08c      	sub	sp, #48	; 0x30
 80037a2:	af04      	add	r7, sp, #16
 80037a4:	60f8      	str	r0, [r7, #12]
 80037a6:	60b9      	str	r1, [r7, #8]
 80037a8:	603b      	str	r3, [r7, #0]
 80037aa:	4613      	mov	r3, r2
 80037ac:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037ae:	88fb      	ldrh	r3, [r7, #6]
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	4618      	mov	r0, r3
 80037b4:	f001 fbcc 	bl	8004f50 <pvPortMalloc>
 80037b8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d00e      	beq.n	80037de <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80037c0:	205c      	movs	r0, #92	; 0x5c
 80037c2:	f001 fbc5 	bl	8004f50 <pvPortMalloc>
 80037c6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d003      	beq.n	80037d6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	697a      	ldr	r2, [r7, #20]
 80037d2:	631a      	str	r2, [r3, #48]	; 0x30
 80037d4:	e005      	b.n	80037e2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80037d6:	6978      	ldr	r0, [r7, #20]
 80037d8:	f001 fc7c 	bl	80050d4 <vPortFree>
 80037dc:	e001      	b.n	80037e2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80037de:	2300      	movs	r3, #0
 80037e0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d017      	beq.n	8003818 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80037f0:	88fa      	ldrh	r2, [r7, #6]
 80037f2:	2300      	movs	r3, #0
 80037f4:	9303      	str	r3, [sp, #12]
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	9302      	str	r3, [sp, #8]
 80037fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037fc:	9301      	str	r3, [sp, #4]
 80037fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003800:	9300      	str	r3, [sp, #0]
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	68b9      	ldr	r1, [r7, #8]
 8003806:	68f8      	ldr	r0, [r7, #12]
 8003808:	f000 f80e 	bl	8003828 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800380c:	69f8      	ldr	r0, [r7, #28]
 800380e:	f000 f891 	bl	8003934 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003812:	2301      	movs	r3, #1
 8003814:	61bb      	str	r3, [r7, #24]
 8003816:	e002      	b.n	800381e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003818:	f04f 33ff 	mov.w	r3, #4294967295
 800381c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800381e:	69bb      	ldr	r3, [r7, #24]
	}
 8003820:	4618      	mov	r0, r3
 8003822:	3720      	adds	r7, #32
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b088      	sub	sp, #32
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	607a      	str	r2, [r7, #4]
 8003834:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003838:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	461a      	mov	r2, r3
 8003840:	21a5      	movs	r1, #165	; 0xa5
 8003842:	f001 fd8a 	bl	800535a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003848:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003850:	3b01      	subs	r3, #1
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	4413      	add	r3, r2
 8003856:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	f023 0307 	bic.w	r3, r3, #7
 800385e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	f003 0307 	and.w	r3, r3, #7
 8003866:	2b00      	cmp	r3, #0
 8003868:	d009      	beq.n	800387e <prvInitialiseNewTask+0x56>
 800386a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800386e:	f383 8811 	msr	BASEPRI, r3
 8003872:	f3bf 8f6f 	isb	sy
 8003876:	f3bf 8f4f 	dsb	sy
 800387a:	617b      	str	r3, [r7, #20]
 800387c:	e7fe      	b.n	800387c <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800387e:	2300      	movs	r3, #0
 8003880:	61fb      	str	r3, [r7, #28]
 8003882:	e012      	b.n	80038aa <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003884:	68ba      	ldr	r2, [r7, #8]
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	4413      	add	r3, r2
 800388a:	7819      	ldrb	r1, [r3, #0]
 800388c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	4413      	add	r3, r2
 8003892:	3334      	adds	r3, #52	; 0x34
 8003894:	460a      	mov	r2, r1
 8003896:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003898:	68ba      	ldr	r2, [r7, #8]
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	4413      	add	r3, r2
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d006      	beq.n	80038b2 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	3301      	adds	r3, #1
 80038a8:	61fb      	str	r3, [r7, #28]
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	2b0f      	cmp	r3, #15
 80038ae:	d9e9      	bls.n	8003884 <prvInitialiseNewTask+0x5c>
 80038b0:	e000      	b.n	80038b4 <prvInitialiseNewTask+0x8c>
		{
			break;
 80038b2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80038b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80038bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038be:	2b37      	cmp	r3, #55	; 0x37
 80038c0:	d901      	bls.n	80038c6 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80038c2:	2337      	movs	r3, #55	; 0x37
 80038c4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80038c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038ca:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80038cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038d0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80038d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038d4:	2200      	movs	r2, #0
 80038d6:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80038d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038da:	3304      	adds	r3, #4
 80038dc:	4618      	mov	r0, r3
 80038de:	f7ff f8e3 	bl	8002aa8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80038e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e4:	3318      	adds	r3, #24
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7ff f8de 	bl	8002aa8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80038ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038f0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80038f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038fa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80038fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003900:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003904:	2200      	movs	r2, #0
 8003906:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800390a:	2200      	movs	r2, #0
 800390c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003910:	683a      	ldr	r2, [r7, #0]
 8003912:	68f9      	ldr	r1, [r7, #12]
 8003914:	69b8      	ldr	r0, [r7, #24]
 8003916:	f001 f8db 	bl	8004ad0 <pxPortInitialiseStack>
 800391a:	4602      	mov	r2, r0
 800391c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800391e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003922:	2b00      	cmp	r3, #0
 8003924:	d002      	beq.n	800392c <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003928:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800392a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800392c:	bf00      	nop
 800392e:	3720      	adds	r7, #32
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b082      	sub	sp, #8
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800393c:	f001 f9ee 	bl	8004d1c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003940:	4b2d      	ldr	r3, [pc, #180]	; (80039f8 <prvAddNewTaskToReadyList+0xc4>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	3301      	adds	r3, #1
 8003946:	4a2c      	ldr	r2, [pc, #176]	; (80039f8 <prvAddNewTaskToReadyList+0xc4>)
 8003948:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800394a:	4b2c      	ldr	r3, [pc, #176]	; (80039fc <prvAddNewTaskToReadyList+0xc8>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d109      	bne.n	8003966 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003952:	4a2a      	ldr	r2, [pc, #168]	; (80039fc <prvAddNewTaskToReadyList+0xc8>)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003958:	4b27      	ldr	r3, [pc, #156]	; (80039f8 <prvAddNewTaskToReadyList+0xc4>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2b01      	cmp	r3, #1
 800395e:	d110      	bne.n	8003982 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003960:	f000 fc0e 	bl	8004180 <prvInitialiseTaskLists>
 8003964:	e00d      	b.n	8003982 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003966:	4b26      	ldr	r3, [pc, #152]	; (8003a00 <prvAddNewTaskToReadyList+0xcc>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d109      	bne.n	8003982 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800396e:	4b23      	ldr	r3, [pc, #140]	; (80039fc <prvAddNewTaskToReadyList+0xc8>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003978:	429a      	cmp	r2, r3
 800397a:	d802      	bhi.n	8003982 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800397c:	4a1f      	ldr	r2, [pc, #124]	; (80039fc <prvAddNewTaskToReadyList+0xc8>)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003982:	4b20      	ldr	r3, [pc, #128]	; (8003a04 <prvAddNewTaskToReadyList+0xd0>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	3301      	adds	r3, #1
 8003988:	4a1e      	ldr	r2, [pc, #120]	; (8003a04 <prvAddNewTaskToReadyList+0xd0>)
 800398a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800398c:	4b1d      	ldr	r3, [pc, #116]	; (8003a04 <prvAddNewTaskToReadyList+0xd0>)
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003998:	4b1b      	ldr	r3, [pc, #108]	; (8003a08 <prvAddNewTaskToReadyList+0xd4>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	429a      	cmp	r2, r3
 800399e:	d903      	bls.n	80039a8 <prvAddNewTaskToReadyList+0x74>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a4:	4a18      	ldr	r2, [pc, #96]	; (8003a08 <prvAddNewTaskToReadyList+0xd4>)
 80039a6:	6013      	str	r3, [r2, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039ac:	4613      	mov	r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	4413      	add	r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	4a15      	ldr	r2, [pc, #84]	; (8003a0c <prvAddNewTaskToReadyList+0xd8>)
 80039b6:	441a      	add	r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	3304      	adds	r3, #4
 80039bc:	4619      	mov	r1, r3
 80039be:	4610      	mov	r0, r2
 80039c0:	f7ff f87f 	bl	8002ac2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80039c4:	f001 f9d8 	bl	8004d78 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80039c8:	4b0d      	ldr	r3, [pc, #52]	; (8003a00 <prvAddNewTaskToReadyList+0xcc>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d00e      	beq.n	80039ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80039d0:	4b0a      	ldr	r3, [pc, #40]	; (80039fc <prvAddNewTaskToReadyList+0xc8>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039da:	429a      	cmp	r2, r3
 80039dc:	d207      	bcs.n	80039ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80039de:	4b0c      	ldr	r3, [pc, #48]	; (8003a10 <prvAddNewTaskToReadyList+0xdc>)
 80039e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039e4:	601a      	str	r2, [r3, #0]
 80039e6:	f3bf 8f4f 	dsb	sy
 80039ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80039ee:	bf00      	nop
 80039f0:	3708      	adds	r7, #8
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	20000bb8 	.word	0x20000bb8
 80039fc:	200006e4 	.word	0x200006e4
 8003a00:	20000bc4 	.word	0x20000bc4
 8003a04:	20000bd4 	.word	0x20000bd4
 8003a08:	20000bc0 	.word	0x20000bc0
 8003a0c:	200006e8 	.word	0x200006e8
 8003a10:	e000ed04 	.word	0xe000ed04

08003a14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d016      	beq.n	8003a54 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003a26:	4b13      	ldr	r3, [pc, #76]	; (8003a74 <vTaskDelay+0x60>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d009      	beq.n	8003a42 <vTaskDelay+0x2e>
 8003a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a32:	f383 8811 	msr	BASEPRI, r3
 8003a36:	f3bf 8f6f 	isb	sy
 8003a3a:	f3bf 8f4f 	dsb	sy
 8003a3e:	60bb      	str	r3, [r7, #8]
 8003a40:	e7fe      	b.n	8003a40 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003a42:	f000 f87f 	bl	8003b44 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003a46:	2100      	movs	r1, #0
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f000 fce3 	bl	8004414 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003a4e:	f000 f887 	bl	8003b60 <xTaskResumeAll>
 8003a52:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d107      	bne.n	8003a6a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8003a5a:	4b07      	ldr	r3, [pc, #28]	; (8003a78 <vTaskDelay+0x64>)
 8003a5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a60:	601a      	str	r2, [r3, #0]
 8003a62:	f3bf 8f4f 	dsb	sy
 8003a66:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003a6a:	bf00      	nop
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	20000be0 	.word	0x20000be0
 8003a78:	e000ed04 	.word	0xe000ed04

08003a7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b08a      	sub	sp, #40	; 0x28
 8003a80:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003a82:	2300      	movs	r3, #0
 8003a84:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003a86:	2300      	movs	r3, #0
 8003a88:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003a8a:	463a      	mov	r2, r7
 8003a8c:	1d39      	adds	r1, r7, #4
 8003a8e:	f107 0308 	add.w	r3, r7, #8
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7fe ffb4 	bl	8002a00 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003a98:	6839      	ldr	r1, [r7, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68ba      	ldr	r2, [r7, #8]
 8003a9e:	9202      	str	r2, [sp, #8]
 8003aa0:	9301      	str	r3, [sp, #4]
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	9300      	str	r3, [sp, #0]
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	460a      	mov	r2, r1
 8003aaa:	4920      	ldr	r1, [pc, #128]	; (8003b2c <vTaskStartScheduler+0xb0>)
 8003aac:	4820      	ldr	r0, [pc, #128]	; (8003b30 <vTaskStartScheduler+0xb4>)
 8003aae:	f7ff fe1d 	bl	80036ec <xTaskCreateStatic>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	4b1f      	ldr	r3, [pc, #124]	; (8003b34 <vTaskStartScheduler+0xb8>)
 8003ab6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003ab8:	4b1e      	ldr	r3, [pc, #120]	; (8003b34 <vTaskStartScheduler+0xb8>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d002      	beq.n	8003ac6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	617b      	str	r3, [r7, #20]
 8003ac4:	e001      	b.n	8003aca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d102      	bne.n	8003ad6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003ad0:	f000 fcf4 	bl	80044bc <xTimerCreateTimerTask>
 8003ad4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d115      	bne.n	8003b08 <vTaskStartScheduler+0x8c>
 8003adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ae0:	f383 8811 	msr	BASEPRI, r3
 8003ae4:	f3bf 8f6f 	isb	sy
 8003ae8:	f3bf 8f4f 	dsb	sy
 8003aec:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003aee:	4b12      	ldr	r3, [pc, #72]	; (8003b38 <vTaskStartScheduler+0xbc>)
 8003af0:	f04f 32ff 	mov.w	r2, #4294967295
 8003af4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003af6:	4b11      	ldr	r3, [pc, #68]	; (8003b3c <vTaskStartScheduler+0xc0>)
 8003af8:	2201      	movs	r2, #1
 8003afa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003afc:	4b10      	ldr	r3, [pc, #64]	; (8003b40 <vTaskStartScheduler+0xc4>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003b02:	f001 f86d 	bl	8004be0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003b06:	e00d      	b.n	8003b24 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b0e:	d109      	bne.n	8003b24 <vTaskStartScheduler+0xa8>
 8003b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b14:	f383 8811 	msr	BASEPRI, r3
 8003b18:	f3bf 8f6f 	isb	sy
 8003b1c:	f3bf 8f4f 	dsb	sy
 8003b20:	60fb      	str	r3, [r7, #12]
 8003b22:	e7fe      	b.n	8003b22 <vTaskStartScheduler+0xa6>
}
 8003b24:	bf00      	nop
 8003b26:	3718      	adds	r7, #24
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	08005390 	.word	0x08005390
 8003b30:	08004151 	.word	0x08004151
 8003b34:	20000bdc 	.word	0x20000bdc
 8003b38:	20000bd8 	.word	0x20000bd8
 8003b3c:	20000bc4 	.word	0x20000bc4
 8003b40:	20000bbc 	.word	0x20000bbc

08003b44 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003b44:	b480      	push	{r7}
 8003b46:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003b48:	4b04      	ldr	r3, [pc, #16]	; (8003b5c <vTaskSuspendAll+0x18>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	4a03      	ldr	r2, [pc, #12]	; (8003b5c <vTaskSuspendAll+0x18>)
 8003b50:	6013      	str	r3, [r2, #0]
}
 8003b52:	bf00      	nop
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr
 8003b5c:	20000be0 	.word	0x20000be0

08003b60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003b66:	2300      	movs	r3, #0
 8003b68:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003b6e:	4b41      	ldr	r3, [pc, #260]	; (8003c74 <xTaskResumeAll+0x114>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d109      	bne.n	8003b8a <xTaskResumeAll+0x2a>
 8003b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b7a:	f383 8811 	msr	BASEPRI, r3
 8003b7e:	f3bf 8f6f 	isb	sy
 8003b82:	f3bf 8f4f 	dsb	sy
 8003b86:	603b      	str	r3, [r7, #0]
 8003b88:	e7fe      	b.n	8003b88 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003b8a:	f001 f8c7 	bl	8004d1c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003b8e:	4b39      	ldr	r3, [pc, #228]	; (8003c74 <xTaskResumeAll+0x114>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	3b01      	subs	r3, #1
 8003b94:	4a37      	ldr	r2, [pc, #220]	; (8003c74 <xTaskResumeAll+0x114>)
 8003b96:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b98:	4b36      	ldr	r3, [pc, #216]	; (8003c74 <xTaskResumeAll+0x114>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d162      	bne.n	8003c66 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003ba0:	4b35      	ldr	r3, [pc, #212]	; (8003c78 <xTaskResumeAll+0x118>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d05e      	beq.n	8003c66 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003ba8:	e02f      	b.n	8003c0a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003baa:	4b34      	ldr	r3, [pc, #208]	; (8003c7c <xTaskResumeAll+0x11c>)
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	3318      	adds	r3, #24
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7fe ffe0 	bl	8002b7c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	3304      	adds	r3, #4
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f7fe ffdb 	bl	8002b7c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bca:	4b2d      	ldr	r3, [pc, #180]	; (8003c80 <xTaskResumeAll+0x120>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d903      	bls.n	8003bda <xTaskResumeAll+0x7a>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd6:	4a2a      	ldr	r2, [pc, #168]	; (8003c80 <xTaskResumeAll+0x120>)
 8003bd8:	6013      	str	r3, [r2, #0]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bde:	4613      	mov	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	4413      	add	r3, r2
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	4a27      	ldr	r2, [pc, #156]	; (8003c84 <xTaskResumeAll+0x124>)
 8003be8:	441a      	add	r2, r3
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	3304      	adds	r3, #4
 8003bee:	4619      	mov	r1, r3
 8003bf0:	4610      	mov	r0, r2
 8003bf2:	f7fe ff66 	bl	8002ac2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bfa:	4b23      	ldr	r3, [pc, #140]	; (8003c88 <xTaskResumeAll+0x128>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d302      	bcc.n	8003c0a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003c04:	4b21      	ldr	r3, [pc, #132]	; (8003c8c <xTaskResumeAll+0x12c>)
 8003c06:	2201      	movs	r2, #1
 8003c08:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003c0a:	4b1c      	ldr	r3, [pc, #112]	; (8003c7c <xTaskResumeAll+0x11c>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d1cb      	bne.n	8003baa <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d001      	beq.n	8003c1c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003c18:	f000 fb4c 	bl	80042b4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003c1c:	4b1c      	ldr	r3, [pc, #112]	; (8003c90 <xTaskResumeAll+0x130>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d010      	beq.n	8003c4a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003c28:	f000 f846 	bl	8003cb8 <xTaskIncrementTick>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d002      	beq.n	8003c38 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003c32:	4b16      	ldr	r3, [pc, #88]	; (8003c8c <xTaskResumeAll+0x12c>)
 8003c34:	2201      	movs	r2, #1
 8003c36:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d1f1      	bne.n	8003c28 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8003c44:	4b12      	ldr	r3, [pc, #72]	; (8003c90 <xTaskResumeAll+0x130>)
 8003c46:	2200      	movs	r2, #0
 8003c48:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003c4a:	4b10      	ldr	r3, [pc, #64]	; (8003c8c <xTaskResumeAll+0x12c>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d009      	beq.n	8003c66 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003c52:	2301      	movs	r3, #1
 8003c54:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003c56:	4b0f      	ldr	r3, [pc, #60]	; (8003c94 <xTaskResumeAll+0x134>)
 8003c58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c5c:	601a      	str	r2, [r3, #0]
 8003c5e:	f3bf 8f4f 	dsb	sy
 8003c62:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003c66:	f001 f887 	bl	8004d78 <vPortExitCritical>

	return xAlreadyYielded;
 8003c6a:	68bb      	ldr	r3, [r7, #8]
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	20000be0 	.word	0x20000be0
 8003c78:	20000bb8 	.word	0x20000bb8
 8003c7c:	20000b78 	.word	0x20000b78
 8003c80:	20000bc0 	.word	0x20000bc0
 8003c84:	200006e8 	.word	0x200006e8
 8003c88:	200006e4 	.word	0x200006e4
 8003c8c:	20000bcc 	.word	0x20000bcc
 8003c90:	20000bc8 	.word	0x20000bc8
 8003c94:	e000ed04 	.word	0xe000ed04

08003c98 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003c9e:	4b05      	ldr	r3, [pc, #20]	; (8003cb4 <xTaskGetTickCount+0x1c>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003ca4:	687b      	ldr	r3, [r7, #4]
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	20000bbc 	.word	0x20000bbc

08003cb8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b086      	sub	sp, #24
 8003cbc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003cc2:	4b51      	ldr	r3, [pc, #324]	; (8003e08 <xTaskIncrementTick+0x150>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f040 808d 	bne.w	8003de6 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003ccc:	4b4f      	ldr	r3, [pc, #316]	; (8003e0c <xTaskIncrementTick+0x154>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003cd4:	4a4d      	ldr	r2, [pc, #308]	; (8003e0c <xTaskIncrementTick+0x154>)
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d11f      	bne.n	8003d20 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8003ce0:	4b4b      	ldr	r3, [pc, #300]	; (8003e10 <xTaskIncrementTick+0x158>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d009      	beq.n	8003cfe <xTaskIncrementTick+0x46>
 8003cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cee:	f383 8811 	msr	BASEPRI, r3
 8003cf2:	f3bf 8f6f 	isb	sy
 8003cf6:	f3bf 8f4f 	dsb	sy
 8003cfa:	603b      	str	r3, [r7, #0]
 8003cfc:	e7fe      	b.n	8003cfc <xTaskIncrementTick+0x44>
 8003cfe:	4b44      	ldr	r3, [pc, #272]	; (8003e10 <xTaskIncrementTick+0x158>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	60fb      	str	r3, [r7, #12]
 8003d04:	4b43      	ldr	r3, [pc, #268]	; (8003e14 <xTaskIncrementTick+0x15c>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a41      	ldr	r2, [pc, #260]	; (8003e10 <xTaskIncrementTick+0x158>)
 8003d0a:	6013      	str	r3, [r2, #0]
 8003d0c:	4a41      	ldr	r2, [pc, #260]	; (8003e14 <xTaskIncrementTick+0x15c>)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6013      	str	r3, [r2, #0]
 8003d12:	4b41      	ldr	r3, [pc, #260]	; (8003e18 <xTaskIncrementTick+0x160>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	3301      	adds	r3, #1
 8003d18:	4a3f      	ldr	r2, [pc, #252]	; (8003e18 <xTaskIncrementTick+0x160>)
 8003d1a:	6013      	str	r3, [r2, #0]
 8003d1c:	f000 faca 	bl	80042b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003d20:	4b3e      	ldr	r3, [pc, #248]	; (8003e1c <xTaskIncrementTick+0x164>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	693a      	ldr	r2, [r7, #16]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d34e      	bcc.n	8003dc8 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d2a:	4b39      	ldr	r3, [pc, #228]	; (8003e10 <xTaskIncrementTick+0x158>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d101      	bne.n	8003d38 <xTaskIncrementTick+0x80>
 8003d34:	2301      	movs	r3, #1
 8003d36:	e000      	b.n	8003d3a <xTaskIncrementTick+0x82>
 8003d38:	2300      	movs	r3, #0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d004      	beq.n	8003d48 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d3e:	4b37      	ldr	r3, [pc, #220]	; (8003e1c <xTaskIncrementTick+0x164>)
 8003d40:	f04f 32ff 	mov.w	r2, #4294967295
 8003d44:	601a      	str	r2, [r3, #0]
					break;
 8003d46:	e03f      	b.n	8003dc8 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003d48:	4b31      	ldr	r3, [pc, #196]	; (8003e10 <xTaskIncrementTick+0x158>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003d58:	693a      	ldr	r2, [r7, #16]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d203      	bcs.n	8003d68 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003d60:	4a2e      	ldr	r2, [pc, #184]	; (8003e1c <xTaskIncrementTick+0x164>)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6013      	str	r3, [r2, #0]
						break;
 8003d66:	e02f      	b.n	8003dc8 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	3304      	adds	r3, #4
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7fe ff05 	bl	8002b7c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d004      	beq.n	8003d84 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	3318      	adds	r3, #24
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f7fe fefc 	bl	8002b7c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d88:	4b25      	ldr	r3, [pc, #148]	; (8003e20 <xTaskIncrementTick+0x168>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d903      	bls.n	8003d98 <xTaskIncrementTick+0xe0>
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d94:	4a22      	ldr	r2, [pc, #136]	; (8003e20 <xTaskIncrementTick+0x168>)
 8003d96:	6013      	str	r3, [r2, #0]
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	009b      	lsls	r3, r3, #2
 8003da0:	4413      	add	r3, r2
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	4a1f      	ldr	r2, [pc, #124]	; (8003e24 <xTaskIncrementTick+0x16c>)
 8003da6:	441a      	add	r2, r3
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	3304      	adds	r3, #4
 8003dac:	4619      	mov	r1, r3
 8003dae:	4610      	mov	r0, r2
 8003db0:	f7fe fe87 	bl	8002ac2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003db8:	4b1b      	ldr	r3, [pc, #108]	; (8003e28 <xTaskIncrementTick+0x170>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d3b3      	bcc.n	8003d2a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003dc6:	e7b0      	b.n	8003d2a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003dc8:	4b17      	ldr	r3, [pc, #92]	; (8003e28 <xTaskIncrementTick+0x170>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dce:	4915      	ldr	r1, [pc, #84]	; (8003e24 <xTaskIncrementTick+0x16c>)
 8003dd0:	4613      	mov	r3, r2
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	4413      	add	r3, r2
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	440b      	add	r3, r1
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d907      	bls.n	8003df0 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8003de0:	2301      	movs	r3, #1
 8003de2:	617b      	str	r3, [r7, #20]
 8003de4:	e004      	b.n	8003df0 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003de6:	4b11      	ldr	r3, [pc, #68]	; (8003e2c <xTaskIncrementTick+0x174>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	3301      	adds	r3, #1
 8003dec:	4a0f      	ldr	r2, [pc, #60]	; (8003e2c <xTaskIncrementTick+0x174>)
 8003dee:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003df0:	4b0f      	ldr	r3, [pc, #60]	; (8003e30 <xTaskIncrementTick+0x178>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003dfc:	697b      	ldr	r3, [r7, #20]
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3718      	adds	r7, #24
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	20000be0 	.word	0x20000be0
 8003e0c:	20000bbc 	.word	0x20000bbc
 8003e10:	20000b70 	.word	0x20000b70
 8003e14:	20000b74 	.word	0x20000b74
 8003e18:	20000bd0 	.word	0x20000bd0
 8003e1c:	20000bd8 	.word	0x20000bd8
 8003e20:	20000bc0 	.word	0x20000bc0
 8003e24:	200006e8 	.word	0x200006e8
 8003e28:	200006e4 	.word	0x200006e4
 8003e2c:	20000bc8 	.word	0x20000bc8
 8003e30:	20000bcc 	.word	0x20000bcc

08003e34 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003e34:	b480      	push	{r7}
 8003e36:	b085      	sub	sp, #20
 8003e38:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003e3a:	4b27      	ldr	r3, [pc, #156]	; (8003ed8 <vTaskSwitchContext+0xa4>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d003      	beq.n	8003e4a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003e42:	4b26      	ldr	r3, [pc, #152]	; (8003edc <vTaskSwitchContext+0xa8>)
 8003e44:	2201      	movs	r2, #1
 8003e46:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003e48:	e040      	b.n	8003ecc <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8003e4a:	4b24      	ldr	r3, [pc, #144]	; (8003edc <vTaskSwitchContext+0xa8>)
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003e50:	4b23      	ldr	r3, [pc, #140]	; (8003ee0 <vTaskSwitchContext+0xac>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	60fb      	str	r3, [r7, #12]
 8003e56:	e00f      	b.n	8003e78 <vTaskSwitchContext+0x44>
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d109      	bne.n	8003e72 <vTaskSwitchContext+0x3e>
 8003e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e62:	f383 8811 	msr	BASEPRI, r3
 8003e66:	f3bf 8f6f 	isb	sy
 8003e6a:	f3bf 8f4f 	dsb	sy
 8003e6e:	607b      	str	r3, [r7, #4]
 8003e70:	e7fe      	b.n	8003e70 <vTaskSwitchContext+0x3c>
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	3b01      	subs	r3, #1
 8003e76:	60fb      	str	r3, [r7, #12]
 8003e78:	491a      	ldr	r1, [pc, #104]	; (8003ee4 <vTaskSwitchContext+0xb0>)
 8003e7a:	68fa      	ldr	r2, [r7, #12]
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	4413      	add	r3, r2
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	440b      	add	r3, r1
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d0e5      	beq.n	8003e58 <vTaskSwitchContext+0x24>
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	4613      	mov	r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	4413      	add	r3, r2
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	4a13      	ldr	r2, [pc, #76]	; (8003ee4 <vTaskSwitchContext+0xb0>)
 8003e98:	4413      	add	r3, r2
 8003e9a:	60bb      	str	r3, [r7, #8]
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	685a      	ldr	r2, [r3, #4]
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	605a      	str	r2, [r3, #4]
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	3308      	adds	r3, #8
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d104      	bne.n	8003ebc <vTaskSwitchContext+0x88>
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	685a      	ldr	r2, [r3, #4]
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	605a      	str	r2, [r3, #4]
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	4a09      	ldr	r2, [pc, #36]	; (8003ee8 <vTaskSwitchContext+0xb4>)
 8003ec4:	6013      	str	r3, [r2, #0]
 8003ec6:	4a06      	ldr	r2, [pc, #24]	; (8003ee0 <vTaskSwitchContext+0xac>)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6013      	str	r3, [r2, #0]
}
 8003ecc:	bf00      	nop
 8003ece:	3714      	adds	r7, #20
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr
 8003ed8:	20000be0 	.word	0x20000be0
 8003edc:	20000bcc 	.word	0x20000bcc
 8003ee0:	20000bc0 	.word	0x20000bc0
 8003ee4:	200006e8 	.word	0x200006e8
 8003ee8:	200006e4 	.word	0x200006e4

08003eec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d109      	bne.n	8003f10 <vTaskPlaceOnEventList+0x24>
 8003efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f00:	f383 8811 	msr	BASEPRI, r3
 8003f04:	f3bf 8f6f 	isb	sy
 8003f08:	f3bf 8f4f 	dsb	sy
 8003f0c:	60fb      	str	r3, [r7, #12]
 8003f0e:	e7fe      	b.n	8003f0e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f10:	4b07      	ldr	r3, [pc, #28]	; (8003f30 <vTaskPlaceOnEventList+0x44>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	3318      	adds	r3, #24
 8003f16:	4619      	mov	r1, r3
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f7fe fdf6 	bl	8002b0a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003f1e:	2101      	movs	r1, #1
 8003f20:	6838      	ldr	r0, [r7, #0]
 8003f22:	f000 fa77 	bl	8004414 <prvAddCurrentTaskToDelayedList>
}
 8003f26:	bf00      	nop
 8003f28:	3710      	adds	r7, #16
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	bf00      	nop
 8003f30:	200006e4 	.word	0x200006e4

08003f34 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b086      	sub	sp, #24
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	60b9      	str	r1, [r7, #8]
 8003f3e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d109      	bne.n	8003f5a <vTaskPlaceOnEventListRestricted+0x26>
 8003f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f4a:	f383 8811 	msr	BASEPRI, r3
 8003f4e:	f3bf 8f6f 	isb	sy
 8003f52:	f3bf 8f4f 	dsb	sy
 8003f56:	617b      	str	r3, [r7, #20]
 8003f58:	e7fe      	b.n	8003f58 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f5a:	4b0a      	ldr	r3, [pc, #40]	; (8003f84 <vTaskPlaceOnEventListRestricted+0x50>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	3318      	adds	r3, #24
 8003f60:	4619      	mov	r1, r3
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f7fe fdad 	bl	8002ac2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d002      	beq.n	8003f74 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8003f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003f72:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003f74:	6879      	ldr	r1, [r7, #4]
 8003f76:	68b8      	ldr	r0, [r7, #8]
 8003f78:	f000 fa4c 	bl	8004414 <prvAddCurrentTaskToDelayedList>
	}
 8003f7c:	bf00      	nop
 8003f7e:	3718      	adds	r7, #24
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	200006e4 	.word	0x200006e4

08003f88 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b086      	sub	sp, #24
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d109      	bne.n	8003fb2 <xTaskRemoveFromEventList+0x2a>
 8003f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fa2:	f383 8811 	msr	BASEPRI, r3
 8003fa6:	f3bf 8f6f 	isb	sy
 8003faa:	f3bf 8f4f 	dsb	sy
 8003fae:	60fb      	str	r3, [r7, #12]
 8003fb0:	e7fe      	b.n	8003fb0 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	3318      	adds	r3, #24
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7fe fde0 	bl	8002b7c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003fbc:	4b1d      	ldr	r3, [pc, #116]	; (8004034 <xTaskRemoveFromEventList+0xac>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d11d      	bne.n	8004000 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	3304      	adds	r3, #4
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f7fe fdd7 	bl	8002b7c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fd2:	4b19      	ldr	r3, [pc, #100]	; (8004038 <xTaskRemoveFromEventList+0xb0>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d903      	bls.n	8003fe2 <xTaskRemoveFromEventList+0x5a>
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fde:	4a16      	ldr	r2, [pc, #88]	; (8004038 <xTaskRemoveFromEventList+0xb0>)
 8003fe0:	6013      	str	r3, [r2, #0]
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	4413      	add	r3, r2
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	4a13      	ldr	r2, [pc, #76]	; (800403c <xTaskRemoveFromEventList+0xb4>)
 8003ff0:	441a      	add	r2, r3
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	3304      	adds	r3, #4
 8003ff6:	4619      	mov	r1, r3
 8003ff8:	4610      	mov	r0, r2
 8003ffa:	f7fe fd62 	bl	8002ac2 <vListInsertEnd>
 8003ffe:	e005      	b.n	800400c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	3318      	adds	r3, #24
 8004004:	4619      	mov	r1, r3
 8004006:	480e      	ldr	r0, [pc, #56]	; (8004040 <xTaskRemoveFromEventList+0xb8>)
 8004008:	f7fe fd5b 	bl	8002ac2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004010:	4b0c      	ldr	r3, [pc, #48]	; (8004044 <xTaskRemoveFromEventList+0xbc>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004016:	429a      	cmp	r2, r3
 8004018:	d905      	bls.n	8004026 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800401a:	2301      	movs	r3, #1
 800401c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800401e:	4b0a      	ldr	r3, [pc, #40]	; (8004048 <xTaskRemoveFromEventList+0xc0>)
 8004020:	2201      	movs	r2, #1
 8004022:	601a      	str	r2, [r3, #0]
 8004024:	e001      	b.n	800402a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004026:	2300      	movs	r3, #0
 8004028:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800402a:	697b      	ldr	r3, [r7, #20]
}
 800402c:	4618      	mov	r0, r3
 800402e:	3718      	adds	r7, #24
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}
 8004034:	20000be0 	.word	0x20000be0
 8004038:	20000bc0 	.word	0x20000bc0
 800403c:	200006e8 	.word	0x200006e8
 8004040:	20000b78 	.word	0x20000b78
 8004044:	200006e4 	.word	0x200006e4
 8004048:	20000bcc 	.word	0x20000bcc

0800404c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004054:	4b06      	ldr	r3, [pc, #24]	; (8004070 <vTaskInternalSetTimeOutState+0x24>)
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800405c:	4b05      	ldr	r3, [pc, #20]	; (8004074 <vTaskInternalSetTimeOutState+0x28>)
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	605a      	str	r2, [r3, #4]
}
 8004064:	bf00      	nop
 8004066:	370c      	adds	r7, #12
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr
 8004070:	20000bd0 	.word	0x20000bd0
 8004074:	20000bbc 	.word	0x20000bbc

08004078 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b088      	sub	sp, #32
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d109      	bne.n	800409c <xTaskCheckForTimeOut+0x24>
 8004088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800408c:	f383 8811 	msr	BASEPRI, r3
 8004090:	f3bf 8f6f 	isb	sy
 8004094:	f3bf 8f4f 	dsb	sy
 8004098:	613b      	str	r3, [r7, #16]
 800409a:	e7fe      	b.n	800409a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d109      	bne.n	80040b6 <xTaskCheckForTimeOut+0x3e>
 80040a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040a6:	f383 8811 	msr	BASEPRI, r3
 80040aa:	f3bf 8f6f 	isb	sy
 80040ae:	f3bf 8f4f 	dsb	sy
 80040b2:	60fb      	str	r3, [r7, #12]
 80040b4:	e7fe      	b.n	80040b4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80040b6:	f000 fe31 	bl	8004d1c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80040ba:	4b1d      	ldr	r3, [pc, #116]	; (8004130 <xTaskCheckForTimeOut+0xb8>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	69ba      	ldr	r2, [r7, #24]
 80040c6:	1ad3      	subs	r3, r2, r3
 80040c8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d2:	d102      	bne.n	80040da <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80040d4:	2300      	movs	r3, #0
 80040d6:	61fb      	str	r3, [r7, #28]
 80040d8:	e023      	b.n	8004122 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	4b15      	ldr	r3, [pc, #84]	; (8004134 <xTaskCheckForTimeOut+0xbc>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d007      	beq.n	80040f6 <xTaskCheckForTimeOut+0x7e>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	69ba      	ldr	r2, [r7, #24]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d302      	bcc.n	80040f6 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80040f0:	2301      	movs	r3, #1
 80040f2:	61fb      	str	r3, [r7, #28]
 80040f4:	e015      	b.n	8004122 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	697a      	ldr	r2, [r7, #20]
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d20b      	bcs.n	8004118 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	1ad2      	subs	r2, r2, r3
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f7ff ff9d 	bl	800404c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004112:	2300      	movs	r3, #0
 8004114:	61fb      	str	r3, [r7, #28]
 8004116:	e004      	b.n	8004122 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	2200      	movs	r2, #0
 800411c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800411e:	2301      	movs	r3, #1
 8004120:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004122:	f000 fe29 	bl	8004d78 <vPortExitCritical>

	return xReturn;
 8004126:	69fb      	ldr	r3, [r7, #28]
}
 8004128:	4618      	mov	r0, r3
 800412a:	3720      	adds	r7, #32
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	20000bbc 	.word	0x20000bbc
 8004134:	20000bd0 	.word	0x20000bd0

08004138 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004138:	b480      	push	{r7}
 800413a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800413c:	4b03      	ldr	r3, [pc, #12]	; (800414c <vTaskMissedYield+0x14>)
 800413e:	2201      	movs	r2, #1
 8004140:	601a      	str	r2, [r3, #0]
}
 8004142:	bf00      	nop
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr
 800414c:	20000bcc 	.word	0x20000bcc

08004150 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004158:	f000 f852 	bl	8004200 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800415c:	4b06      	ldr	r3, [pc, #24]	; (8004178 <prvIdleTask+0x28>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	2b01      	cmp	r3, #1
 8004162:	d9f9      	bls.n	8004158 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004164:	4b05      	ldr	r3, [pc, #20]	; (800417c <prvIdleTask+0x2c>)
 8004166:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800416a:	601a      	str	r2, [r3, #0]
 800416c:	f3bf 8f4f 	dsb	sy
 8004170:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004174:	e7f0      	b.n	8004158 <prvIdleTask+0x8>
 8004176:	bf00      	nop
 8004178:	200006e8 	.word	0x200006e8
 800417c:	e000ed04 	.word	0xe000ed04

08004180 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004186:	2300      	movs	r3, #0
 8004188:	607b      	str	r3, [r7, #4]
 800418a:	e00c      	b.n	80041a6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	4613      	mov	r3, r2
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	4413      	add	r3, r2
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	4a12      	ldr	r2, [pc, #72]	; (80041e0 <prvInitialiseTaskLists+0x60>)
 8004198:	4413      	add	r3, r2
 800419a:	4618      	mov	r0, r3
 800419c:	f7fe fc64 	bl	8002a68 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	3301      	adds	r3, #1
 80041a4:	607b      	str	r3, [r7, #4]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2b37      	cmp	r3, #55	; 0x37
 80041aa:	d9ef      	bls.n	800418c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80041ac:	480d      	ldr	r0, [pc, #52]	; (80041e4 <prvInitialiseTaskLists+0x64>)
 80041ae:	f7fe fc5b 	bl	8002a68 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80041b2:	480d      	ldr	r0, [pc, #52]	; (80041e8 <prvInitialiseTaskLists+0x68>)
 80041b4:	f7fe fc58 	bl	8002a68 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80041b8:	480c      	ldr	r0, [pc, #48]	; (80041ec <prvInitialiseTaskLists+0x6c>)
 80041ba:	f7fe fc55 	bl	8002a68 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80041be:	480c      	ldr	r0, [pc, #48]	; (80041f0 <prvInitialiseTaskLists+0x70>)
 80041c0:	f7fe fc52 	bl	8002a68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80041c4:	480b      	ldr	r0, [pc, #44]	; (80041f4 <prvInitialiseTaskLists+0x74>)
 80041c6:	f7fe fc4f 	bl	8002a68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80041ca:	4b0b      	ldr	r3, [pc, #44]	; (80041f8 <prvInitialiseTaskLists+0x78>)
 80041cc:	4a05      	ldr	r2, [pc, #20]	; (80041e4 <prvInitialiseTaskLists+0x64>)
 80041ce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80041d0:	4b0a      	ldr	r3, [pc, #40]	; (80041fc <prvInitialiseTaskLists+0x7c>)
 80041d2:	4a05      	ldr	r2, [pc, #20]	; (80041e8 <prvInitialiseTaskLists+0x68>)
 80041d4:	601a      	str	r2, [r3, #0]
}
 80041d6:	bf00      	nop
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	200006e8 	.word	0x200006e8
 80041e4:	20000b48 	.word	0x20000b48
 80041e8:	20000b5c 	.word	0x20000b5c
 80041ec:	20000b78 	.word	0x20000b78
 80041f0:	20000b8c 	.word	0x20000b8c
 80041f4:	20000ba4 	.word	0x20000ba4
 80041f8:	20000b70 	.word	0x20000b70
 80041fc:	20000b74 	.word	0x20000b74

08004200 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b082      	sub	sp, #8
 8004204:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004206:	e019      	b.n	800423c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004208:	f000 fd88 	bl	8004d1c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800420c:	4b0f      	ldr	r3, [pc, #60]	; (800424c <prvCheckTasksWaitingTermination+0x4c>)
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	3304      	adds	r3, #4
 8004218:	4618      	mov	r0, r3
 800421a:	f7fe fcaf 	bl	8002b7c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800421e:	4b0c      	ldr	r3, [pc, #48]	; (8004250 <prvCheckTasksWaitingTermination+0x50>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	3b01      	subs	r3, #1
 8004224:	4a0a      	ldr	r2, [pc, #40]	; (8004250 <prvCheckTasksWaitingTermination+0x50>)
 8004226:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004228:	4b0a      	ldr	r3, [pc, #40]	; (8004254 <prvCheckTasksWaitingTermination+0x54>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	3b01      	subs	r3, #1
 800422e:	4a09      	ldr	r2, [pc, #36]	; (8004254 <prvCheckTasksWaitingTermination+0x54>)
 8004230:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004232:	f000 fda1 	bl	8004d78 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 f80e 	bl	8004258 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800423c:	4b05      	ldr	r3, [pc, #20]	; (8004254 <prvCheckTasksWaitingTermination+0x54>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d1e1      	bne.n	8004208 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004244:	bf00      	nop
 8004246:	3708      	adds	r7, #8
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	20000b8c 	.word	0x20000b8c
 8004250:	20000bb8 	.word	0x20000bb8
 8004254:	20000ba0 	.word	0x20000ba0

08004258 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004266:	2b00      	cmp	r3, #0
 8004268:	d108      	bne.n	800427c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426e:	4618      	mov	r0, r3
 8004270:	f000 ff30 	bl	80050d4 <vPortFree>
				vPortFree( pxTCB );
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f000 ff2d 	bl	80050d4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800427a:	e017      	b.n	80042ac <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004282:	2b01      	cmp	r3, #1
 8004284:	d103      	bne.n	800428e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 ff24 	bl	80050d4 <vPortFree>
	}
 800428c:	e00e      	b.n	80042ac <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004294:	2b02      	cmp	r3, #2
 8004296:	d009      	beq.n	80042ac <prvDeleteTCB+0x54>
 8004298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800429c:	f383 8811 	msr	BASEPRI, r3
 80042a0:	f3bf 8f6f 	isb	sy
 80042a4:	f3bf 8f4f 	dsb	sy
 80042a8:	60fb      	str	r3, [r7, #12]
 80042aa:	e7fe      	b.n	80042aa <prvDeleteTCB+0x52>
	}
 80042ac:	bf00      	nop
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042ba:	4b0f      	ldr	r3, [pc, #60]	; (80042f8 <prvResetNextTaskUnblockTime+0x44>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d101      	bne.n	80042c8 <prvResetNextTaskUnblockTime+0x14>
 80042c4:	2301      	movs	r3, #1
 80042c6:	e000      	b.n	80042ca <prvResetNextTaskUnblockTime+0x16>
 80042c8:	2300      	movs	r3, #0
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d004      	beq.n	80042d8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80042ce:	4b0b      	ldr	r3, [pc, #44]	; (80042fc <prvResetNextTaskUnblockTime+0x48>)
 80042d0:	f04f 32ff 	mov.w	r2, #4294967295
 80042d4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80042d6:	e008      	b.n	80042ea <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80042d8:	4b07      	ldr	r3, [pc, #28]	; (80042f8 <prvResetNextTaskUnblockTime+0x44>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	4a05      	ldr	r2, [pc, #20]	; (80042fc <prvResetNextTaskUnblockTime+0x48>)
 80042e8:	6013      	str	r3, [r2, #0]
}
 80042ea:	bf00      	nop
 80042ec:	370c      	adds	r7, #12
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	20000b70 	.word	0x20000b70
 80042fc:	20000bd8 	.word	0x20000bd8

08004300 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004306:	4b0b      	ldr	r3, [pc, #44]	; (8004334 <xTaskGetSchedulerState+0x34>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d102      	bne.n	8004314 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800430e:	2301      	movs	r3, #1
 8004310:	607b      	str	r3, [r7, #4]
 8004312:	e008      	b.n	8004326 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004314:	4b08      	ldr	r3, [pc, #32]	; (8004338 <xTaskGetSchedulerState+0x38>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d102      	bne.n	8004322 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800431c:	2302      	movs	r3, #2
 800431e:	607b      	str	r3, [r7, #4]
 8004320:	e001      	b.n	8004326 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004322:	2300      	movs	r3, #0
 8004324:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004326:	687b      	ldr	r3, [r7, #4]
	}
 8004328:	4618      	mov	r0, r3
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr
 8004334:	20000bc4 	.word	0x20000bc4
 8004338:	20000be0 	.word	0x20000be0

0800433c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800433c:	b580      	push	{r7, lr}
 800433e:	b086      	sub	sp, #24
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004348:	2300      	movs	r3, #0
 800434a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d054      	beq.n	80043fc <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004352:	4b2d      	ldr	r3, [pc, #180]	; (8004408 <xTaskPriorityDisinherit+0xcc>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	429a      	cmp	r2, r3
 800435a:	d009      	beq.n	8004370 <xTaskPriorityDisinherit+0x34>
 800435c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004360:	f383 8811 	msr	BASEPRI, r3
 8004364:	f3bf 8f6f 	isb	sy
 8004368:	f3bf 8f4f 	dsb	sy
 800436c:	60fb      	str	r3, [r7, #12]
 800436e:	e7fe      	b.n	800436e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004374:	2b00      	cmp	r3, #0
 8004376:	d109      	bne.n	800438c <xTaskPriorityDisinherit+0x50>
 8004378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800437c:	f383 8811 	msr	BASEPRI, r3
 8004380:	f3bf 8f6f 	isb	sy
 8004384:	f3bf 8f4f 	dsb	sy
 8004388:	60bb      	str	r3, [r7, #8]
 800438a:	e7fe      	b.n	800438a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004390:	1e5a      	subs	r2, r3, #1
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800439e:	429a      	cmp	r2, r3
 80043a0:	d02c      	beq.n	80043fc <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d128      	bne.n	80043fc <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	3304      	adds	r3, #4
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7fe fbe4 	bl	8002b7c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043cc:	4b0f      	ldr	r3, [pc, #60]	; (800440c <xTaskPriorityDisinherit+0xd0>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d903      	bls.n	80043dc <xTaskPriorityDisinherit+0xa0>
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d8:	4a0c      	ldr	r2, [pc, #48]	; (800440c <xTaskPriorityDisinherit+0xd0>)
 80043da:	6013      	str	r3, [r2, #0]
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043e0:	4613      	mov	r3, r2
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	4413      	add	r3, r2
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	4a09      	ldr	r2, [pc, #36]	; (8004410 <xTaskPriorityDisinherit+0xd4>)
 80043ea:	441a      	add	r2, r3
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	3304      	adds	r3, #4
 80043f0:	4619      	mov	r1, r3
 80043f2:	4610      	mov	r0, r2
 80043f4:	f7fe fb65 	bl	8002ac2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80043f8:	2301      	movs	r3, #1
 80043fa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80043fc:	697b      	ldr	r3, [r7, #20]
	}
 80043fe:	4618      	mov	r0, r3
 8004400:	3718      	adds	r7, #24
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	200006e4 	.word	0x200006e4
 800440c:	20000bc0 	.word	0x20000bc0
 8004410:	200006e8 	.word	0x200006e8

08004414 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b084      	sub	sp, #16
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800441e:	4b21      	ldr	r3, [pc, #132]	; (80044a4 <prvAddCurrentTaskToDelayedList+0x90>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004424:	4b20      	ldr	r3, [pc, #128]	; (80044a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	3304      	adds	r3, #4
 800442a:	4618      	mov	r0, r3
 800442c:	f7fe fba6 	bl	8002b7c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004436:	d10a      	bne.n	800444e <prvAddCurrentTaskToDelayedList+0x3a>
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d007      	beq.n	800444e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800443e:	4b1a      	ldr	r3, [pc, #104]	; (80044a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	3304      	adds	r3, #4
 8004444:	4619      	mov	r1, r3
 8004446:	4819      	ldr	r0, [pc, #100]	; (80044ac <prvAddCurrentTaskToDelayedList+0x98>)
 8004448:	f7fe fb3b 	bl	8002ac2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800444c:	e026      	b.n	800449c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800444e:	68fa      	ldr	r2, [r7, #12]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4413      	add	r3, r2
 8004454:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004456:	4b14      	ldr	r3, [pc, #80]	; (80044a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68ba      	ldr	r2, [r7, #8]
 800445c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800445e:	68ba      	ldr	r2, [r7, #8]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	429a      	cmp	r2, r3
 8004464:	d209      	bcs.n	800447a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004466:	4b12      	ldr	r3, [pc, #72]	; (80044b0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	4b0f      	ldr	r3, [pc, #60]	; (80044a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	3304      	adds	r3, #4
 8004470:	4619      	mov	r1, r3
 8004472:	4610      	mov	r0, r2
 8004474:	f7fe fb49 	bl	8002b0a <vListInsert>
}
 8004478:	e010      	b.n	800449c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800447a:	4b0e      	ldr	r3, [pc, #56]	; (80044b4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	4b0a      	ldr	r3, [pc, #40]	; (80044a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	3304      	adds	r3, #4
 8004484:	4619      	mov	r1, r3
 8004486:	4610      	mov	r0, r2
 8004488:	f7fe fb3f 	bl	8002b0a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800448c:	4b0a      	ldr	r3, [pc, #40]	; (80044b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	68ba      	ldr	r2, [r7, #8]
 8004492:	429a      	cmp	r2, r3
 8004494:	d202      	bcs.n	800449c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004496:	4a08      	ldr	r2, [pc, #32]	; (80044b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	6013      	str	r3, [r2, #0]
}
 800449c:	bf00      	nop
 800449e:	3710      	adds	r7, #16
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}
 80044a4:	20000bbc 	.word	0x20000bbc
 80044a8:	200006e4 	.word	0x200006e4
 80044ac:	20000ba4 	.word	0x20000ba4
 80044b0:	20000b74 	.word	0x20000b74
 80044b4:	20000b70 	.word	0x20000b70
 80044b8:	20000bd8 	.word	0x20000bd8

080044bc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b08a      	sub	sp, #40	; 0x28
 80044c0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80044c2:	2300      	movs	r3, #0
 80044c4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80044c6:	f000 fac3 	bl	8004a50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80044ca:	4b1c      	ldr	r3, [pc, #112]	; (800453c <xTimerCreateTimerTask+0x80>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d021      	beq.n	8004516 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80044d2:	2300      	movs	r3, #0
 80044d4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80044d6:	2300      	movs	r3, #0
 80044d8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80044da:	1d3a      	adds	r2, r7, #4
 80044dc:	f107 0108 	add.w	r1, r7, #8
 80044e0:	f107 030c 	add.w	r3, r7, #12
 80044e4:	4618      	mov	r0, r3
 80044e6:	f7fe faa5 	bl	8002a34 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80044ea:	6879      	ldr	r1, [r7, #4]
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	68fa      	ldr	r2, [r7, #12]
 80044f0:	9202      	str	r2, [sp, #8]
 80044f2:	9301      	str	r3, [sp, #4]
 80044f4:	2302      	movs	r3, #2
 80044f6:	9300      	str	r3, [sp, #0]
 80044f8:	2300      	movs	r3, #0
 80044fa:	460a      	mov	r2, r1
 80044fc:	4910      	ldr	r1, [pc, #64]	; (8004540 <xTimerCreateTimerTask+0x84>)
 80044fe:	4811      	ldr	r0, [pc, #68]	; (8004544 <xTimerCreateTimerTask+0x88>)
 8004500:	f7ff f8f4 	bl	80036ec <xTaskCreateStatic>
 8004504:	4602      	mov	r2, r0
 8004506:	4b10      	ldr	r3, [pc, #64]	; (8004548 <xTimerCreateTimerTask+0x8c>)
 8004508:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800450a:	4b0f      	ldr	r3, [pc, #60]	; (8004548 <xTimerCreateTimerTask+0x8c>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d001      	beq.n	8004516 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004512:	2301      	movs	r3, #1
 8004514:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d109      	bne.n	8004530 <xTimerCreateTimerTask+0x74>
 800451c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004520:	f383 8811 	msr	BASEPRI, r3
 8004524:	f3bf 8f6f 	isb	sy
 8004528:	f3bf 8f4f 	dsb	sy
 800452c:	613b      	str	r3, [r7, #16]
 800452e:	e7fe      	b.n	800452e <xTimerCreateTimerTask+0x72>
	return xReturn;
 8004530:	697b      	ldr	r3, [r7, #20]
}
 8004532:	4618      	mov	r0, r3
 8004534:	3718      	adds	r7, #24
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	20000c14 	.word	0x20000c14
 8004540:	08005398 	.word	0x08005398
 8004544:	08004665 	.word	0x08004665
 8004548:	20000c18 	.word	0x20000c18

0800454c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b08a      	sub	sp, #40	; 0x28
 8004550:	af00      	add	r7, sp, #0
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	607a      	str	r2, [r7, #4]
 8004558:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800455a:	2300      	movs	r3, #0
 800455c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d109      	bne.n	8004578 <xTimerGenericCommand+0x2c>
 8004564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004568:	f383 8811 	msr	BASEPRI, r3
 800456c:	f3bf 8f6f 	isb	sy
 8004570:	f3bf 8f4f 	dsb	sy
 8004574:	623b      	str	r3, [r7, #32]
 8004576:	e7fe      	b.n	8004576 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004578:	4b19      	ldr	r3, [pc, #100]	; (80045e0 <xTimerGenericCommand+0x94>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d02a      	beq.n	80045d6 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	2b05      	cmp	r3, #5
 8004590:	dc18      	bgt.n	80045c4 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004592:	f7ff feb5 	bl	8004300 <xTaskGetSchedulerState>
 8004596:	4603      	mov	r3, r0
 8004598:	2b02      	cmp	r3, #2
 800459a:	d109      	bne.n	80045b0 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800459c:	4b10      	ldr	r3, [pc, #64]	; (80045e0 <xTimerGenericCommand+0x94>)
 800459e:	6818      	ldr	r0, [r3, #0]
 80045a0:	f107 0110 	add.w	r1, r7, #16
 80045a4:	2300      	movs	r3, #0
 80045a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045a8:	f7fe fc4c 	bl	8002e44 <xQueueGenericSend>
 80045ac:	6278      	str	r0, [r7, #36]	; 0x24
 80045ae:	e012      	b.n	80045d6 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80045b0:	4b0b      	ldr	r3, [pc, #44]	; (80045e0 <xTimerGenericCommand+0x94>)
 80045b2:	6818      	ldr	r0, [r3, #0]
 80045b4:	f107 0110 	add.w	r1, r7, #16
 80045b8:	2300      	movs	r3, #0
 80045ba:	2200      	movs	r2, #0
 80045bc:	f7fe fc42 	bl	8002e44 <xQueueGenericSend>
 80045c0:	6278      	str	r0, [r7, #36]	; 0x24
 80045c2:	e008      	b.n	80045d6 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80045c4:	4b06      	ldr	r3, [pc, #24]	; (80045e0 <xTimerGenericCommand+0x94>)
 80045c6:	6818      	ldr	r0, [r3, #0]
 80045c8:	f107 0110 	add.w	r1, r7, #16
 80045cc:	2300      	movs	r3, #0
 80045ce:	683a      	ldr	r2, [r7, #0]
 80045d0:	f7fe fd32 	bl	8003038 <xQueueGenericSendFromISR>
 80045d4:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80045d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3728      	adds	r7, #40	; 0x28
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	20000c14 	.word	0x20000c14

080045e4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b088      	sub	sp, #32
 80045e8:	af02      	add	r7, sp, #8
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80045ee:	4b1c      	ldr	r3, [pc, #112]	; (8004660 <prvProcessExpiredTimer+0x7c>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	3304      	adds	r3, #4
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7fe fabd 	bl	8002b7c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	69db      	ldr	r3, [r3, #28]
 8004606:	2b01      	cmp	r3, #1
 8004608:	d121      	bne.n	800464e <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	699a      	ldr	r2, [r3, #24]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	18d1      	adds	r1, r2, r3
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	683a      	ldr	r2, [r7, #0]
 8004616:	6978      	ldr	r0, [r7, #20]
 8004618:	f000 f8c8 	bl	80047ac <prvInsertTimerInActiveList>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d015      	beq.n	800464e <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004622:	2300      	movs	r3, #0
 8004624:	9300      	str	r3, [sp, #0]
 8004626:	2300      	movs	r3, #0
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	2100      	movs	r1, #0
 800462c:	6978      	ldr	r0, [r7, #20]
 800462e:	f7ff ff8d 	bl	800454c <xTimerGenericCommand>
 8004632:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d109      	bne.n	800464e <prvProcessExpiredTimer+0x6a>
 800463a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800463e:	f383 8811 	msr	BASEPRI, r3
 8004642:	f3bf 8f6f 	isb	sy
 8004646:	f3bf 8f4f 	dsb	sy
 800464a:	60fb      	str	r3, [r7, #12]
 800464c:	e7fe      	b.n	800464c <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004652:	6978      	ldr	r0, [r7, #20]
 8004654:	4798      	blx	r3
}
 8004656:	bf00      	nop
 8004658:	3718      	adds	r7, #24
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	20000c0c 	.word	0x20000c0c

08004664 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800466c:	f107 0308 	add.w	r3, r7, #8
 8004670:	4618      	mov	r0, r3
 8004672:	f000 f857 	bl	8004724 <prvGetNextExpireTime>
 8004676:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	4619      	mov	r1, r3
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	f000 f803 	bl	8004688 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004682:	f000 f8d5 	bl	8004830 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004686:	e7f1      	b.n	800466c <prvTimerTask+0x8>

08004688 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004692:	f7ff fa57 	bl	8003b44 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004696:	f107 0308 	add.w	r3, r7, #8
 800469a:	4618      	mov	r0, r3
 800469c:	f000 f866 	bl	800476c <prvSampleTimeNow>
 80046a0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d130      	bne.n	800470a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d10a      	bne.n	80046c4 <prvProcessTimerOrBlockTask+0x3c>
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d806      	bhi.n	80046c4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80046b6:	f7ff fa53 	bl	8003b60 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80046ba:	68f9      	ldr	r1, [r7, #12]
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f7ff ff91 	bl	80045e4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80046c2:	e024      	b.n	800470e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d008      	beq.n	80046dc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80046ca:	4b13      	ldr	r3, [pc, #76]	; (8004718 <prvProcessTimerOrBlockTask+0x90>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	bf0c      	ite	eq
 80046d4:	2301      	moveq	r3, #1
 80046d6:	2300      	movne	r3, #0
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80046dc:	4b0f      	ldr	r3, [pc, #60]	; (800471c <prvProcessTimerOrBlockTask+0x94>)
 80046de:	6818      	ldr	r0, [r3, #0]
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	683a      	ldr	r2, [r7, #0]
 80046e8:	4619      	mov	r1, r3
 80046ea:	f7fe ffcb 	bl	8003684 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80046ee:	f7ff fa37 	bl	8003b60 <xTaskResumeAll>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d10a      	bne.n	800470e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80046f8:	4b09      	ldr	r3, [pc, #36]	; (8004720 <prvProcessTimerOrBlockTask+0x98>)
 80046fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046fe:	601a      	str	r2, [r3, #0]
 8004700:	f3bf 8f4f 	dsb	sy
 8004704:	f3bf 8f6f 	isb	sy
}
 8004708:	e001      	b.n	800470e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800470a:	f7ff fa29 	bl	8003b60 <xTaskResumeAll>
}
 800470e:	bf00      	nop
 8004710:	3710      	adds	r7, #16
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	20000c10 	.word	0x20000c10
 800471c:	20000c14 	.word	0x20000c14
 8004720:	e000ed04 	.word	0xe000ed04

08004724 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004724:	b480      	push	{r7}
 8004726:	b085      	sub	sp, #20
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800472c:	4b0e      	ldr	r3, [pc, #56]	; (8004768 <prvGetNextExpireTime+0x44>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2b00      	cmp	r3, #0
 8004734:	bf0c      	ite	eq
 8004736:	2301      	moveq	r3, #1
 8004738:	2300      	movne	r3, #0
 800473a:	b2db      	uxtb	r3, r3
 800473c:	461a      	mov	r2, r3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d105      	bne.n	8004756 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800474a:	4b07      	ldr	r3, [pc, #28]	; (8004768 <prvGetNextExpireTime+0x44>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	60fb      	str	r3, [r7, #12]
 8004754:	e001      	b.n	800475a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004756:	2300      	movs	r3, #0
 8004758:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800475a:	68fb      	ldr	r3, [r7, #12]
}
 800475c:	4618      	mov	r0, r3
 800475e:	3714      	adds	r7, #20
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr
 8004768:	20000c0c 	.word	0x20000c0c

0800476c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004774:	f7ff fa90 	bl	8003c98 <xTaskGetTickCount>
 8004778:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800477a:	4b0b      	ldr	r3, [pc, #44]	; (80047a8 <prvSampleTimeNow+0x3c>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	68fa      	ldr	r2, [r7, #12]
 8004780:	429a      	cmp	r2, r3
 8004782:	d205      	bcs.n	8004790 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004784:	f000 f904 	bl	8004990 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	601a      	str	r2, [r3, #0]
 800478e:	e002      	b.n	8004796 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2200      	movs	r2, #0
 8004794:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004796:	4a04      	ldr	r2, [pc, #16]	; (80047a8 <prvSampleTimeNow+0x3c>)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800479c:	68fb      	ldr	r3, [r7, #12]
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	20000c1c 	.word	0x20000c1c

080047ac <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b086      	sub	sp, #24
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	60f8      	str	r0, [r7, #12]
 80047b4:	60b9      	str	r1, [r7, #8]
 80047b6:	607a      	str	r2, [r7, #4]
 80047b8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80047ba:	2300      	movs	r3, #0
 80047bc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	68ba      	ldr	r2, [r7, #8]
 80047c2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80047ca:	68ba      	ldr	r2, [r7, #8]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d812      	bhi.n	80047f8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	1ad2      	subs	r2, r2, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d302      	bcc.n	80047e6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80047e0:	2301      	movs	r3, #1
 80047e2:	617b      	str	r3, [r7, #20]
 80047e4:	e01b      	b.n	800481e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80047e6:	4b10      	ldr	r3, [pc, #64]	; (8004828 <prvInsertTimerInActiveList+0x7c>)
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	3304      	adds	r3, #4
 80047ee:	4619      	mov	r1, r3
 80047f0:	4610      	mov	r0, r2
 80047f2:	f7fe f98a 	bl	8002b0a <vListInsert>
 80047f6:	e012      	b.n	800481e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d206      	bcs.n	800480e <prvInsertTimerInActiveList+0x62>
 8004800:	68ba      	ldr	r2, [r7, #8]
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	429a      	cmp	r2, r3
 8004806:	d302      	bcc.n	800480e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004808:	2301      	movs	r3, #1
 800480a:	617b      	str	r3, [r7, #20]
 800480c:	e007      	b.n	800481e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800480e:	4b07      	ldr	r3, [pc, #28]	; (800482c <prvInsertTimerInActiveList+0x80>)
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	3304      	adds	r3, #4
 8004816:	4619      	mov	r1, r3
 8004818:	4610      	mov	r0, r2
 800481a:	f7fe f976 	bl	8002b0a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800481e:	697b      	ldr	r3, [r7, #20]
}
 8004820:	4618      	mov	r0, r3
 8004822:	3718      	adds	r7, #24
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	20000c10 	.word	0x20000c10
 800482c:	20000c0c 	.word	0x20000c0c

08004830 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b08e      	sub	sp, #56	; 0x38
 8004834:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004836:	e099      	b.n	800496c <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2b00      	cmp	r3, #0
 800483c:	da17      	bge.n	800486e <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800483e:	1d3b      	adds	r3, r7, #4
 8004840:	3304      	adds	r3, #4
 8004842:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004846:	2b00      	cmp	r3, #0
 8004848:	d109      	bne.n	800485e <prvProcessReceivedCommands+0x2e>
 800484a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800484e:	f383 8811 	msr	BASEPRI, r3
 8004852:	f3bf 8f6f 	isb	sy
 8004856:	f3bf 8f4f 	dsb	sy
 800485a:	61fb      	str	r3, [r7, #28]
 800485c:	e7fe      	b.n	800485c <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800485e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004864:	6850      	ldr	r0, [r2, #4]
 8004866:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004868:	6892      	ldr	r2, [r2, #8]
 800486a:	4611      	mov	r1, r2
 800486c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2b00      	cmp	r3, #0
 8004872:	db7a      	blt.n	800496a <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800487a:	695b      	ldr	r3, [r3, #20]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d004      	beq.n	800488a <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004882:	3304      	adds	r3, #4
 8004884:	4618      	mov	r0, r3
 8004886:	f7fe f979 	bl	8002b7c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800488a:	463b      	mov	r3, r7
 800488c:	4618      	mov	r0, r3
 800488e:	f7ff ff6d 	bl	800476c <prvSampleTimeNow>
 8004892:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b09      	cmp	r3, #9
 8004898:	d868      	bhi.n	800496c <prvProcessReceivedCommands+0x13c>
 800489a:	a201      	add	r2, pc, #4	; (adr r2, 80048a0 <prvProcessReceivedCommands+0x70>)
 800489c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048a0:	080048c9 	.word	0x080048c9
 80048a4:	080048c9 	.word	0x080048c9
 80048a8:	080048c9 	.word	0x080048c9
 80048ac:	0800496d 	.word	0x0800496d
 80048b0:	08004923 	.word	0x08004923
 80048b4:	08004959 	.word	0x08004959
 80048b8:	080048c9 	.word	0x080048c9
 80048bc:	080048c9 	.word	0x080048c9
 80048c0:	0800496d 	.word	0x0800496d
 80048c4:	08004923 	.word	0x08004923
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80048c8:	68ba      	ldr	r2, [r7, #8]
 80048ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048cc:	699b      	ldr	r3, [r3, #24]
 80048ce:	18d1      	adds	r1, r2, r3
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048d6:	f7ff ff69 	bl	80047ac <prvInsertTimerInActiveList>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d045      	beq.n	800496c <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80048e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048e6:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80048e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ea:	69db      	ldr	r3, [r3, #28]
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d13d      	bne.n	800496c <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80048f0:	68ba      	ldr	r2, [r7, #8]
 80048f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	441a      	add	r2, r3
 80048f8:	2300      	movs	r3, #0
 80048fa:	9300      	str	r3, [sp, #0]
 80048fc:	2300      	movs	r3, #0
 80048fe:	2100      	movs	r1, #0
 8004900:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004902:	f7ff fe23 	bl	800454c <xTimerGenericCommand>
 8004906:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004908:	6a3b      	ldr	r3, [r7, #32]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d12e      	bne.n	800496c <prvProcessReceivedCommands+0x13c>
 800490e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004912:	f383 8811 	msr	BASEPRI, r3
 8004916:	f3bf 8f6f 	isb	sy
 800491a:	f3bf 8f4f 	dsb	sy
 800491e:	61bb      	str	r3, [r7, #24]
 8004920:	e7fe      	b.n	8004920 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004922:	68ba      	ldr	r2, [r7, #8]
 8004924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004926:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492a:	699b      	ldr	r3, [r3, #24]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d109      	bne.n	8004944 <prvProcessReceivedCommands+0x114>
 8004930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004934:	f383 8811 	msr	BASEPRI, r3
 8004938:	f3bf 8f6f 	isb	sy
 800493c:	f3bf 8f4f 	dsb	sy
 8004940:	617b      	str	r3, [r7, #20]
 8004942:	e7fe      	b.n	8004942 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004946:	699a      	ldr	r2, [r3, #24]
 8004948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494a:	18d1      	adds	r1, r2, r3
 800494c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004950:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004952:	f7ff ff2b 	bl	80047ac <prvInsertTimerInActiveList>
					break;
 8004956:	e009      	b.n	800496c <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800495a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800495e:	2b00      	cmp	r3, #0
 8004960:	d104      	bne.n	800496c <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8004962:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004964:	f000 fbb6 	bl	80050d4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004968:	e000      	b.n	800496c <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800496a:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800496c:	4b07      	ldr	r3, [pc, #28]	; (800498c <prvProcessReceivedCommands+0x15c>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	1d39      	adds	r1, r7, #4
 8004972:	2200      	movs	r2, #0
 8004974:	4618      	mov	r0, r3
 8004976:	f7fe fbf3 	bl	8003160 <xQueueReceive>
 800497a:	4603      	mov	r3, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	f47f af5b 	bne.w	8004838 <prvProcessReceivedCommands+0x8>
	}
}
 8004982:	bf00      	nop
 8004984:	3730      	adds	r7, #48	; 0x30
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	20000c14 	.word	0x20000c14

08004990 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b088      	sub	sp, #32
 8004994:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004996:	e044      	b.n	8004a22 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004998:	4b2b      	ldr	r3, [pc, #172]	; (8004a48 <prvSwitchTimerLists+0xb8>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80049a2:	4b29      	ldr	r3, [pc, #164]	; (8004a48 <prvSwitchTimerLists+0xb8>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	3304      	adds	r3, #4
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7fe f8e3 	bl	8002b7c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ba:	68f8      	ldr	r0, [r7, #12]
 80049bc:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	69db      	ldr	r3, [r3, #28]
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d12d      	bne.n	8004a22 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	699b      	ldr	r3, [r3, #24]
 80049ca:	693a      	ldr	r2, [r7, #16]
 80049cc:	4413      	add	r3, r2
 80049ce:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80049d0:	68ba      	ldr	r2, [r7, #8]
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d90e      	bls.n	80049f6 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	68fa      	ldr	r2, [r7, #12]
 80049e2:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80049e4:	4b18      	ldr	r3, [pc, #96]	; (8004a48 <prvSwitchTimerLists+0xb8>)
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	3304      	adds	r3, #4
 80049ec:	4619      	mov	r1, r3
 80049ee:	4610      	mov	r0, r2
 80049f0:	f7fe f88b 	bl	8002b0a <vListInsert>
 80049f4:	e015      	b.n	8004a22 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80049f6:	2300      	movs	r3, #0
 80049f8:	9300      	str	r3, [sp, #0]
 80049fa:	2300      	movs	r3, #0
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	2100      	movs	r1, #0
 8004a00:	68f8      	ldr	r0, [r7, #12]
 8004a02:	f7ff fda3 	bl	800454c <xTimerGenericCommand>
 8004a06:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d109      	bne.n	8004a22 <prvSwitchTimerLists+0x92>
 8004a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a12:	f383 8811 	msr	BASEPRI, r3
 8004a16:	f3bf 8f6f 	isb	sy
 8004a1a:	f3bf 8f4f 	dsb	sy
 8004a1e:	603b      	str	r3, [r7, #0]
 8004a20:	e7fe      	b.n	8004a20 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004a22:	4b09      	ldr	r3, [pc, #36]	; (8004a48 <prvSwitchTimerLists+0xb8>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d1b5      	bne.n	8004998 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004a2c:	4b06      	ldr	r3, [pc, #24]	; (8004a48 <prvSwitchTimerLists+0xb8>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004a32:	4b06      	ldr	r3, [pc, #24]	; (8004a4c <prvSwitchTimerLists+0xbc>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a04      	ldr	r2, [pc, #16]	; (8004a48 <prvSwitchTimerLists+0xb8>)
 8004a38:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004a3a:	4a04      	ldr	r2, [pc, #16]	; (8004a4c <prvSwitchTimerLists+0xbc>)
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	6013      	str	r3, [r2, #0]
}
 8004a40:	bf00      	nop
 8004a42:	3718      	adds	r7, #24
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	20000c0c 	.word	0x20000c0c
 8004a4c:	20000c10 	.word	0x20000c10

08004a50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b082      	sub	sp, #8
 8004a54:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004a56:	f000 f961 	bl	8004d1c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004a5a:	4b15      	ldr	r3, [pc, #84]	; (8004ab0 <prvCheckForValidListAndQueue+0x60>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d120      	bne.n	8004aa4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004a62:	4814      	ldr	r0, [pc, #80]	; (8004ab4 <prvCheckForValidListAndQueue+0x64>)
 8004a64:	f7fe f800 	bl	8002a68 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004a68:	4813      	ldr	r0, [pc, #76]	; (8004ab8 <prvCheckForValidListAndQueue+0x68>)
 8004a6a:	f7fd fffd 	bl	8002a68 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004a6e:	4b13      	ldr	r3, [pc, #76]	; (8004abc <prvCheckForValidListAndQueue+0x6c>)
 8004a70:	4a10      	ldr	r2, [pc, #64]	; (8004ab4 <prvCheckForValidListAndQueue+0x64>)
 8004a72:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004a74:	4b12      	ldr	r3, [pc, #72]	; (8004ac0 <prvCheckForValidListAndQueue+0x70>)
 8004a76:	4a10      	ldr	r2, [pc, #64]	; (8004ab8 <prvCheckForValidListAndQueue+0x68>)
 8004a78:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	9300      	str	r3, [sp, #0]
 8004a7e:	4b11      	ldr	r3, [pc, #68]	; (8004ac4 <prvCheckForValidListAndQueue+0x74>)
 8004a80:	4a11      	ldr	r2, [pc, #68]	; (8004ac8 <prvCheckForValidListAndQueue+0x78>)
 8004a82:	2110      	movs	r1, #16
 8004a84:	200a      	movs	r0, #10
 8004a86:	f7fe f90b 	bl	8002ca0 <xQueueGenericCreateStatic>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	4b08      	ldr	r3, [pc, #32]	; (8004ab0 <prvCheckForValidListAndQueue+0x60>)
 8004a8e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004a90:	4b07      	ldr	r3, [pc, #28]	; (8004ab0 <prvCheckForValidListAndQueue+0x60>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d005      	beq.n	8004aa4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004a98:	4b05      	ldr	r3, [pc, #20]	; (8004ab0 <prvCheckForValidListAndQueue+0x60>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	490b      	ldr	r1, [pc, #44]	; (8004acc <prvCheckForValidListAndQueue+0x7c>)
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7fe fdc8 	bl	8003634 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004aa4:	f000 f968 	bl	8004d78 <vPortExitCritical>
}
 8004aa8:	bf00      	nop
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	20000c14 	.word	0x20000c14
 8004ab4:	20000be4 	.word	0x20000be4
 8004ab8:	20000bf8 	.word	0x20000bf8
 8004abc:	20000c0c 	.word	0x20000c0c
 8004ac0:	20000c10 	.word	0x20000c10
 8004ac4:	20000cc0 	.word	0x20000cc0
 8004ac8:	20000c20 	.word	0x20000c20
 8004acc:	080053a0 	.word	0x080053a0

08004ad0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b085      	sub	sp, #20
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	3b04      	subs	r3, #4
 8004ae0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004ae8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	3b04      	subs	r3, #4
 8004aee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	f023 0201 	bic.w	r2, r3, #1
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	3b04      	subs	r3, #4
 8004afe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004b00:	4a0c      	ldr	r2, [pc, #48]	; (8004b34 <pxPortInitialiseStack+0x64>)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	3b14      	subs	r3, #20
 8004b0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	3b04      	subs	r3, #4
 8004b16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f06f 0202 	mvn.w	r2, #2
 8004b1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	3b20      	subs	r3, #32
 8004b24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004b26:	68fb      	ldr	r3, [r7, #12]
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3714      	adds	r7, #20
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr
 8004b34:	08004b39 	.word	0x08004b39

08004b38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b085      	sub	sp, #20
 8004b3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004b42:	4b11      	ldr	r3, [pc, #68]	; (8004b88 <prvTaskExitError+0x50>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b4a:	d009      	beq.n	8004b60 <prvTaskExitError+0x28>
 8004b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b50:	f383 8811 	msr	BASEPRI, r3
 8004b54:	f3bf 8f6f 	isb	sy
 8004b58:	f3bf 8f4f 	dsb	sy
 8004b5c:	60fb      	str	r3, [r7, #12]
 8004b5e:	e7fe      	b.n	8004b5e <prvTaskExitError+0x26>
 8004b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b64:	f383 8811 	msr	BASEPRI, r3
 8004b68:	f3bf 8f6f 	isb	sy
 8004b6c:	f3bf 8f4f 	dsb	sy
 8004b70:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004b72:	bf00      	nop
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d0fc      	beq.n	8004b74 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004b7a:	bf00      	nop
 8004b7c:	3714      	adds	r7, #20
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	20000008 	.word	0x20000008
 8004b8c:	00000000 	.word	0x00000000

08004b90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004b90:	4b07      	ldr	r3, [pc, #28]	; (8004bb0 <pxCurrentTCBConst2>)
 8004b92:	6819      	ldr	r1, [r3, #0]
 8004b94:	6808      	ldr	r0, [r1, #0]
 8004b96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b9a:	f380 8809 	msr	PSP, r0
 8004b9e:	f3bf 8f6f 	isb	sy
 8004ba2:	f04f 0000 	mov.w	r0, #0
 8004ba6:	f380 8811 	msr	BASEPRI, r0
 8004baa:	4770      	bx	lr
 8004bac:	f3af 8000 	nop.w

08004bb0 <pxCurrentTCBConst2>:
 8004bb0:	200006e4 	.word	0x200006e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004bb4:	bf00      	nop
 8004bb6:	bf00      	nop

08004bb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004bb8:	4808      	ldr	r0, [pc, #32]	; (8004bdc <prvPortStartFirstTask+0x24>)
 8004bba:	6800      	ldr	r0, [r0, #0]
 8004bbc:	6800      	ldr	r0, [r0, #0]
 8004bbe:	f380 8808 	msr	MSP, r0
 8004bc2:	f04f 0000 	mov.w	r0, #0
 8004bc6:	f380 8814 	msr	CONTROL, r0
 8004bca:	b662      	cpsie	i
 8004bcc:	b661      	cpsie	f
 8004bce:	f3bf 8f4f 	dsb	sy
 8004bd2:	f3bf 8f6f 	isb	sy
 8004bd6:	df00      	svc	0
 8004bd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004bda:	bf00      	nop
 8004bdc:	e000ed08 	.word	0xe000ed08

08004be0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004be6:	4b44      	ldr	r3, [pc, #272]	; (8004cf8 <xPortStartScheduler+0x118>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a44      	ldr	r2, [pc, #272]	; (8004cfc <xPortStartScheduler+0x11c>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d109      	bne.n	8004c04 <xPortStartScheduler+0x24>
 8004bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf4:	f383 8811 	msr	BASEPRI, r3
 8004bf8:	f3bf 8f6f 	isb	sy
 8004bfc:	f3bf 8f4f 	dsb	sy
 8004c00:	613b      	str	r3, [r7, #16]
 8004c02:	e7fe      	b.n	8004c02 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004c04:	4b3c      	ldr	r3, [pc, #240]	; (8004cf8 <xPortStartScheduler+0x118>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a3d      	ldr	r2, [pc, #244]	; (8004d00 <xPortStartScheduler+0x120>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d109      	bne.n	8004c22 <xPortStartScheduler+0x42>
 8004c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c12:	f383 8811 	msr	BASEPRI, r3
 8004c16:	f3bf 8f6f 	isb	sy
 8004c1a:	f3bf 8f4f 	dsb	sy
 8004c1e:	60fb      	str	r3, [r7, #12]
 8004c20:	e7fe      	b.n	8004c20 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004c22:	4b38      	ldr	r3, [pc, #224]	; (8004d04 <xPortStartScheduler+0x124>)
 8004c24:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	781b      	ldrb	r3, [r3, #0]
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	22ff      	movs	r2, #255	; 0xff
 8004c32:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	781b      	ldrb	r3, [r3, #0]
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004c3c:	78fb      	ldrb	r3, [r7, #3]
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004c44:	b2da      	uxtb	r2, r3
 8004c46:	4b30      	ldr	r3, [pc, #192]	; (8004d08 <xPortStartScheduler+0x128>)
 8004c48:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004c4a:	4b30      	ldr	r3, [pc, #192]	; (8004d0c <xPortStartScheduler+0x12c>)
 8004c4c:	2207      	movs	r2, #7
 8004c4e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c50:	e009      	b.n	8004c66 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8004c52:	4b2e      	ldr	r3, [pc, #184]	; (8004d0c <xPortStartScheduler+0x12c>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	3b01      	subs	r3, #1
 8004c58:	4a2c      	ldr	r2, [pc, #176]	; (8004d0c <xPortStartScheduler+0x12c>)
 8004c5a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004c5c:	78fb      	ldrb	r3, [r7, #3]
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	005b      	lsls	r3, r3, #1
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c66:	78fb      	ldrb	r3, [r7, #3]
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c6e:	2b80      	cmp	r3, #128	; 0x80
 8004c70:	d0ef      	beq.n	8004c52 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004c72:	4b26      	ldr	r3, [pc, #152]	; (8004d0c <xPortStartScheduler+0x12c>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f1c3 0307 	rsb	r3, r3, #7
 8004c7a:	2b04      	cmp	r3, #4
 8004c7c:	d009      	beq.n	8004c92 <xPortStartScheduler+0xb2>
 8004c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c82:	f383 8811 	msr	BASEPRI, r3
 8004c86:	f3bf 8f6f 	isb	sy
 8004c8a:	f3bf 8f4f 	dsb	sy
 8004c8e:	60bb      	str	r3, [r7, #8]
 8004c90:	e7fe      	b.n	8004c90 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004c92:	4b1e      	ldr	r3, [pc, #120]	; (8004d0c <xPortStartScheduler+0x12c>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	021b      	lsls	r3, r3, #8
 8004c98:	4a1c      	ldr	r2, [pc, #112]	; (8004d0c <xPortStartScheduler+0x12c>)
 8004c9a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004c9c:	4b1b      	ldr	r3, [pc, #108]	; (8004d0c <xPortStartScheduler+0x12c>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004ca4:	4a19      	ldr	r2, [pc, #100]	; (8004d0c <xPortStartScheduler+0x12c>)
 8004ca6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	b2da      	uxtb	r2, r3
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004cb0:	4b17      	ldr	r3, [pc, #92]	; (8004d10 <xPortStartScheduler+0x130>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a16      	ldr	r2, [pc, #88]	; (8004d10 <xPortStartScheduler+0x130>)
 8004cb6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004cba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004cbc:	4b14      	ldr	r3, [pc, #80]	; (8004d10 <xPortStartScheduler+0x130>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a13      	ldr	r2, [pc, #76]	; (8004d10 <xPortStartScheduler+0x130>)
 8004cc2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004cc6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004cc8:	f000 f8d6 	bl	8004e78 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004ccc:	4b11      	ldr	r3, [pc, #68]	; (8004d14 <xPortStartScheduler+0x134>)
 8004cce:	2200      	movs	r2, #0
 8004cd0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004cd2:	f000 f8f5 	bl	8004ec0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004cd6:	4b10      	ldr	r3, [pc, #64]	; (8004d18 <xPortStartScheduler+0x138>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a0f      	ldr	r2, [pc, #60]	; (8004d18 <xPortStartScheduler+0x138>)
 8004cdc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004ce0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004ce2:	f7ff ff69 	bl	8004bb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ce6:	f7ff f8a5 	bl	8003e34 <vTaskSwitchContext>
	prvTaskExitError();
 8004cea:	f7ff ff25 	bl	8004b38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3718      	adds	r7, #24
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	e000ed00 	.word	0xe000ed00
 8004cfc:	410fc271 	.word	0x410fc271
 8004d00:	410fc270 	.word	0x410fc270
 8004d04:	e000e400 	.word	0xe000e400
 8004d08:	20000d10 	.word	0x20000d10
 8004d0c:	20000d14 	.word	0x20000d14
 8004d10:	e000ed20 	.word	0xe000ed20
 8004d14:	20000008 	.word	0x20000008
 8004d18:	e000ef34 	.word	0xe000ef34

08004d1c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b083      	sub	sp, #12
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d26:	f383 8811 	msr	BASEPRI, r3
 8004d2a:	f3bf 8f6f 	isb	sy
 8004d2e:	f3bf 8f4f 	dsb	sy
 8004d32:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004d34:	4b0e      	ldr	r3, [pc, #56]	; (8004d70 <vPortEnterCritical+0x54>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	3301      	adds	r3, #1
 8004d3a:	4a0d      	ldr	r2, [pc, #52]	; (8004d70 <vPortEnterCritical+0x54>)
 8004d3c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004d3e:	4b0c      	ldr	r3, [pc, #48]	; (8004d70 <vPortEnterCritical+0x54>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d10e      	bne.n	8004d64 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004d46:	4b0b      	ldr	r3, [pc, #44]	; (8004d74 <vPortEnterCritical+0x58>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d009      	beq.n	8004d64 <vPortEnterCritical+0x48>
 8004d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d54:	f383 8811 	msr	BASEPRI, r3
 8004d58:	f3bf 8f6f 	isb	sy
 8004d5c:	f3bf 8f4f 	dsb	sy
 8004d60:	603b      	str	r3, [r7, #0]
 8004d62:	e7fe      	b.n	8004d62 <vPortEnterCritical+0x46>
	}
}
 8004d64:	bf00      	nop
 8004d66:	370c      	adds	r7, #12
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr
 8004d70:	20000008 	.word	0x20000008
 8004d74:	e000ed04 	.word	0xe000ed04

08004d78 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004d7e:	4b11      	ldr	r3, [pc, #68]	; (8004dc4 <vPortExitCritical+0x4c>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d109      	bne.n	8004d9a <vPortExitCritical+0x22>
 8004d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d8a:	f383 8811 	msr	BASEPRI, r3
 8004d8e:	f3bf 8f6f 	isb	sy
 8004d92:	f3bf 8f4f 	dsb	sy
 8004d96:	607b      	str	r3, [r7, #4]
 8004d98:	e7fe      	b.n	8004d98 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8004d9a:	4b0a      	ldr	r3, [pc, #40]	; (8004dc4 <vPortExitCritical+0x4c>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	4a08      	ldr	r2, [pc, #32]	; (8004dc4 <vPortExitCritical+0x4c>)
 8004da2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004da4:	4b07      	ldr	r3, [pc, #28]	; (8004dc4 <vPortExitCritical+0x4c>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d104      	bne.n	8004db6 <vPortExitCritical+0x3e>
 8004dac:	2300      	movs	r3, #0
 8004dae:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004db6:	bf00      	nop
 8004db8:	370c      	adds	r7, #12
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	20000008 	.word	0x20000008
	...

08004dd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004dd0:	f3ef 8009 	mrs	r0, PSP
 8004dd4:	f3bf 8f6f 	isb	sy
 8004dd8:	4b15      	ldr	r3, [pc, #84]	; (8004e30 <pxCurrentTCBConst>)
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	f01e 0f10 	tst.w	lr, #16
 8004de0:	bf08      	it	eq
 8004de2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004de6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dea:	6010      	str	r0, [r2, #0]
 8004dec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004df0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004df4:	f380 8811 	msr	BASEPRI, r0
 8004df8:	f3bf 8f4f 	dsb	sy
 8004dfc:	f3bf 8f6f 	isb	sy
 8004e00:	f7ff f818 	bl	8003e34 <vTaskSwitchContext>
 8004e04:	f04f 0000 	mov.w	r0, #0
 8004e08:	f380 8811 	msr	BASEPRI, r0
 8004e0c:	bc09      	pop	{r0, r3}
 8004e0e:	6819      	ldr	r1, [r3, #0]
 8004e10:	6808      	ldr	r0, [r1, #0]
 8004e12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e16:	f01e 0f10 	tst.w	lr, #16
 8004e1a:	bf08      	it	eq
 8004e1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004e20:	f380 8809 	msr	PSP, r0
 8004e24:	f3bf 8f6f 	isb	sy
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	f3af 8000 	nop.w

08004e30 <pxCurrentTCBConst>:
 8004e30:	200006e4 	.word	0x200006e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004e34:	bf00      	nop
 8004e36:	bf00      	nop

08004e38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0
	__asm volatile
 8004e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e42:	f383 8811 	msr	BASEPRI, r3
 8004e46:	f3bf 8f6f 	isb	sy
 8004e4a:	f3bf 8f4f 	dsb	sy
 8004e4e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004e50:	f7fe ff32 	bl	8003cb8 <xTaskIncrementTick>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d003      	beq.n	8004e62 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004e5a:	4b06      	ldr	r3, [pc, #24]	; (8004e74 <SysTick_Handler+0x3c>)
 8004e5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e60:	601a      	str	r2, [r3, #0]
 8004e62:	2300      	movs	r3, #0
 8004e64:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8004e6c:	bf00      	nop
 8004e6e:	3708      	adds	r7, #8
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	e000ed04 	.word	0xe000ed04

08004e78 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004e78:	b480      	push	{r7}
 8004e7a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004e7c:	4b0b      	ldr	r3, [pc, #44]	; (8004eac <vPortSetupTimerInterrupt+0x34>)
 8004e7e:	2200      	movs	r2, #0
 8004e80:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004e82:	4b0b      	ldr	r3, [pc, #44]	; (8004eb0 <vPortSetupTimerInterrupt+0x38>)
 8004e84:	2200      	movs	r2, #0
 8004e86:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004e88:	4b0a      	ldr	r3, [pc, #40]	; (8004eb4 <vPortSetupTimerInterrupt+0x3c>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a0a      	ldr	r2, [pc, #40]	; (8004eb8 <vPortSetupTimerInterrupt+0x40>)
 8004e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e92:	099b      	lsrs	r3, r3, #6
 8004e94:	4a09      	ldr	r2, [pc, #36]	; (8004ebc <vPortSetupTimerInterrupt+0x44>)
 8004e96:	3b01      	subs	r3, #1
 8004e98:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004e9a:	4b04      	ldr	r3, [pc, #16]	; (8004eac <vPortSetupTimerInterrupt+0x34>)
 8004e9c:	2207      	movs	r2, #7
 8004e9e:	601a      	str	r2, [r3, #0]
}
 8004ea0:	bf00      	nop
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	e000e010 	.word	0xe000e010
 8004eb0:	e000e018 	.word	0xe000e018
 8004eb4:	20000000 	.word	0x20000000
 8004eb8:	10624dd3 	.word	0x10624dd3
 8004ebc:	e000e014 	.word	0xe000e014

08004ec0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004ec0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004ed0 <vPortEnableVFP+0x10>
 8004ec4:	6801      	ldr	r1, [r0, #0]
 8004ec6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004eca:	6001      	str	r1, [r0, #0]
 8004ecc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004ece:	bf00      	nop
 8004ed0:	e000ed88 	.word	0xe000ed88

08004ed4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b085      	sub	sp, #20
 8004ed8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004eda:	f3ef 8305 	mrs	r3, IPSR
 8004ede:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2b0f      	cmp	r3, #15
 8004ee4:	d913      	bls.n	8004f0e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004ee6:	4a16      	ldr	r2, [pc, #88]	; (8004f40 <vPortValidateInterruptPriority+0x6c>)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	4413      	add	r3, r2
 8004eec:	781b      	ldrb	r3, [r3, #0]
 8004eee:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004ef0:	4b14      	ldr	r3, [pc, #80]	; (8004f44 <vPortValidateInterruptPriority+0x70>)
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	7afa      	ldrb	r2, [r7, #11]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d209      	bcs.n	8004f0e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8004efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004efe:	f383 8811 	msr	BASEPRI, r3
 8004f02:	f3bf 8f6f 	isb	sy
 8004f06:	f3bf 8f4f 	dsb	sy
 8004f0a:	607b      	str	r3, [r7, #4]
 8004f0c:	e7fe      	b.n	8004f0c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004f0e:	4b0e      	ldr	r3, [pc, #56]	; (8004f48 <vPortValidateInterruptPriority+0x74>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f16:	4b0d      	ldr	r3, [pc, #52]	; (8004f4c <vPortValidateInterruptPriority+0x78>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d909      	bls.n	8004f32 <vPortValidateInterruptPriority+0x5e>
 8004f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f22:	f383 8811 	msr	BASEPRI, r3
 8004f26:	f3bf 8f6f 	isb	sy
 8004f2a:	f3bf 8f4f 	dsb	sy
 8004f2e:	603b      	str	r3, [r7, #0]
 8004f30:	e7fe      	b.n	8004f30 <vPortValidateInterruptPriority+0x5c>
	}
 8004f32:	bf00      	nop
 8004f34:	3714      	adds	r7, #20
 8004f36:	46bd      	mov	sp, r7
 8004f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3c:	4770      	bx	lr
 8004f3e:	bf00      	nop
 8004f40:	e000e3f0 	.word	0xe000e3f0
 8004f44:	20000d10 	.word	0x20000d10
 8004f48:	e000ed0c 	.word	0xe000ed0c
 8004f4c:	20000d14 	.word	0x20000d14

08004f50 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b08a      	sub	sp, #40	; 0x28
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004f5c:	f7fe fdf2 	bl	8003b44 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004f60:	4b57      	ldr	r3, [pc, #348]	; (80050c0 <pvPortMalloc+0x170>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d101      	bne.n	8004f6c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004f68:	f000 f90c 	bl	8005184 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004f6c:	4b55      	ldr	r3, [pc, #340]	; (80050c4 <pvPortMalloc+0x174>)
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4013      	ands	r3, r2
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	f040 808c 	bne.w	8005092 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d01c      	beq.n	8004fba <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8004f80:	2208      	movs	r2, #8
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	4413      	add	r3, r2
 8004f86:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f003 0307 	and.w	r3, r3, #7
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d013      	beq.n	8004fba <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f023 0307 	bic.w	r3, r3, #7
 8004f98:	3308      	adds	r3, #8
 8004f9a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f003 0307 	and.w	r3, r3, #7
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d009      	beq.n	8004fba <pvPortMalloc+0x6a>
 8004fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004faa:	f383 8811 	msr	BASEPRI, r3
 8004fae:	f3bf 8f6f 	isb	sy
 8004fb2:	f3bf 8f4f 	dsb	sy
 8004fb6:	617b      	str	r3, [r7, #20]
 8004fb8:	e7fe      	b.n	8004fb8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d068      	beq.n	8005092 <pvPortMalloc+0x142>
 8004fc0:	4b41      	ldr	r3, [pc, #260]	; (80050c8 <pvPortMalloc+0x178>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d863      	bhi.n	8005092 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004fca:	4b40      	ldr	r3, [pc, #256]	; (80050cc <pvPortMalloc+0x17c>)
 8004fcc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004fce:	4b3f      	ldr	r3, [pc, #252]	; (80050cc <pvPortMalloc+0x17c>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004fd4:	e004      	b.n	8004fe0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d903      	bls.n	8004ff2 <pvPortMalloc+0xa2>
 8004fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1f1      	bne.n	8004fd6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004ff2:	4b33      	ldr	r3, [pc, #204]	; (80050c0 <pvPortMalloc+0x170>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d04a      	beq.n	8005092 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004ffc:	6a3b      	ldr	r3, [r7, #32]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	2208      	movs	r2, #8
 8005002:	4413      	add	r3, r2
 8005004:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	6a3b      	ldr	r3, [r7, #32]
 800500c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800500e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005010:	685a      	ldr	r2, [r3, #4]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	1ad2      	subs	r2, r2, r3
 8005016:	2308      	movs	r3, #8
 8005018:	005b      	lsls	r3, r3, #1
 800501a:	429a      	cmp	r2, r3
 800501c:	d91e      	bls.n	800505c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800501e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4413      	add	r3, r2
 8005024:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	f003 0307 	and.w	r3, r3, #7
 800502c:	2b00      	cmp	r3, #0
 800502e:	d009      	beq.n	8005044 <pvPortMalloc+0xf4>
 8005030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005034:	f383 8811 	msr	BASEPRI, r3
 8005038:	f3bf 8f6f 	isb	sy
 800503c:	f3bf 8f4f 	dsb	sy
 8005040:	613b      	str	r3, [r7, #16]
 8005042:	e7fe      	b.n	8005042 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005046:	685a      	ldr	r2, [r3, #4]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	1ad2      	subs	r2, r2, r3
 800504c:	69bb      	ldr	r3, [r7, #24]
 800504e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005056:	69b8      	ldr	r0, [r7, #24]
 8005058:	f000 f8f6 	bl	8005248 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800505c:	4b1a      	ldr	r3, [pc, #104]	; (80050c8 <pvPortMalloc+0x178>)
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	4a18      	ldr	r2, [pc, #96]	; (80050c8 <pvPortMalloc+0x178>)
 8005068:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800506a:	4b17      	ldr	r3, [pc, #92]	; (80050c8 <pvPortMalloc+0x178>)
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	4b18      	ldr	r3, [pc, #96]	; (80050d0 <pvPortMalloc+0x180>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	429a      	cmp	r2, r3
 8005074:	d203      	bcs.n	800507e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005076:	4b14      	ldr	r3, [pc, #80]	; (80050c8 <pvPortMalloc+0x178>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a15      	ldr	r2, [pc, #84]	; (80050d0 <pvPortMalloc+0x180>)
 800507c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800507e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005080:	685a      	ldr	r2, [r3, #4]
 8005082:	4b10      	ldr	r3, [pc, #64]	; (80050c4 <pvPortMalloc+0x174>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	431a      	orrs	r2, r3
 8005088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800508a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800508c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800508e:	2200      	movs	r2, #0
 8005090:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005092:	f7fe fd65 	bl	8003b60 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	f003 0307 	and.w	r3, r3, #7
 800509c:	2b00      	cmp	r3, #0
 800509e:	d009      	beq.n	80050b4 <pvPortMalloc+0x164>
 80050a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a4:	f383 8811 	msr	BASEPRI, r3
 80050a8:	f3bf 8f6f 	isb	sy
 80050ac:	f3bf 8f4f 	dsb	sy
 80050b0:	60fb      	str	r3, [r7, #12]
 80050b2:	e7fe      	b.n	80050b2 <pvPortMalloc+0x162>
	return pvReturn;
 80050b4:	69fb      	ldr	r3, [r7, #28]
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3728      	adds	r7, #40	; 0x28
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	20004920 	.word	0x20004920
 80050c4:	2000492c 	.word	0x2000492c
 80050c8:	20004924 	.word	0x20004924
 80050cc:	20004918 	.word	0x20004918
 80050d0:	20004928 	.word	0x20004928

080050d4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b086      	sub	sp, #24
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d046      	beq.n	8005174 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80050e6:	2308      	movs	r3, #8
 80050e8:	425b      	negs	r3, r3
 80050ea:	697a      	ldr	r2, [r7, #20]
 80050ec:	4413      	add	r3, r2
 80050ee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	685a      	ldr	r2, [r3, #4]
 80050f8:	4b20      	ldr	r3, [pc, #128]	; (800517c <vPortFree+0xa8>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4013      	ands	r3, r2
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d109      	bne.n	8005116 <vPortFree+0x42>
 8005102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005106:	f383 8811 	msr	BASEPRI, r3
 800510a:	f3bf 8f6f 	isb	sy
 800510e:	f3bf 8f4f 	dsb	sy
 8005112:	60fb      	str	r3, [r7, #12]
 8005114:	e7fe      	b.n	8005114 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d009      	beq.n	8005132 <vPortFree+0x5e>
 800511e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005122:	f383 8811 	msr	BASEPRI, r3
 8005126:	f3bf 8f6f 	isb	sy
 800512a:	f3bf 8f4f 	dsb	sy
 800512e:	60bb      	str	r3, [r7, #8]
 8005130:	e7fe      	b.n	8005130 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	685a      	ldr	r2, [r3, #4]
 8005136:	4b11      	ldr	r3, [pc, #68]	; (800517c <vPortFree+0xa8>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4013      	ands	r3, r2
 800513c:	2b00      	cmp	r3, #0
 800513e:	d019      	beq.n	8005174 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d115      	bne.n	8005174 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	685a      	ldr	r2, [r3, #4]
 800514c:	4b0b      	ldr	r3, [pc, #44]	; (800517c <vPortFree+0xa8>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	43db      	mvns	r3, r3
 8005152:	401a      	ands	r2, r3
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005158:	f7fe fcf4 	bl	8003b44 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	685a      	ldr	r2, [r3, #4]
 8005160:	4b07      	ldr	r3, [pc, #28]	; (8005180 <vPortFree+0xac>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4413      	add	r3, r2
 8005166:	4a06      	ldr	r2, [pc, #24]	; (8005180 <vPortFree+0xac>)
 8005168:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800516a:	6938      	ldr	r0, [r7, #16]
 800516c:	f000 f86c 	bl	8005248 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005170:	f7fe fcf6 	bl	8003b60 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005174:	bf00      	nop
 8005176:	3718      	adds	r7, #24
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}
 800517c:	2000492c 	.word	0x2000492c
 8005180:	20004924 	.word	0x20004924

08005184 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005184:	b480      	push	{r7}
 8005186:	b085      	sub	sp, #20
 8005188:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800518a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800518e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005190:	4b27      	ldr	r3, [pc, #156]	; (8005230 <prvHeapInit+0xac>)
 8005192:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f003 0307 	and.w	r3, r3, #7
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00c      	beq.n	80051b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	3307      	adds	r3, #7
 80051a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f023 0307 	bic.w	r3, r3, #7
 80051aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80051ac:	68ba      	ldr	r2, [r7, #8]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	4a1f      	ldr	r2, [pc, #124]	; (8005230 <prvHeapInit+0xac>)
 80051b4:	4413      	add	r3, r2
 80051b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80051bc:	4a1d      	ldr	r2, [pc, #116]	; (8005234 <prvHeapInit+0xb0>)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80051c2:	4b1c      	ldr	r3, [pc, #112]	; (8005234 <prvHeapInit+0xb0>)
 80051c4:	2200      	movs	r2, #0
 80051c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	68ba      	ldr	r2, [r7, #8]
 80051cc:	4413      	add	r3, r2
 80051ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80051d0:	2208      	movs	r2, #8
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	1a9b      	subs	r3, r3, r2
 80051d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f023 0307 	bic.w	r3, r3, #7
 80051de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	4a15      	ldr	r2, [pc, #84]	; (8005238 <prvHeapInit+0xb4>)
 80051e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80051e6:	4b14      	ldr	r3, [pc, #80]	; (8005238 <prvHeapInit+0xb4>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2200      	movs	r2, #0
 80051ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80051ee:	4b12      	ldr	r3, [pc, #72]	; (8005238 <prvHeapInit+0xb4>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2200      	movs	r2, #0
 80051f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	68fa      	ldr	r2, [r7, #12]
 80051fe:	1ad2      	subs	r2, r2, r3
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005204:	4b0c      	ldr	r3, [pc, #48]	; (8005238 <prvHeapInit+0xb4>)
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	4a0a      	ldr	r2, [pc, #40]	; (800523c <prvHeapInit+0xb8>)
 8005212:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	4a09      	ldr	r2, [pc, #36]	; (8005240 <prvHeapInit+0xbc>)
 800521a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800521c:	4b09      	ldr	r3, [pc, #36]	; (8005244 <prvHeapInit+0xc0>)
 800521e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005222:	601a      	str	r2, [r3, #0]
}
 8005224:	bf00      	nop
 8005226:	3714      	adds	r7, #20
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr
 8005230:	20000d18 	.word	0x20000d18
 8005234:	20004918 	.word	0x20004918
 8005238:	20004920 	.word	0x20004920
 800523c:	20004928 	.word	0x20004928
 8005240:	20004924 	.word	0x20004924
 8005244:	2000492c 	.word	0x2000492c

08005248 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005248:	b480      	push	{r7}
 800524a:	b085      	sub	sp, #20
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005250:	4b28      	ldr	r3, [pc, #160]	; (80052f4 <prvInsertBlockIntoFreeList+0xac>)
 8005252:	60fb      	str	r3, [r7, #12]
 8005254:	e002      	b.n	800525c <prvInsertBlockIntoFreeList+0x14>
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	60fb      	str	r3, [r7, #12]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	429a      	cmp	r2, r3
 8005264:	d8f7      	bhi.n	8005256 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	4413      	add	r3, r2
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	429a      	cmp	r2, r3
 8005276:	d108      	bne.n	800528a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	685a      	ldr	r2, [r3, #4]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	441a      	add	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	68ba      	ldr	r2, [r7, #8]
 8005294:	441a      	add	r2, r3
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	429a      	cmp	r2, r3
 800529c:	d118      	bne.n	80052d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	4b15      	ldr	r3, [pc, #84]	; (80052f8 <prvInsertBlockIntoFreeList+0xb0>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d00d      	beq.n	80052c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	685a      	ldr	r2, [r3, #4]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	441a      	add	r2, r3
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	601a      	str	r2, [r3, #0]
 80052c4:	e008      	b.n	80052d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80052c6:	4b0c      	ldr	r3, [pc, #48]	; (80052f8 <prvInsertBlockIntoFreeList+0xb0>)
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	601a      	str	r2, [r3, #0]
 80052ce:	e003      	b.n	80052d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d002      	beq.n	80052e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052e6:	bf00      	nop
 80052e8:	3714      	adds	r7, #20
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr
 80052f2:	bf00      	nop
 80052f4:	20004918 	.word	0x20004918
 80052f8:	20004920 	.word	0x20004920

080052fc <__libc_init_array>:
 80052fc:	b570      	push	{r4, r5, r6, lr}
 80052fe:	4e0d      	ldr	r6, [pc, #52]	; (8005334 <__libc_init_array+0x38>)
 8005300:	4c0d      	ldr	r4, [pc, #52]	; (8005338 <__libc_init_array+0x3c>)
 8005302:	1ba4      	subs	r4, r4, r6
 8005304:	10a4      	asrs	r4, r4, #2
 8005306:	2500      	movs	r5, #0
 8005308:	42a5      	cmp	r5, r4
 800530a:	d109      	bne.n	8005320 <__libc_init_array+0x24>
 800530c:	4e0b      	ldr	r6, [pc, #44]	; (800533c <__libc_init_array+0x40>)
 800530e:	4c0c      	ldr	r4, [pc, #48]	; (8005340 <__libc_init_array+0x44>)
 8005310:	f000 f82c 	bl	800536c <_init>
 8005314:	1ba4      	subs	r4, r4, r6
 8005316:	10a4      	asrs	r4, r4, #2
 8005318:	2500      	movs	r5, #0
 800531a:	42a5      	cmp	r5, r4
 800531c:	d105      	bne.n	800532a <__libc_init_array+0x2e>
 800531e:	bd70      	pop	{r4, r5, r6, pc}
 8005320:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005324:	4798      	blx	r3
 8005326:	3501      	adds	r5, #1
 8005328:	e7ee      	b.n	8005308 <__libc_init_array+0xc>
 800532a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800532e:	4798      	blx	r3
 8005330:	3501      	adds	r5, #1
 8005332:	e7f2      	b.n	800531a <__libc_init_array+0x1e>
 8005334:	080053c8 	.word	0x080053c8
 8005338:	080053c8 	.word	0x080053c8
 800533c:	080053c8 	.word	0x080053c8
 8005340:	080053cc 	.word	0x080053cc

08005344 <memcpy>:
 8005344:	b510      	push	{r4, lr}
 8005346:	1e43      	subs	r3, r0, #1
 8005348:	440a      	add	r2, r1
 800534a:	4291      	cmp	r1, r2
 800534c:	d100      	bne.n	8005350 <memcpy+0xc>
 800534e:	bd10      	pop	{r4, pc}
 8005350:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005354:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005358:	e7f7      	b.n	800534a <memcpy+0x6>

0800535a <memset>:
 800535a:	4402      	add	r2, r0
 800535c:	4603      	mov	r3, r0
 800535e:	4293      	cmp	r3, r2
 8005360:	d100      	bne.n	8005364 <memset+0xa>
 8005362:	4770      	bx	lr
 8005364:	f803 1b01 	strb.w	r1, [r3], #1
 8005368:	e7f9      	b.n	800535e <memset+0x4>
	...

0800536c <_init>:
 800536c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800536e:	bf00      	nop
 8005370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005372:	bc08      	pop	{r3}
 8005374:	469e      	mov	lr, r3
 8005376:	4770      	bx	lr

08005378 <_fini>:
 8005378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800537a:	bf00      	nop
 800537c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800537e:	bc08      	pop	{r3}
 8005380:	469e      	mov	lr, r3
 8005382:	4770      	bx	lr
