{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:u5HHmVD_uO8C", "title": "Verifying UML/OCL models using Boolean satisfiability", "published_by": "Proceedings of the Conference on Design, Automation and Test in Europe, 1341\u00a0\u2026, 2010", "authors": ["M Soeken", "R Wille", "M Kuhlmann", "M Gogolla", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18172928876152487771", "cited_by": 185.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:UeHWp8X0CEIC", "title": "Synthesis of reversible circuits with minimal lines for large functions", "published_by": "Design Automation Conference (ASP-DAC), 2012 17th Asia and South Pacific, 85-92, 2012", "authors": ["M Soeken", "R Wille", "C Hilken", "N Przigoda", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17805570434292701617", "cited_by": 132.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:zYLM7Y9cAGgC", "title": "Assisted behavior driven development using natural language processing", "published_by": "International Conference on Modelling Techniques and Tools for Computer\u00a0\u2026, 2012", "authors": ["M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=264618083542352442", "cited_by": 131.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:d1gkVwhDpl0C", "title": "RevKit: A Toolkit for Reversible Circuit Design.", "published_by": "Multiple-Valued Logic and Soft Computing 18 (1), 55-65, 2012", "authors": ["M Soeken", "S Frehse", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=909266869461315516", "cited_by": 129.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:Tyk-4Ss8FVUC", "title": "RevKit: an open source toolkit for the design of reversible circuits", "published_by": "International Workshop on Reversible Computation, 64-76, 2011", "authors": ["M Soeken", "S Frehse", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6768485020219034006", "cited_by": 94.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:70eg2SAEIzsC", "title": "Formal Verification of Integer Multipliers by Combining Grobner Basis with Logic Reduction", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9509870053067343305", "cited_by": 92.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:1qzjygNMrQYC", "title": "The EPFL logic synthesis libraries", "published_by": "arXiv preprint arXiv:1805.05121, 2018", "authors": ["M Soeken", "H Riener", "W Haaswijk", "E Testa", "B Schmitt", "G Meuli", "F Mozafari", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1719437628069849764", "cited_by": 90.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:XiSMed-E-HIC", "title": "Exact synthesis of majority-inverter graphs and its applications", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017", "authors": ["M Soeken", "L Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9994239264674293193", "cited_by": 90.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:rO6llkc54NcC", "title": "Fast logic synthesis for RRAM-based in-memory computing using Majority-Inverter Graphs", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 948-953, 2016", "authors": ["S Shirinzadeh", "M Soeken", "PE Gaillardon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2754925316399709548", "cited_by": 82.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:9yKSN-GCB0IC", "title": "Verifying dynamic aspects of UML models.", "published_by": "DATE, 1077-1082, 2011", "authors": ["M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3830039014080610225", "cited_by": 81.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:u-x6o8ySG0sC", "title": "Reducing the number of lines in reversible circuits", "published_by": "Design Automation Conference (DAC), 2010 47th ACM/IEEE, 647-652, 2010", "authors": ["R Wille", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16026373596079359304", "cited_by": 78.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:BrmTIyaxlBUC", "title": "Deep Learning for Logic Optimization Algorithms", "published_by": "Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), 2018", "authors": ["WJ Haaswijk", "E Collins", "BLA Seguin", "M Soeken", "S S\u00fcsstrunk", "F Kaplan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14245587024333810989", "cited_by": 72.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:b0M2c_1WBrUC", "title": "Approximation-aware Rewriting of AIGs for Error Tolerant Applications", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10314742394361170724", "cited_by": 72.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:evX43VCCuoAC", "title": "Improved quantum circuits for elliptic curve discrete logarithms", "published_by": "International Conference on Post-Quantum Cryptography, 425-444, 2020", "authors": ["T H\u00e4ner", "S Jaques", "M Naehrig", "M Roetteler", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2277566247423117711", "cited_by": 70.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:3fE2CSJIrl8C", "title": "Improving the mapping of reversible circuits to quantum circuits using multiple target lines", "published_by": "Design Automation Conference (ASP-DAC), 2013 18th Asia and South Pacific\u00a0\u2026, 2013", "authors": ["R Wille", "M Soeken", "C Otterstedt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4792676427414393989", "cited_by": 66.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:2P1L_qKh6hAC", "title": "BDD Minimization for Approximate Computing", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2269277630562596263", "cited_by": 66.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:QIV2ME_5wuYC", "title": "Specification-driven model transformation testing", "published_by": "Software & Systems Modeling 14 (2), 623-644, 2015", "authors": ["E Guerra", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9856283748362822102", "cited_by": 63.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:Y0pCki6q_DkC", "title": "Encoding OCL data types for SAT-based verification of UML/OCL models", "published_by": "International Conference on Tests and Proofs, 152-170, 2011", "authors": ["M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18304155076285495215", "cited_by": 63.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:vDijr-p_gm4C", "title": "Quantum programming languages", "published_by": "Nature Reviews Physics 2 (12), 709-722, 2020", "authors": ["B Heim", "M Soeken", "S Marshall", "C Granade", "M Roetteler", "A Geller", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12667012581533739707", "cited_by": 62.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&citation_for_view=_J9JPrAAAAAJ:uWQEDVKXjbEC", "title": "A Novel Basis for Logic Rewriting", "published_by": "Proceedings of the 22nd Asia and South Pacific Design Automation Conference\u00a0\u2026, 2017", "authors": ["W Haaswijk", "M Soeken", "L Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16818278505418596294", "cited_by": 61.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:L8Ckcad2t8MC", "title": "Trading off circuit lines and gate costs in the synthesis of reversible logic", "published_by": "Integration, the VLSI Journal 47 (2), 284-294, 2014", "authors": ["R Wille", "M Soeken", "DM Miller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16857154254792053556", "cited_by": 59.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:r0BpntZqJG4C", "title": "Embedding of large Boolean functions for reversible logic", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 12 (4), 41, 2016", "authors": ["M Soeken", "R Wille", "O Keszocze", "DM Miller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7144989322674802879", "cited_by": 57.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:UebtZRa9Y70C", "title": "Formal Specification Level: Towards verification-driven design based on natural language processing", "published_by": "Specification and Design Languages (FDL), 2012 Forum on, 53-58, 2012", "authors": ["R Drechsler", "M Soeken", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3153838358881369456", "cited_by": 54.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:j3f4tGmQtD8C", "title": "Ancilla-free synthesis of large reversible functions using binary decision diagrams", "published_by": "Journal of Symbolic Computation 73, 1-26, 2016", "authors": ["M Soeken", "L Tague", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13690232069278963160", "cited_by": 52.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:pqnbT2bcN3wC", "title": "Precise error determination of approximated components in sequential circuits with model checking", "published_by": "Proceedings of the 53rd Annual Design Automation Conference, 129, 2016", "authors": ["A Chandrasekharan", "M Soeken", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10319680992736283368", "cited_by": 51.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:_Qo2XoVZTnwC", "title": "Mapping NCV circuits to optimized Clifford+ T circuits", "published_by": "International Conference on Reversible Computation, 163-175, 2014", "authors": ["DM Miller", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18009738038097925075", "cited_by": 51.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:geHnlv5EZngC", "title": "Logic Synthesis for RRAM-based In-Memory Computing", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017", "authors": ["S Shirinzadeh", "M Soeken", "PE Gaillardon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9330004872049752434", "cited_by": 50.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:qjMakFHDy7sC", "title": "Hierarchical synthesis of reversible circuits using positive and negative Davio decomposition", "published_by": "Design and Test Workshop (IDT), 2010 5th International, 143-148, 2010", "authors": ["M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14549700973567776320", "cited_by": 50.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:5awf1xo2G04C", "title": "On-the-fly and DAG-aware: Rewriting Boolean Networks with Exact Synthesis", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6933591515193568624", "cited_by": 50.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:D_sINldO8mEC", "title": "Programming Quantum Computers Using Design Automation", "published_by": "arXiv preprint arXiv:1803.01022, 2018", "authors": ["M Soeken", "T H\u00e4ner", "M Roetteler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2680854793842454848", "cited_by": 47.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:u_35RYKgDlwC", "title": "An MIG-based compiler for programmable logic-in-memory architectures", "published_by": "Proceedings of the 53rd Annual Design Automation Conference, 117, 2016", "authors": ["M Soeken", "S Shirinzadeh", "PE Gaillardon", "LG Amar\u00fa", "R Drechsler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14829225295776002888", "cited_by": 47.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:LkGwnXOMwfcC", "title": "Exact synthesis of Toffoli gate circuits with negative control lines", "published_by": "2012 IEEE 42nd International Symposium on Multiple-Valued Logic, 69-74, 2012", "authors": ["R Wille", "M Soeken", "N Przigoda", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7925382780361544155", "cited_by": 44.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:HoB7MX3m0LUC", "title": "Technology mapping of reversible circuits to Clifford+ T quantum circuits", "published_by": "Proceedings of the IEEE International Symposium on Multi-Valued Logic (ISMVL), 2016", "authors": ["N Abdessaied", "M Amy", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10160326230835962883", "cited_by": 43.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:cFHS6HbyZ2cC", "title": "Time-resolved detection of diffusion limited temperature gradients inside single isolated burning droplets using Rainbow Refractometry", "published_by": "Combustion and Flame 168, 255-269, 2016", "authors": ["CD Rosebrock", "S Shirinzadeh", "M Soeken", "N Riefler", "T Wriedt", "R Drechsler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10999657163117232684", "cited_by": 42.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:SdhP9T11ey4C", "title": "SAT-Based Exact Synthesis: Encodings, Topology Families, and Parallelism", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019", "authors": ["W Haaswijk", "M Soeken", "A Mishchenko", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9874058143102187712", "cited_by": 40.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:5ugPr518TE4C", "title": "Quantum circuits for floating-point arithmetic", "published_by": "arXiv preprint arXiv:1807.02023, 2018", "authors": ["T H\u00e4ner", "M Soeken", "M Roetteler", "KM Svore"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11138971498047370795", "cited_by": 40.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:9ZlFYXVOiuMC", "title": "White dots do matter: rewriting reversible logic circuits", "published_by": "International Conference on Reversible Computation, 196-208, 2013", "authors": ["M Soeken", "MK Thomsen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5693616121808031673", "cited_by": 40.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:Mojj43d5GZwC", "title": "Logic Synthesis for Established and Emerging Computing", "published_by": "Proceedings of the IEEE, 2018", "authors": ["E Testa", "M Soeken", "LG Amar\u00f9", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13266018775609472508", "cited_by": 39.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:R3hNpaxXUhUC", "title": "Quantum circuit optimization by Hadamard gate reduction", "published_by": "International Conference on Reversible Computation, 149-162, 2014", "authors": ["N Abdessaied", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3696293064091324445", "cited_by": 39.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:dhFuZR0502QC", "title": "Quantum circuits employing roots of the Pauli matrices", "published_by": "Physical Review A 88 (4), 042322, 2013", "authors": ["M Soeken", "DM Miller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15768953930431829219", "cited_by": 39.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:YsMSGLbcyi4C", "title": "Debugging of inconsistent UML/OCL models", "published_by": "Proceedings of the Conference on Design, Automation and Test in Europe, 1078\u00a0\u2026, 2012", "authors": ["R Wille", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10841968704402793300", "cited_by": 39.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:IjCSPb-OGe4C", "title": "Window optimization of reversible and quantum circuits", "published_by": "Design and Diagnostics of Electronic Circuits and Systems (DDECS), 2010 IEEE\u00a0\u2026, 2010", "authors": ["M Soeken", "R Wille", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9331438387085602526", "cited_by": 39.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:VL0QpB8kHFEC", "title": "Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications", "published_by": "Proceedings of the 56th Annual Design Automation Conference 2019, 74, 2019", "authors": ["E Testa", "M Soeken", "L Amar\u00f9", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=310813841069666213", "cited_by": 38.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:q3oQSFYPqjQC", "title": "SAT Based Exact Synthesis Using DAG Topology Families", "published_by": "Proceedings of the Design Automation Conference (DAC), 2018", "authors": ["WJ Haaswijk", "A Mischenko", "M Soeken", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16386033021124333737", "cited_by": 35.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:dshw04ExmUIC", "title": "Design Automation and Design Space Exploration for Quantum Computers", "published_by": "arXiv preprint arXiv:1612.00631, 2016", "authors": ["M Soeken", "M Roetteler", "N Wiebe", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10013625993427762207", "cited_by": 35.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:M05iB0D1s5AC", "title": "Optimizing Majority-Inverter Graphs With Functional Hashing", "published_by": "Proceedings of the Design, Automation & Test in Europe Conference (DATE), 2016", "authors": ["M Soeken", "L Amar\u00f9", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9714532938769543362", "cited_by": 35.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:RYcK_YlVTxYC", "title": "SyReC: A hardware description language for the specification and synthesis of reversible circuits", "published_by": "Integration, the VLSI Journal 53, 39-53, 2016", "authors": ["R Wille", "E Sch\u00f6nborn", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6070826304240425555", "cited_by": 33.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:ZuybSZzF8UAC", "title": "Scalable Generic Logic Synthesis: One Approach to Rule Them All", "published_by": "Proceedings of the 56th Annual Design Automation Conference 2019, 70, 2019", "authors": ["H Riener", "E Testa", "W Haaswijk", "A Mishchenko", "L Amar\u00f9", "G De Micheli", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17177222064133005310", "cited_by": 32.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:OU6Ihb5iCvQC", "title": "Busy Man\u2019s Synthesis: Combinational Delay Optimization With SAT", "published_by": "Proceedings of the Design, Automation & Test in Europe (DATE), 2017", "authors": ["M Soeken", "G De Micheli", "A Mishchenko"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14220954192310755414", "cited_by": 31.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:M3ejUd6NZC8C", "title": "Reducing the depth of quantum circuits using additional circuit lines", "published_by": "International Conference on Reversible Computation, 221-233, 2013", "authors": ["N Abdessaied", "R Wille", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12958876262640167977", "cited_by": 31.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:qxL8FJ1GzNcC", "title": "lips: An IDE for model driven engineering based on natural language processing", "published_by": "Natural Language Analysis in Software Engineering (NaturaLiSE), 2013 1st\u00a0\u2026, 2013", "authors": ["O Keszocze", "M Soeken", "E Kuksa", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4477504743300745263,4482570406488053278", "cited_by": 31.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:olpn-zPbct0C", "title": "LUT-based Hierarchical Reversible Logic Synthesis", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018", "authors": ["M Soeken", "M Roetteler", "N Wiebe", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12035044387549530550", "cited_by": 30.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:a0OBvERweLwC", "title": "Requirements Engineering for Cyber-Physical Systems: Challenges in the Context of``Industrie 4.0''", "published_by": "INTERNATIONAL FEDERATION FOR INFORMATION PROCESSING-PUBLICATIONS-IFIP 1 (438\u00a0\u2026, 2014", "authors": ["S Wiesner", "C Gorldt", "M Soeken", "KD Thoben", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6407977706384215568", "cited_by": 30.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:_FxGoFyzp5QC", "title": "Optimizing the mapping of reversible circuits to four-valued quantum gate circuits", "published_by": "2012 IEEE 42nd International Symposium on Multiple-Valued Logic, 173-178, 2012", "authors": ["M Soeken", "Z Sasanian", "R Wille", "DM Miller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6177985383039515910", "cited_by": 30.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:t6usbXjVLHcC", "title": "SAT-based {CNOT, T} quantum circuit synthesis", "published_by": "International Conference on Reversible Computation, 175-188, 2018", "authors": ["G Meuli", "M Soeken", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1807219300898793227", "cited_by": 29.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:eQOLeE2rZwMC", "title": "Behavior driven development for circuit design and verification", "published_by": "High Level Design Validation and Test Workshop (HLDVT), 2012 IEEE\u00a0\u2026, 2012", "authors": ["M Diepenbeck", "M Soeken", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4445121937977224088", "cited_by": 29.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:WF5omc3nYNoC", "title": "Completeness-driven development", "published_by": "International Conference on Graph Transformation, 38-50, 2012", "authors": ["R Drechsler", "M Diepenbeck", "D Gro\u00dfe", "U K\u00fchne", "HM Le", "J Seiter", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7753826746664992701", "cited_by": 28.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:abG-DnoFyZgC", "title": "Equivalence Checking using Grobner Bases", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11061325894281303337", "cited_by": 28.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:mvPsJ3kp5DgC", "title": "Practical Exact Synthesis (Invited executive session)", "published_by": "Proceedings of the Design, Automation and Test in Europe, 2018", "authors": ["M Soeken", "WJ Haaswijk", "E Testa", "A Mishchenko", "LG Amar\u00f9", "RK Brayton", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4122085274357401937", "cited_by": 27.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:eflP2zaiRacC", "title": "Practical Exact Synthesis", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4122085274357401937", "cited_by": 27.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:WqliGbK-hY8C", "title": "Reversible Pebbling Game for Quantum Memory Management", "published_by": "arXiv preprint arXiv:1904.02121, 2019", "authors": ["G Meuli", "M Soeken", "M Roetteler", "N Bjorner", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8610522329405848904", "cited_by": 26.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:NhqRSupF_l8C", "title": "Inversion Optimization in Majority-Inverter Graphs", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13261750582964147447", "cited_by": 26.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:kzcrU_BdoSEC", "title": "The Role of Multiplicative Complexity in Compiling Low T-count Oracle Circuits", "published_by": "arXiv preprint arXiv:1908.01609, 2019", "authors": ["G Meuli", "M Soeken", "E Campbell", "M Roetteler", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16525981750895962615", "cited_by": 25.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:tS2w5q8j5-wC", "title": "Hierarchical Reversible Logic Synthesis Using LUTs", "published_by": "Proceedings of the 54th Annual Design Automation Conference 2017, 78, 2017", "authors": ["M Soeken", "M Roetteler", "N Wiebe", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7039193431871749169", "cited_by": 25.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:xtRiw3GOFMkC", "title": "Fast hierarchical NPN classification", "published_by": "Field Programmable Logic and Applications (FPL), 2016 26th International\u00a0\u2026, 2016", "authors": ["A Petkovska", "M Soeken", "G De Micheli", "P Ienne", "A Mishchenko"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4190254967929569652", "cited_by": 24.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:yD5IFk8b50cC", "title": "Dynamic NoC buffer allocation for MPSoC timing side channel attack protection", "published_by": "2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS), 91-94, 2016", "authors": ["J Sep", "D Fl", "M Soeken", "JP Diguet", "G Gogniat"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16512047893590262165", "cited_by": 23.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:zA6iFVUQeVQC", "title": "Dynamic NoC Buffer Allocation for MPSoC Timing Side Channel Attack Protection", "published_by": "Proceedings of the 7th IEEE Latin American Symposium on Circuits and Systems\u00a0\u2026, 2016", "authors": ["J Sep\u00falveda", "M Soeken", "D Florez", "G Gogniat", "JP Diguet"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16512047893590262165", "cited_by": 23.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:Wp0gIr-vW9MC", "title": "Exact Template Matching Using Boolean Satisfiability", "published_by": "ISMVL, 328-333, 2013", "authors": ["N Abdessaied", "M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8203458835363607639", "cited_by": 23.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:4OULZ7Gr8RgC", "title": "A fast symbolic transformation based algorithm for reversible logic synthesis", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9171877965456119686", "cited_by": 23.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:PELIpwtuRlgC", "title": "Structural rewriting in XOR-majority graphs", "published_by": "Proceedings of the 24th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2019", "authors": ["Z Chu", "M Soeken", "Y Xia", "L Wang", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14894183842033753051", "cited_by": 22.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:B3FOqHPlNUQC", "title": "Inverter Propagation and Fan-Out Constraints for Beyond-CMOS Majority-Based Technologies", "published_by": "VLSI (ISVLSI), 2017 IEEE Computer Society Annual Symposium on, 164-169, 2017", "authors": ["E Testa", "O Zografos", "M Soeken", "A Vaysset", "M Manfrini", "R Lauwereins", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9024500771996093798", "cited_by": 22.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:1sJd4Hv_s6UC", "title": "Verifying the Structure and Behavior in UML/OCL Models Using Satisfiability Solvers", "published_by": "IET Cyber-Physical Systems: Theory & Applications, 2016", "authors": ["N Przigoda", "M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2943380910624867782", "cited_by": 22.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:JV2RwH3_ST0C", "title": "Automating the translation of assertions using natural language processing techniques", "published_by": "Specification and Design Languages (FDL), 2014 Forum on 978, 1-8, 2014", "authors": ["M Soeken", "CB Harris", "N Abdessaied", "IG Harris", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6072152731828439180", "cited_by": 22.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:fEOibwPWpKIC", "title": "A Logic Synthesis Toolbox for Reducing the Multiplicative Complexity in Logic Networks", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=776697467438290542", "cited_by": 22.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:uWiczbcajpAC", "title": "Three-input gates for logic synthesis", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 5, 2020", "authors": ["DS Marakkalage", "E Testa", "H Riener", "A Mishchenko", "M Soeken", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10636187691684898966", "cited_by": 21.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:fQNAKQ3IYiAC", "title": "Improvements to Boolean resynthesis", "published_by": "Proceedings of the Design, Automation and Test in Europe, 2018", "authors": ["L Amar\u00f9", "M Soeken", "P Vuillod", "J Luo", "A Mishchenko", "J Olson", "RK Brayton", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6059084204701112946", "cited_by": 21.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:u9iWguZQMMsC", "title": "Endurance Management for Resistive Logic-In-Memory Computing Architectures", "published_by": "Proceedings of the Design, Automation & Test in Europe (DATE), 2017", "authors": ["S Shirinzadeh", "M Soeken", "PE Gaillardon", "G De Micheli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13778729634265151251", "cited_by": 21.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:3s1wT3WcHBgC", "title": "Notes on Majority Boolean Algebra", "published_by": "Proceedings of the IEEE International Symposium on Multi-Valued Logic (ISMVL), 2016", "authors": ["A Chattopadhyay", "L Amar\u00f9", "M Soeken", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9485562548487738916", "cited_by": 21.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:D03iK_w7-QYC", "title": "Multi-Objective BDD Optimization for RRAM based Circuit Design", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12427887316663739753", "cited_by": 21.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:g3aElNc5_aQC", "title": "Assessing requirements to scale to practical quantum advantage", "published_by": "arXiv preprint arXiv:2211.07629, 2022", "authors": ["ME Beverland", "P Murali", "M Troyer", "KM Svore", "T Hoeffler", "V Kliuchnikov", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18439876483369315814", "cited_by": 20.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:Y5dfb0dijaUC", "title": "Size Optimization of MIGs with an Application to QCA and STMG Technologies", "published_by": "Proceedings of the 14th IEEE/ACM International Symposium on Nanoscale\u00a0\u2026, 2018", "authors": ["H Riener", "E Testa", "L Amaru", "M Soeken", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17663413939216534313", "cited_by": 20.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:ZHo1McVdvXMC", "title": "Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis", "published_by": "Proceedings of the 53rd Annual Design Automation Conference, 149, 2016", "authors": ["M Soeken", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8215429309043595715", "cited_by": 20.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:bFI3QPDXJZMC", "title": "metaSMT: focus on your application and not on solver integration", "published_by": "International Journal on Software Tools for Technology Transfer, 1-17, 2016", "authors": ["H Riener", "F Haedicke", "S Frehse", "M Soeken", "D Gro\u00dfe", "R Drechsler", "G Fey"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18131617701498100203", "cited_by": 20.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:hFOr9nPyWt4C", "title": "Upper bounds for reversible circuits based on Young subgroups", "published_by": "Information Processing Letters 114 (6), 282-286, 2014", "authors": ["N Abdessaied", "M Soeken", "MK Thomsen", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5886085280511841295", "cited_by": 20.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:08ZZubdj9fEC", "title": "Logic Synthesis for Quantum Computing", "published_by": "arXiv preprint arXiv:1706.02721, 2017", "authors": ["M Soeken", "M Roetteler", "N Wiebe", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1179704836070216840", "cited_by": 19.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:tOudhMTPpwUC", "title": "A PLiM Computer for the Internet of Things", "published_by": "Computer 50 (6), 35-40, 2017", "authors": ["M Soeken", "PE Gaillardon", "S Shirinzadeh", "R Drechsler", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13487297088659917836", "cited_by": 19.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:sSrBHYA8nusC", "title": "Enabling Exact Delay Synthesis", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17483887138263706044", "cited_by": 19.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:UxriW0iASnsC", "title": "LUT Mapping and Optimization for Majority-Inverter Graphs", "published_by": "Proceedings of the 25th International Workshop on Logic & Synthesis (IWLS), 2016", "authors": ["WJ Haaswijk", "M Soeken", "L Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9098181575966727347", "cited_by": 18.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:5nxA0vEk-isC", "title": "Circuit line minimization in the HDL-based synthesis of reversible logic", "published_by": "2012 IEEE Computer Society Annual Symposium on VLSI, 213-218, 2012", "authors": ["R Wille", "M Soeken", "E Sch\u00f6nborn", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2076416218947174897", "cited_by": 18.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:SP6oXDckpogC", "title": "Wave Pipelining for Majority-based Beyond-CMOS Technologies", "published_by": "Proceedings of the Design, Automation & Test in Europe (DATE), 0", "authors": ["O Zografos", "A De Meester", "E Testa", "M Soeken", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9014908949722044707", "cited_by": 18.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:J_g5lzvAfSwC", "title": "Simulation Graphs for Reverse Engineering", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16277068118541182671", "cited_by": 18.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:f2IySw72cVMC", "title": "Heuristic NPN Classification for Large Functions Using AIGs and LEXSAT", "published_by": "International Conference on Theory and Applications of Satisfiability\u00a0\u2026, 2016", "authors": ["M Soeken", "A Mishchenko", "A Petkovska", "B Sterin", "P Ienne", "RK Brayton", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8835972703922334809", "cited_by": 17.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:g5m5HwL7SMYC", "title": "Complexity of reversible circuits and their quantum implementations", "published_by": "Theoretical Computer Science 618, 85-106, 2016", "authors": ["N Abdessaied", "M Amy", "R Drechsler", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3660829096598780356", "cited_by": 17.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:AXPGKjj_ei8C", "title": "Mapping monotone boolean functions into majority", "published_by": "IEEE Transactions on Computers, 2018", "authors": ["E Testa", "M Soeken", "L Amaru", "W Haaswijk", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11901999224220573355", "cited_by": 16.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:eMMeJKvmdy0C", "title": "Majority logic synthesis", "published_by": "Proceedings of the International Conference on Computer-Aided Design, 79, 2018", "authors": ["L Amar\u00f9", "E Testa", "M Couceiro", "O Zografos", "G De Micheli", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16021215821957947442", "cited_by": 16.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:SeFeTyx0c_EC", "title": "An Extension of Transformation-based Reversible and Quantum Circuit Synthesis", "published_by": "Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), 2016", "authors": ["M Soeken", "GW Dueck", "M Rahman", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3925083673630723696", "cited_by": 16.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:0EnyYjriUFMC", "title": "Towards a generic verification methodology for system models", "published_by": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013\u00a0\u2026, 2013", "authors": ["R Wille", "M Gogolla", "M Soeken", "M Kuhlmann", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12843078330796613457", "cited_by": 16.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:hqOjcs7Dif8C", "title": "Designing a RISC CPU in reversible logic", "published_by": "2011 41st IEEE International Symposium on Multiple-Valued Logic, 170-175, 2011", "authors": ["R Wille", "M Soeken", "D Gro\u00dfe", "E Sch\u00f6nborn", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16635846796318483740", "cited_by": 16.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:K3LRdlH-MEoC", "title": "Classifying Functions with Exact Synthesis", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1575752764409834703", "cited_by": 16.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=20&pagesize=80&citation_for_view=_J9JPrAAAAAJ:_xSYboBqXhAC", "title": "Enumeration of Reversible Functions and Its Application to Circuit Complexity", "published_by": "International Conference on Reversible Computation, 255-270, 2016", "authors": ["M Soeken", "N Abdessaied", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7587164697713967284", "cited_by": 15.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:NaGl4SEjCO4C", "title": "Multi-Objective BDD Optimization with Evolutionary Algorithms", "published_by": "Proceedings of the 2015 on Genetic and Evolutionary Computation Conference\u00a0\u2026, 2015", "authors": ["S Shirinzadeh", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16953630055233985073", "cited_by": 15.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:maZDTaKrznsC", "title": "Formal Specification Level", "published_by": "Cham: Springer International Publishing, 2015", "authors": ["M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11722557804354927926", "cited_by": 15.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:8k81kl-MbHgC", "title": "Determining relevant model elements for the verification of UML/OCL specifications", "published_by": "Proceedings of the Conference on Design, Automation and Test in Europe, 1189\u00a0\u2026, 2013", "authors": ["J Seiter", "R Wille", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12808514838996956232", "cited_by": 15.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:dQ2og3OwTAUC", "title": "Advanced Functional Decomposition Using Majority and Its Applications", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019", "authors": ["Z Chu", "M Soeken", "Y Xia", "L Wang", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4148513830239399814", "cited_by": 14.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:EUQCXRtRnyEC", "title": "Fast generation of lexicographic satisfiable assignments: Enabling canonicity in SAT-based applications", "published_by": "Proceedings of the 25th International Workshop on Logic and Synthesis\u00a0\u2026, 2016", "authors": ["A Petkovska", "A Mishchenko", "M Soeken", "G De Micheli", "R Brayton", "P Ienne"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16852100547769931075", "cited_by": 14.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:O3NaXMp0MMsC", "title": "Fredkin-enabled transformation-based reversible logic synthesis", "published_by": "2015 IEEE International Symposium on Multiple-Valued Logic, 60-65, 2015", "authors": ["M Soeken", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12579515263829274021", "cited_by": 14.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:MXK_kJrjxJIC", "title": "A synthesis flow for sequential reversible circuits", "published_by": "2012 IEEE 42nd International Symposium on Multiple-Valued Logic, 299-304, 2012", "authors": ["M Soeken", "R Wille", "C Otterstedt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7613006642641072634", "cited_by": 14.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:XD-gHx7UXLsC", "title": "Exact DAG-aware rewriting", "published_by": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), 732-737, 2020", "authors": ["H Riener", "A Mishchenko", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12878475245635259898", "cited_by": 13.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:LjlpjdlvIbIC", "title": "Compiling Permutations for Superconducting QPUs", "published_by": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2019", "authors": ["M Soeken", "F Mozafari", "B Schmitt", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2713598509168040350", "cited_by": 13.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:e5wmG9Sq2KIC", "title": "Behaviour Driven Development for Tests and Verification", "published_by": "Tests and Proofs, 61-77, 2014", "authors": ["M Diepenbeck", "U K\u00fchne", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4958477331856361097", "cited_by": 13.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:eq2jaN3J8jMC", "title": "Exact Synthesis of Boolean Functions in Majority-of-five Forms", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6153615953358478602,522383493610871394", "cited_by": 12.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:lSLTfruPkqcC", "title": "Reversible circuit rewriting with simulated annealing", "published_by": "Very Large Scale Integration (VLSI-SoC), 2015 IFIP/IEEE International\u00a0\u2026, 2015", "authors": ["N Abdessaied", "M Soeken", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9269000048161148074", "cited_by": 12.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:9vf0nzSNQJEC", "title": "Scalable Boolean Methods in a Modern Synthesis Flow", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8881841341448725083", "cited_by": 12.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:P5F9QuxV20EC", "title": "Multilevel design understanding: from specification to logic invited paper", "published_by": "Proceedings of the 35th International Conference on Computer-Aided Design, 133, 2016", "authors": ["S Ray", "IG Harris", "G Fey", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6484557990156011354", "cited_by": 11.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:nb7KW1ujOQ8C", "title": "Multilevel Design Understanding: From Specification to logic.", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6484557990156011354", "cited_by": 11.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:4TOpqqG69KYC", "title": "Hardware-Software Co-Visualization: Developing systems in the holodeck", "published_by": "Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2013 IEEE\u00a0\u2026, 2013", "authors": ["R Drechsler", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10414202990436282304", "cited_by": 11.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:bnK-pcrLprsC", "title": "The complexity of error metrics", "published_by": "Information Processing Letters, 2018", "authors": ["O Keszocze", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11896396969201192693", "cited_by": 10.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:eJXPG6dFmWUC", "title": "A best-fit mapping algorithm to facilitate ESOP-decomposition in Clifford+ T quantum network synthesis", "published_by": "Proceedings of the 23rd Asia and South Pacific Design Automation Conference\u00a0\u2026, 2018", "authors": ["G Meuli", "M Soeken", "M Roetteler", "N Wiebe", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16904159458790574220", "cited_by": 10.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:4fKUyHm3Qg0C", "title": "An adaptive prioritized \u03b5-preferred evolutionary algorithm for approximate BDD optimization", "published_by": "Proceedings of the Genetic and Evolutionary Computation Conference, 1232-1239, 2017", "authors": ["S Shirinzadeh", "M Soeken", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8170316194516547172", "cited_by": 10.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:vRqMK49ujn8C", "title": "iTac: Aspect Based Sentiment Analysis using Sentiment Trees and Dictionaries.", "published_by": "SemEval@ COLING, 351-355, 2014", "authors": ["F Bornebusch", "G Cancino", "M Diepenbeck", "R Drechsler", "S Djomkam", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3063805453375794517", "cited_by": 10.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:Se3iqnhoufwC", "title": "Towards automatic determination of problem bounds for object instantiation in static model verification", "published_by": "Proceedings of the 8th International Workshop on Model-Driven Engineering\u00a0\u2026, 2011", "authors": ["M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13908653476458612287", "cited_by": 10.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:W7OEmFMy1HYC", "title": "Using higher levels of abstraction for solving optimization problems by boolean satisfiability", "published_by": "2008 IEEE Computer Society Annual Symposium on VLSI, 411-416, 2008", "authors": ["R Wille", "D Gro\u00dfe", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1106359495686057182", "cited_by": 10.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:uc_IGeMz5qoC", "title": "Enabling accuracy-aware quantum compilers using symbolic resource estimation", "published_by": "Proceedings of the ACM on Programming Languages 4 (OOPSLA), 1-26, 2020", "authors": ["G Meuli", "M Soeken", "M Roetteler", "T H\u00e4ner"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5033334960466285254", "cited_by": 9.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:7T2F9Uy0os0C", "title": "Boolean satisfiability in quantum compilation", "published_by": "Philosophical Transactions of the Royal Society A 378 (2164), 20190161, 2019", "authors": ["M Soeken", "G Meuli", "B Schmitt", "F Mozafari", "H Riener", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4538861430677396455", "cited_by": 9.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:ye4kPcJQO24C", "title": "Exact Synthesis of Boolean Functions in Majority-of-Five Forms", "published_by": "2019 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2019", "authors": ["Z Chu", "W Haaswijk", "M Soeken", "Y Xia", "L Wang", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6153615953358478602", "cited_by": 9.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:738O_yMBCRsC", "title": "Logic Synthesis for Majority Based In-Memory Computing", "published_by": "Advances in Memristors, Memristive Devices and Systems, 425-448, 2017", "authors": ["S Shirinzadeh", "M Soeken", "PE Gaillardon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8419899660647539483", "cited_by": 9.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:BqipwSGYUEgC", "title": "Ricercar: A Language for Describing and Rewriting Reversible Circuits with Ancillae and Its Permutation Semantics", "published_by": "Reversible Computation, 200-215, 2015", "authors": ["MK Thomsen", "R Kaarsgaard", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3273808922219486687", "cited_by": 9.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:bEWYMUwI8FkC", "title": "Self-verification as the key technology for next generation electronic systems", "published_by": "Integrated Circuits and Systems Design (SBCCI), 2014 27th Symposium on, 1-4, 2014", "authors": ["R Drechsler", "HM Le", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4268442471544583396", "cited_by": 9.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:wbdj-CoPYUoC", "title": "A Spectral Algorithm for Ternary Function Classification", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9746709526872311718", "cited_by": 9.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:0KyAp5RtaNEC", "title": "Efficient boolean methods for preparing uniform quantum states", "published_by": "IEEE Transactions on Quantum Engineering 2, 1-12, 2021", "authors": ["F Mozafari", "H Riener", "M Soeken", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2943441549431757494", "cited_by": 8.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:uJ-U7cs_P_0C", "title": "Automatic Uniform Quantum State Preparation Using Decision Diagrams", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2604426365540813324", "cited_by": 8.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:_Ybze24A_UAC", "title": "An algorithm for linear, affine and spectral classification of Boolean functions", "published_by": "Advanced Boolean Techniques, 195-215, 2020", "authors": ["DM Miller", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12561674034704369042", "cited_by": 8.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:V3AGJWp-ZtQC", "title": "Exact synthesis for logic synthesis applications with complex constraints", "published_by": "Proceedings of the 26th International Workshop on Logic & Synthesis (IWLS), 2017", "authors": ["E Testa", "M Soeken", "O Zografos", "F Catthoor", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3471823034475563086", "cited_by": 8.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:RHpTSmoSYBkC", "title": "A framework for reversible circuit complexity", "published_by": "arXiv preprint arXiv:1407.5878, 2014", "authors": ["M Soeken", "N Abdessaied", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12963107393598040668", "cited_by": 8.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:4DMP91E08xMC", "title": "Towards automatic scenario generation from coverage information", "published_by": "Automation of Software Test (AST), 2013 8th International Workshop on, 82-88, 2013", "authors": ["M Diepenbeck", "M Soeken", "D Grobe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9872545231857861533", "cited_by": 8.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:aqlVkmm33-oC", "title": "Property checking of quantum circuits using quantum multiple-valued decision diagrams", "published_by": "Reversible Computation, 183-196, 2012", "authors": ["J Seiter", "M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13067859197911558347", "cited_by": 8.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:ULOm3_A8WrAC", "title": "Towards Dialog Systems for Assisted Natural Language Processing in the Design of Embedded Systems", "published_by": "Int\u2019l Design and Test Workshop, 2012", "authors": ["R Drechsler", "M Soeken", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3556045998396866490", "cited_by": 8.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:ufrVoPGSRksC", "title": "Automatic property generation for the formal verification of bus bridges", "published_by": "Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2011 IEEE\u00a0\u2026, 2011", "authors": ["M Soeken", "U K\u00fchne", "M Freibothe", "G Fe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=438166524446684396", "cited_by": 8.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:EkHepimYqZsC", "title": "Extending Boolean Methods for Scalable Logic Synthesis", "published_by": "IEEE Access 8, 226828-226844, 2020", "authors": ["E Testa", "L Amar\u00fa", "M Soeken", "A Mishchenko", "P Vuillod", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7053063187780827825", "cited_by": 7.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:uLbwQdceFCQC", "title": "Scaling-up ESOP Synthesis for Quantum Compilation", "published_by": "2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), 13-18, 2019", "authors": ["B Schmitt", "M Soeken", "G De Micheli", "A Mishchenko"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8698505120505244054", "cited_by": 7.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:VOx2b1Wkg3QC", "title": "Functional decomposition using majority", "published_by": "Proceedings of the 23rd Asia and South Pacific Design Automation Conference\u00a0\u2026, 2018", "authors": ["Z Chu", "M Soeken", "Y Xia", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12330124193104329730", "cited_by": 7.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:l7t_Zn2s7bgC", "title": "Improving Circuit Mapping Performance Through MIG-based Synthesis for Carry Chains", "published_by": "Proceedings of the on Great Lakes Symposium on VLSI 2017, 131-136, 2017", "authors": ["Z Chu", "X Tang", "M Soeken", "A Petkovska", "G Zgheib", "L Amar\u00f9", "Y Xia", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3357882676759998742", "cited_by": 7.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:ns9cj8rnVeAC", "title": "Dynamic Template Matching with Mixed-polarity Toffoli Gates", "published_by": "Multiple-Valued Logic (ISMVL), 2015 IEEE International Symposium on, 72-77, 2015", "authors": ["MM Rahman", "M Soeken", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10838135991816557184", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:7PzlFSSx8tAC", "title": "Formal Specification Level", "published_by": "Models, Methods, and Tools for Complex Chip Design, 37-52, 2014", "authors": ["R Drechsler", "M Soeken", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16040810444355258599", "cited_by": 7.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:mVmsd5A6BfQC", "title": "Debugging of Reversible Circuits Using pDDs", "published_by": "Multiple-Valued Logic (ISMVL), 2013 IEEE 43rd International Symposium on\u00a0\u2026, 2013", "authors": ["L Tague", "M Soeken", "S Minato", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7140323982356524166", "cited_by": 7.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:yB1At4FlUx8C", "title": "Lowering the T-depth of Quantum Circuits By Reducing the Multiplicative Depth Of Logic Networks", "published_by": "arXiv preprint arXiv:2006.03845, 2020", "authors": ["T H\u00e4ner", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16095873031340303937", "cited_by": 6.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:UHK10RUVsp4C", "title": "Reversible pebble games for reducing qubits in hierarchical quantum circuit synthesis", "published_by": "2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), 102-107, 2019", "authors": ["D Bhattacharjee", "M Soeken", "S Dutta", "A Chattopadhyay", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=270205833745142699", "cited_by": 6.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:roLk4NBRz8UC", "title": "Eliminating invariants in UML/OCL models", "published_by": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2012\u00a0\u2026, 2012", "authors": ["M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9047565597135271792", "cited_by": 6.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:1yQoGdGgb4wC", "title": "ROS: Resource-constrained Oracle Synthesis for Quantum Computers", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11405503851075073380", "cited_by": 6.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:j8SEvjWlNXcC", "title": "Enumerating Optimal Quantum Circuits using Spectral Classification", "published_by": "2020 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2020", "authors": ["G Meuli", "M Soeken", "M Roetteler", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2218221552346154567", "cited_by": 5.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:p2g8aNsByqUC", "title": "Multi-level Logic Benchmarks: An Exactness Study", "published_by": "Proceedings of the 22nd Asia and South Pacific Design Automation Conference\u00a0\u2026, 2017", "authors": ["L Amaru", "M Soeken", "W Haaswijk", "E Testa", "P Vuillod", "J Luo", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3798848281553589612", "cited_by": 5.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:CHSYGLWDkRkC", "title": "SAT-Based Combinational and Sequential Dependency Computation", "published_by": "Haifa Verification Conference, 1-17, 2016", "authors": ["M Soeken", "P Raiola", "B Sterin", "B Becker", "G De Micheli", "M Sauer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=898614788731542668", "cited_by": 5.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:hC7cP41nSMkC", "title": "On Entropy of a Logical System.", "published_by": "Multiple-Valued Logic and Soft Computing 21 (5-6), 439-452, 2013", "authors": ["M Boricic", "M SOLEIMANPOUR", "H NEZAMABADI-POUR", "B DAVVAZ", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16039249387763749835", "cited_by": 5.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:hkOj_22Ku90C", "title": "Using ZDDs in the mapping of quantum circuits", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1362121951396030117", "cited_by": 5.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:pyW8ca7W8N0C", "title": "Approximate BDD Optimization with Prioritized \u03b5-Preferred Evolutionary Algorithm", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17086006483959870139", "cited_by": 5.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:BwyfMAYsbu0C", "title": "Lowering the T-depth of Quantum Circuits via Logic Network Optimization", "published_by": "ACM Transactions on Quantum Computing 3 (2), 1-15, 2022", "authors": ["T H\u00e4ner", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13920979704438046292", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:epqYDVWIO7EC", "title": "Symbolic Algorithms for Token Swapping", "published_by": "2020 IEEE 50th International Symposium on Multiple-Valued Logic (ISMVL), 28-33, 2020", "authors": ["B Schmitt", "M Soeken", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7591722420577701616", "cited_by": 4.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:z_wVstp3MssC", "title": "Multiplier Architectures: Challenges and Opportunities with Plasmonic-based Logic:(Special Session Paper)", "published_by": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), 133-138, 2020", "authors": ["E Testa", "SL Noor", "O Zografos", "M Soeken", "F Catthoor", "A Naeemi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5702021936119426295", "cited_by": 4.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:J-pR_7NvFogC", "title": "Canonical computation without canonical representation", "published_by": "Proceedings of the 55th Annual Design Automation Conference, 52, 2018", "authors": ["A Mishchenko", "R Brayton", "A Petkovska", "M Soeken", "L Amar\u00fa", "A Domic"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2052823459782660588", "cited_by": 4.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:8AbLer7MMksC", "title": "RM3 based logic synthesis (Special session paper)", "published_by": "Circuits and Systems (ISCAS), 2017 IEEE International Symposium on, 1-4, 2017", "authors": ["M Soeken", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15016365311398570798", "cited_by": 4.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:RGFaLdJalmkC", "title": "Requirement Phrasing Assistance using Automatic Quality Assessment", "published_by": "Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2015 IEEE\u00a0\u2026, 2015", "authors": ["A Allahyari-Abhari", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17412591763949606556", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:blknAaTinKkC", "title": "Automated and quality-driven requirements engineering", "published_by": "Proceedings of the 2014 IEEE/ACM International Conference on Computer-Aided\u00a0\u2026, 2014", "authors": ["R Drechsler", "M Soeken", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9178501864912556212", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:4JMBOYKVnBMC", "title": "MetaSMT: a unified interface to SMT-LIB2", "published_by": "Specification and Design Languages (FDL), 2014 Forum on 978, 1-6, 2014", "authors": ["H Riener", "M Soeken", "C Werther", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=45622740690847963", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:WbkHhVStYXYC", "title": "Formal Specification Level: Concepts, Methods, and Algorithms", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17844190872575039053", "cited_by": 4.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:vV6vV6tmYwMC", "title": "Towards an Automatic Approach for Restricting UML/OCL Invariability Clauses", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15566603899247691678", "cited_by": 4.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:TFP_iSt0sucC", "title": "Quality Assessment for Requirements based on Natural Language Processing", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16322173711231449909", "cited_by": 4.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:ILKRHgRFtOwC", "title": "Advances in Quantum Computation and Quantum Technologies: A Design Automation Perspective", "published_by": "IEEE Journal on Emerging and Selected Topics in Circuits and Systems 12 (3\u00a0\u2026, 2022", "authors": ["G De Micheli", "JHR Jiang", "R Rand", "K Smith", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5572871351046725901", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:ML0RJ9NH7IQC", "title": "Xor-And-Inverter Graphs for Quantum Compilation", "published_by": "npj Quantum Information 8 (1), 1-11, 2022", "authors": ["G Meuli", "M Soeken", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2175284764003621081", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:4MWp96NkSFoC", "title": "The multiplicative complexity of interval checking", "published_by": "arXiv preprint arXiv:2201.10200, 2022", "authors": ["T H\u00e4ner", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10932712336526375224", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:p__nRnzSRKYC", "title": "Testing Quantum Programs using Q# and Microsoft Quantum Development Kit.", "published_by": "Q-SET@ QCE, 81-88, 2021", "authors": ["M Mykhailova", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8662390267203841619", "cited_by": 3.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:-_dYPAW6P2MC", "title": "Automatic accuracy management of quantum programs via (near-) symbolic resource estimation", "published_by": "arXiv preprint arXiv:2003.08408, 2020", "authors": ["G Meuli", "M Soeken", "M Roetteler", "T H\u00e4ner"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10761971462052824428", "cited_by": 3.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:tzM49s52ZIMC", "title": "Advanced Boolean Techniques: Selected Papers from the 13th International Workshop on Boolean Problems", "published_by": "Springer, 2019", "authors": ["R Drechsler", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17512285132918715665", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:N5tVd3kTz84C", "title": "Logic Optimization of Majority-Inverter Graphs", "published_by": "MBMV 2019; 22nd Workshop-Methods and Description Languages for Modelling and\u00a0\u2026, 2019", "authors": ["H Riener", "E Testa", "W Haaswijk", "A Mishchenko", "L Amaru", "G De Micheli", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8029635434883519259", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:_B80troHkn4C", "title": "Integrated ESOP Refactoring for Industrial Designs", "published_by": "2018 25th IEEE International Conference on Electronics, Circuits and Systems\u00a0\u2026, 2018", "authors": ["W Haaswijk", "LG Amar\u00f9", "P Vuillod", "J Luo", "M Soeken", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5015861105710516480", "cited_by": 3.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:XiVPGOgt02cC", "title": "Pairs of majority-decomposing functions", "published_by": "Information Processing Letters, 2018", "authors": ["M Soeken", "E Testa", "A Mishchenko", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11098654374075209774", "cited_by": 3.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:dTyEYWd-f8wC", "title": "Towards a multi-dimensional and dynamic visualization for ESL designs", "published_by": "Workshop on Design Automation for Understanding Hardware Designs (DUHDe), 2014", "authors": ["JU Stoppe", "M Michael", "M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11436624579729840874", "cited_by": 3.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:-f6ydRqryjwC", "title": "Grammar-based Program Generation Based on Model Finding", "published_by": "Design and Test Symposium (IDT), 2013 8th International, 1-5, 2013", "authors": ["M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5189648973428429313", "cited_by": 3.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:qUcmZB5y_30C", "title": "Grammar-based program generation based on model finding", "published_by": "Design and Test Symposium (IDT), 2013 8th International, 1-5, 2013", "authors": ["M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5189648973428429313", "cited_by": 3.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:_kc_bZDykSQC", "title": "Using \u03c0DDs in the Design of Reversible Circuits", "published_by": "Reversible Computation, 197-203, 2013", "authors": ["M Soeken", "R Wille", "S Minato", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=605558766866773743", "cited_by": 3.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:VLnqNzywnoUC", "title": "Quantum Circuits for Functionally Controlled NOT Gates", "published_by": "arXiv preprint arXiv:2005.12310, 2020", "authors": ["M Soeken", "M Roetteler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2821276871027013953", "cited_by": 2.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:35r97b3x0nAC", "title": "Determining the Multiplicative Complexity of Boolean Functions using SAT", "published_by": "arXiv preprint arXiv:2005.01778, 2020", "authors": ["M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5848588393136130382", "cited_by": 2.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:YFjsv_pBGBYC", "title": "Technology Mapping for Single Target Gate Based Circuits Using Boolean Functional Decomposition", "published_by": "Reversible Computation, 219-232, 2015", "authors": ["N Abdessaied", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6452344750006292622", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:L7CI7m0gUJcC", "title": "Using \u03c0DDs in the Design of Reversible Circuits: (Work-In-Progress)", "published_by": "Reversible Computation: 4th International Workshop, RC 2012, Copenhagen\u00a0\u2026, 2013", "authors": ["M Soeken", "R Wille", "S Minato", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4859503968785913667", "cited_by": 2.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:JQOojiI6XY0C", "title": "A Hybrid Method for Spectral Translation Equivalent Boolean Functions", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4647245164993328943", "cited_by": 2.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:KUbvn5osdkgC", "title": "AQ# Implementation of a Quantum Lookup Table for Quantum Arithmetic Functions", "published_by": "arXiv preprint arXiv:2210.11786, 2022", "authors": ["R Krishnakumar", "M Soeken", "M Roetteler", "WJ Zeng"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15645358848864116521", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:BUYA1_V_uYcC", "title": "Using compiler optimization to enable automatic generation of combinational circuits from high-level programs", "published_by": "US Patent App. 16/745,266, 2021", "authors": ["T Haener", "M Soeken", "M Roetteler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17637630915894633279", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:_Re3VWB3Y0AC", "title": "The Complexity of Self-Dual Monotone 7-Input Functions", "published_by": "[Proceedings of the 28th International Workshop on Logic & Synthesis (IWLS\u00a0\u2026, 2019", "authors": ["E Testa", "WJ Haaswijk", "M Soeken", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11044478058661135774", "cited_by": 1.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:HE397vMXCloC", "title": "Behaviour Driven Development for Hardware Design", "published_by": "IPSJ Transactions on System LSI Design Methodology 11, 29-45, 2018", "authors": ["M Diepenbeck", "U K\u00fchne", "M Soeken", "D Grosse", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4165079680755927506", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:Tiz5es2fbqcC", "title": "Inversion Minimization in Majority-Inverter Graphs", "published_by": "Proceedings of the 25th International Workshop on Logic & Synthesis (IWLS), 2016", "authors": ["E Testa", "M Soeken", "L Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9548278269422442522", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:GnPB-g6toBAC", "title": "Coverage of OCL Operation Specifications and Invariants", "published_by": "Tests and Proofs, 191-207, 2015", "authors": ["M Soeken", "J Seiter", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3804131579558035601", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:hMod-77fHWUC", "title": "Self-Inverse Functions and Palindromic Circuits", "published_by": "arXiv preprint arXiv:1502.05825, 2015", "authors": ["M Soeken", "MK Thomsen", "GW Dueck", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1888003211936907965", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:ipzZ9siozwsC", "title": "Formale Methoden f\u00fcr Alle.", "published_by": "MBMV, 213-216, 2014", "authors": ["M Soeken", "M Nitze", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6378987298164385909", "cited_by": 1.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:NJ774b8OgUMC", "title": "Verification and evaluation of site occupancies using Boolean satisfiability techniques.", "published_by": "ACTA CRYSTALLOGRAPHICA A-FOUNDATION AND ADVANCES 69, S291-S291, 2013", "authors": ["RX Fischer", "WH Baur", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2222998044206700566", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:IWHjjKOFINEC", "title": "Effect of Negative Control Lines on the Exact Synthesis of Reversible Circuits", "published_by": "JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING 21 (5-6), 627-640, 2013", "authors": ["R Wille", "M Soeken", "N Przigoda", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17313152176017423856", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:WA5NYHcadZ8C", "title": "Deep Learning for Logic Optimization", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18077693818826950927", "cited_by": 1.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:kRWSkSYxWN8C", "title": "Normal form systems generated by single connectives have mutually equivalent efficiency", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13113983557213210780", "cited_by": 1.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:35N4QoGY0k4C", "title": "Atomic distributions in crystal structures solved by Boolean satisfiability techniques", "published_by": "Zeitschrift f\u00fcr Kristallographie-Crystalline Materials, 0", "authors": ["M Soeken", "R Drechsler", "RX Fischer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8580500025815098606", "cited_by": 1.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:vbGhcppDl1QC", "title": "Space-time optimized table lookup", "published_by": "arXiv preprint arXiv:2211.01133, 2022", "authors": ["T H\u00e4ner", "V Kliuchnikov", "M Roetteler", "M Soeken"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:EYYDruWGBe4C", "title": "QParallel: Explicit Parallelism for Programming Quantum Computers", "published_by": "arXiv preprint arXiv:2210.03680, 2022", "authors": ["T H\u00e4ner", "V Kliuchnikov", "M Roetteler", "M Soeken", "A Vaschillo"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=100&pagesize=100&citation_for_view=_J9JPrAAAAAJ:hMsQuOkrut0C", "title": "Design and Automation for Quantum Computation and Quantum Technologies", "published_by": "IEEE Journal on Emerging and Selected Topics in Circuits and Systems 12 (3\u00a0\u2026, 2022", "authors": ["JHR Jiang", "G De Micheli", "K Smith", "M Soeken"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:tYavs44e6CUC", "title": "Automatic oracle generation in microsoft's quantum development kit using QIR and LLVM passes", "published_by": "Proceedings of the 59th ACM/IEEE Design Automation Conference, 1363-1366, 2022", "authors": ["M Soeken", "M Mykhailova"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:zLWjf1WUPmwC", "title": "Runtime quantum-memory management", "published_by": "US Patent 11,119,773, 2021", "authors": ["M Soeken", "MH Roetteler", "KM Svore"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:AvfA0Oy_GE0C", "title": "A Resource Estimation and Verification Workflow in Q# Special session paper", "published_by": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2021", "authors": ["M Soeken", "M Mykhailova", "V Kliuchnikov", "C Granade", "A Vaschillo"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:9Nmd_mFXekcC", "title": "A Spectral Algorithm for 3-valued Function Equivalence Classification.", "published_by": "Journal of Multiple-Valued Logic & Soft Computing 34, 2020", "authors": ["DM Miller", "M Soeken"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:Fu2w8maKXqMC", "title": "Resource constrained oracle synthesis for quantum circuits", "published_by": "QPL 2019, 2019", "authors": ["G Meuli", "M Soeken", "M Roetteler", "G De Micheli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:tkaPQYYpVKoC", "title": "Using ZDDs in the mapping of quantum circuits", "published_by": "arXiv preprint arXiv:1901.02406, 2019", "authors": ["M Soeken"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:nrtMV_XWKgEC", "title": "Evaluation Of Crystal Structures With Partial Occupancies Using Boolean Satisfiability Techniques In Struplox", "published_by": "Acta Crystallographica A-Foundation And Advances 75 (CONF), E710-E710, 2019", "authors": ["R Fischer", "M Soeken", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:5Ul4iDaHHb8C", "title": "3.21 Logic Synthesis for Post-CMOS Technologies", "published_by": "Dagstuhl Reports, Vol. 7, Issue 2 ISSN 2192-5283, 20, 2017", "authors": ["E Testa", "G De Micheli", "M Soeken"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:LPZeul_q3PIC", "title": "A Compiler for Parallel and Resource-Constrained Programmable in-Memory Computing", "published_by": "Proceedings of the 26th International Workshop on Logic & Synthesis (IWLS), 2017", "authors": ["G Meuli", "M Soeken", "PE Gaillardon", "G De Micheli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:KxtntwgDAa4C", "title": "Ancilla-free reversible logic synthesis using symbolic methods", "published_by": "Banff International Research Station for Mathematical Innovation and Discovery, 2016", "authors": ["M Soeken"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:NMxIlDl6LWMC", "title": "Translating between the roots of the identity in quantum computers", "published_by": "arXiv preprint arXiv:1503.08579, 2015", "authors": ["W Castryck", "J Demeyer", "A De Vos", "O Keszocze", "M Soeken"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:M3NEmzRMIkIC", "title": "Verification of Dynamic Aspects", "published_by": "Formal Specification Level, 109-129, 2015", "authors": ["M Soeken", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:k_IJM867U9cC", "title": "NLP-Assisted Model Generation", "published_by": "Formal Specification Level, 23-55, 2015", "authors": ["M Soeken", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:isC4tDSrTZIC", "title": "Verification of Static Aspects", "published_by": "Formal Specification Level, 57-108, 2015", "authors": ["M Soeken", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:iH-uZ7U-co4C", "title": "Requirements Engineering for Cyber-Physical Systems", "published_by": "Advances in Production Management Systems. Innovative and Knowledge-Based\u00a0\u2026, 2014", "authors": ["S Wiesner", "C Gorldt", "M Soeken", "KD Thoben", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:TQgYirikUcIC", "title": "Entwurf cyber-physikalischer Systeme hoher Qualit\u00e4t und Sicherheit", "published_by": "edaWorkshop 14, 2014", "authors": ["M Soeken", "C L\u00fcth", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:ZeXyd9-uunAC", "title": "Law-based Verification for Complex Swarm Systems", "published_by": "Talk or presentation 29, 2013", "authors": ["R Drechsler", "HM Le", "M Soeken", "R Wille"], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:tKAzc9rXhukC", "title": "Formale Spezifikationsebene.", "published_by": "Ausgezeichnete Informatikdissertationen, 241-250, 2013", "authors": ["M Soeken", "AG Rechnerarchitektur"], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:fPk4N6BV_jEC", "title": "Text statt C++: Automatisierung des Systementwurfs mit Hilfe nat\u00fcrlicher Sprachverarbeitung.", "published_by": "GI-Jahrestagung, 151, 2013", "authors": ["R Drechsler", "M Soeken", "R Wille"], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:kNdYIx-mwKoC", "title": "Formal Verification of UML-based Specifications", "published_by": "ERATO \u6e4a\u96e2\u6563\u69cb\u9020\u51e6\u7406\u7cfb\u30d7\u30ed\u30b8\u30a7\u30af\u30c8, 2011", "authors": ["M Soeken"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:TIZ-Mc8IlK0C", "title": "SPECIAL ISSUE ON DESIGN AND AUTOMATION FOR QUANTUM COMPUTATION AND QUANTUM TECHNOLOGIES", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:Z5m8FVwuT1cC", "title": "9.4 Optimization for Logic and Physical Design", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:URolC5Kub84C", "title": "7.3 Advances in Logic Synthesis and Technology Mapping", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:t7zJ5fGR-2UC", "title": "Natural Language Processing for Electronic Design Automation", "published_by": "Springer Nature, 0", "authors": ["M Soeken", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:2KloaMYe4IUC", "title": "Automatic Preparation of Uniform Quantum States Utilizing Boolean Functions", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:ZfRJV9d4-WMC", "title": "Generic Logic Synthesis meets RTL Synthesis", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:W5xh706n7nkC", "title": "Advanced Boolean Techniques", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:PR6Y55bgFSsC", "title": "Reversible Computation", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:JoZmwDi-zQgC", "title": "SPECifIC\u2014A New Design Flow for Cyber-Physical Systems", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:dfsIfKJdRG4C", "title": "Symbolic Error Metric Determination for Approximate Computing", "published_by": "MBMV 2016, 0", "authors": ["A Chandrasekharan", "D Gro\u00dfe", "M Soeken", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:HDshCWvjkbEC", "title": "cucumber-verilog: Behavior Driven Development for Circuit Design and Verification", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:Zph67rFs4hoC", "title": "Verification of Embedded Systems Using Modeling and Implementation Languages", "published_by": "ESWeek Workshop, 67, 0", "authors": ["M Soeken", "H Riener", "R Wille", "G Fey", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_J9JPrAAAAAJ&cstart=200&pagesize=100&citation_for_view=_J9JPrAAAAAJ:KlAtU1dfN6UC", "title": "3.13 RevKit: A Toolkit for Reversible Circuit Design", "published_by": "Design of Reversible and Quantum Circuits, 58, 0", "authors": ["M Soeken"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["4697", "39", "119"], "Since 2018": ["3176", "31", "102"]}, "chart": {"2011": 42, "2012": 104, "2013": 125, "2014": 194, "2015": 200, "2016": 406, "2017": 362, "2018": 464, "2019": 520, "2020": 584, "2021": 497, "2022": 600, "2023": 499}}, "co_authors": [{"link": "https://scholar.google.com/citations?hl=en&user=9v_MAAIAAAAJ", "name": "Rolf Drechsler", "ext": "Professor at University of Bremen, Director DFKI Bremen, Germany"}, {"link": "https://scholar.google.com/citations?hl=en&user=7SUnVDsAAAAJ", "name": "Giovanni De Micheli", "ext": "EPFL, Stanford"}, {"link": "https://scholar.google.com/citations?hl=en&user=dWkUqVsAAAAJ", "name": "Robert Wille", "ext": "Technical University of Munich and SCCH GmbH"}, {"link": "https://scholar.google.com/citations?hl=en&user=pQ5i4LIAAAAJ", "name": "Luca Amar\u00f9", "ext": "Principal R&D Engineer at Synopsys Inc."}, {"link": "https://scholar.google.com/citations?hl=en&user=J-csjXoAAAAJ", "name": "Eleonora Testa", "ext": "Synopsys Inc"}, {"link": "https://scholar.google.com/citations?hl=en&user=Hlc_2eEAAAAJ", "name": "Pierre - Emmanuel GAILLARDON", "ext": "Associate Professor, University of Utah"}, {"link": "https://scholar.google.com/citations?hl=en&user=92bvtqkAAAAJ", "name": "Martin Roetteler", "ext": "Microsoft"}, {"link": "https://scholar.google.com/citations?hl=en&user=dR04kGYAAAAJ", "name": "Winston Haaswijk", "ext": "EPFL"}, {"link": "https://scholar.google.com/citations?hl=en&user=ZMo46nkzZOQC", "name": "Daniel Grosse", "ext": "Full Professor at Johannes Kepler University Linz"}, {"link": "https://scholar.google.com/citations?hl=en&user=7431nC8AAAAJ", "name": "David Michael Miller", "ext": "Professor Emeritus of Computer Science, University of Victoria"}, {"link": "https://scholar.google.com/citations?hl=en&user=kBdm9ZIAAAAJ", "name": "Saeideh Shirinzadeh", "ext": "University of Bremen"}, {"link": "https://scholar.google.com/citations?hl=en&user=KdlSV1sAAAAJ", "name": "Nabila Abdessaied", "ext": "University of Bremen"}, {"link": "https://scholar.google.com/citations?hl=en&user=7fDPS3UAAAAJ", "name": "Giulia Meuli", "ext": "Senior R&D Engineer, Synopsys Inc"}, {"link": "https://scholar.google.com/citations?hl=en&user=1iOwOgQAAAAJ", "name": "Thomas H\u00e4ner", "ext": "Amazon Web Services (AWS)"}, {"link": "https://scholar.google.com/citations?hl=en&user=lozv7bIAAAAJ", "name": "Gerhard W Dueck", "ext": "Professor of Computer Science, University of New Brunswick"}, {"link": "https://scholar.google.com/citations?hl=en&user=Nqm6UoIAAAAJ", "name": "Nils Przigoda", "ext": "University of Bremen"}, {"link": "https://scholar.google.com/citations?hl=en&user=lp5LjxEAAAAJ", "name": "Ulrich K\u00fchne", "ext": "T\u00e9l\u00e9com ParisTech"}, {"link": "https://scholar.google.com/citations?hl=en&user=BrsaVEAAAAAJ", "name": "Melanie Diepenbeck", "ext": "Researcher, Bremen University"}, {"link": "https://scholar.google.com/citations?hl=en&user=c11Y9wkAAAAJ", "name": "Odysseas Zografos", "ext": "R&D team leader, imec, Leuven, Belgium"}, {"link": "https://scholar.google.com/citations?hl=en&user=Pu_46G0AAAAJ", "name": "Patrick Vuillod", "ext": "Synopsys Fellow"}, {"link": "https://scholar.google.com/citations?hl=en&user=DSgKHOQAAAAJ", "name": "Nathan Wiebe", "ext": "University of Toronto"}, {"link": "https://scholar.google.com/citations?hl=en&user=CxBlS0cAAAAJ", "name": "Stefan Frehse", "ext": ""}, {"link": "https://scholar.google.com/citations?hl=en&user=mGiqyPMAAAAJ", "name": "Oliver Kesz\u00f6cze", "ext": "Friedrich-Alexander-Univerist\u00e4t Erlangen-N\u00fcrnberg (FAU)"}, {"link": "https://scholar.google.com/citations?hl=en&user=FlY-U3kAAAAJ", "name": "Krysta M. Svore", "ext": "Principal Research Manager, Microsoft Research"}, {"link": "https://scholar.google.com/citations?hl=en&user=3VsQv0sAAAAJ", "name": "Michael Kirkedal Thomsen", "ext": "Associate Professor, University of Oslo and external lecture University of Copenhagen"}, {"link": "https://scholar.google.com/citations?hl=en&user=ILqazZoAAAAJ", "name": "Ana Petkovska", "ext": "Nexthink"}, {"link": "https://scholar.google.com/citations?hl=en&user=0spez40AAAAJ", "name": "Zhufei Chu (\u50a8\u8457\u98de)", "ext": "Ningbo University"}, {"link": "https://scholar.google.com/citations?hl=en&user=g7xFvHEAAAAJ", "name": "Mirco Kuhlmann", "ext": "University of Bremen"}, {"link": "https://scholar.google.com/citations?hl=en&user=oB0wsDcAAAAJ", "name": "Paolo Ienne", "ext": "Professor, EPFL"}, {"link": "https://scholar.google.com/citations?hl=en&user=TIt4ggwAAAAJ", "name": "Anupam Chattopadhyay", "ext": "Associate Professor, SCSE, SPMS, NTU, Singapore"}, {"link": "https://scholar.google.com/citations?hl=en&user=bhFV0IgAAAAJ", "name": "Amr Sayed Ahmed", "ext": "ARM"}, {"link": "https://scholar.google.com/citations?hl=en&user=dxKLP-oAAAAJ", "name": "Rudy Lauwereins", "ext": "Vice president imec and professor computer architectures, KU Leuven, Belgium"}, {"link": "https://scholar.google.com/citations?hl=en&user=83MkY1wAAAAJ", "name": "Goerschwin Fey", "ext": "Hamburg University of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=pZEf29QAAAAJ", "name": "Frederic Kaplan", "ext": "Ecole Polytechnique F\u00e9d\u00e9rale de Lausane"}, {"link": "https://scholar.google.com/citations?hl=en&user=EX3OYP4AAAAJ", "name": "Sabine S\u00fcsstrunk", "ext": "Professor, Images and Visual Representation Lab, EPFL"}, {"link": "https://scholar.google.com/citations?hl=en&user=9_miiGgAAAAJ", "name": "Hoang M. Le", "ext": "University of Bremen"}, {"link": "https://scholar.google.com/citations?hl=en&user=1XgGNJQAAAAJ", "name": "Matthew Amy", "ext": "Simon Fraser University"}, {"link": "https://scholar.google.com/citations?hl=en&user=NpcLBDsAAAAJ", "name": "Ian G. Harris", "ext": "University of California Irvine"}, {"link": "https://scholar.google.com/citations?hl=en&user=7TpvePQAAAAJ", "name": "Esther Guerra", "ext": "Associate Professor of Computer Science, Universidad Aut\u00f3noma de Madrid"}, {"link": "https://scholar.google.com/citations?hl=en&user=vAMt0LMAAAAJ", "name": "Md. Mazder Rahman", "ext": "University of New Brunswick, Canada"}, {"link": "https://scholar.google.com/citations?hl=en&user=REcGeeQAAAAJ", "name": "Shin-ichi Minato", "ext": "Kyoto University"}, {"link": "https://scholar.google.com/citations?hl=en&user=92k99igAAAAJ", "name": "Lutz M\u00e4dler", "ext": "University of Bremen and Leibniz Institute for Materials Engineering IWT, Germany"}, {"link": "https://scholar.google.com/citations?hl=en&user=6w-xX8sAAAAJ", "name": "Miguel Couceiro", "ext": "Professor at LORIA (CNRS \u2013 Inria Nancy Grand Est \u2013 Universit\u00e9 de Lorraine)"}, {"link": "https://scholar.google.com/citations?hl=en&user=bx4ZFCUAAAAJ", "name": "Klaus-Dieter Thoben", "ext": "ICT Applications in Engineering Design, Production and Logistics, University of Bremen\u00a0\u2026"}, {"link": "https://scholar.google.com/citations?hl=en&user=bZDJt-AAAAAJ", "name": "Martha Johanna Sep\u00falveda Fl\u00f3rez", "ext": "Senior Scientist Secure Communication, AIRBUS Defence and Space"}, {"link": "https://scholar.google.com/citations?hl=en&user=pZYfBsIAAAAJ", "name": "Christopher B. Harris", "ext": "Auburn University"}, {"link": "https://scholar.google.com/citations?hl=en&user=8FLiKGcAAAAJ", "name": "Mauricio Manfrini", "ext": "Kepler Computing"}, {"link": "https://scholar.google.com/citations?hl=en&user=4OtZVn4AAAAJ", "name": "Sandip Ray", "ext": "Professor, Department of Electrical and Computer Engineering, University of Florida at\u00a0\u2026"}, {"link": "https://scholar.google.com/citations?hl=en&user=1QjGyoMAAAAJ", "name": "Robin Kaarsgaard", "ext": "Assistant Professor at University of Southern Denmark"}, {"link": "https://scholar.google.com/citations?hl=en&user=1PQxN8UAAAAJ", "name": "Grace Zgheib", "ext": "Processor Architecture Lab, EPFL"}, {"link": "https://scholar.google.com/citations?hl=en&user=8xx9aw0AAAAJ", "name": "Xifan TANG", "ext": "LNIS, The University of Utah"}, {"link": "https://scholar.google.com/citations?hl=en&user=blhIc7MAAAAJ", "name": "Bernd Becker", "ext": "Professor of Computer Science, University of Freiburg"}, {"link": "https://scholar.google.com/citations?hl=en&user=96GRfroAAAAJ", "name": "Matthias Sauer", "ext": "Advantest Europe GmbH"}, {"link": "https://scholar.google.com/citations?hl=en&user=Lzq8LJAAAAAJ", "name": "Andi Buzo", "ext": "University Politehnica of Bucharest, Speech and Dialogue (SpeeD) Research Laboratory"}, {"link": "https://scholar.google.com/citations?hl=en&user=k15mkG0AAAAJ", "name": "Jannis Stoppe", "ext": "German Aerospace Center (DLR)"}, {"link": "https://scholar.google.com/citations?hl=en&user=0eXHLQMAAAAJ", "name": "Alexis De Vos", "ext": "Universiteit Gent"}, {"link": "https://scholar.google.com/citations?hl=en&user=yjArj3kAAAAJ", "name": "Wouter Castryck", "ext": "KU Leuven"}, {"link": "https://scholar.google.com/citations?hl=en&user=1deOKekAAAAJ", "name": "Praveen Raghavan", "ext": "Apple"}, {"link": "https://scholar.google.com/citations?hl=en&user=VB17ayYAAAAJ", "name": "Yinshui Xia", "ext": "Professor of Electronic Engineering, Ningbo University"}], "interests": ["Computer Science", "Logic Synthesis", "Quantum Computing"], "link": "https://scholar.google.com/citations?hl=en&user=_J9JPrAAAAAJ", "name": "Mathias Soeken", "affiliates": [], "last_updated": "2023/10/31 20:28"}