<stg><name>run</name>


<trans_list>

<trans id="454" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="!1"/>
<literal name="accel_mode_read" val="!2"/>
<literal name="accel_mode_read" val="!3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="1" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
<literal name="trunc_ln648" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="1" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
<literal name="trunc_ln648" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="!1"/>
<literal name="accel_mode_read" val="!2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="12" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %IORegionIdx_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %IORegionIdx

]]></Node>
<StgValue><ssdm name="IORegionIdx_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %IOCheckIdx_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %IOCheckIdx

]]></Node>
<StgValue><ssdm name="IOCheckIdx_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:2 %trainedRegion_i_read = read i768 @_ssdm_op_Read.ap_none.i768, i768 %trainedRegion_i

]]></Node>
<StgValue><ssdm name="trainedRegion_i_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %accel_mode_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %accel_mode

]]></Node>
<StgValue><ssdm name="accel_mode_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %inputAOV_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %inputAOV

]]></Node>
<StgValue><ssdm name="inputAOV_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="8">
<![CDATA[
entry:5 %trunc_ln648 = trunc i8 %IORegionIdx_read

]]></Node>
<StgValue><ssdm name="trunc_ln648"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:6 %spectopmodule_ln648 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14

]]></Node>
<StgValue><ssdm name="spectopmodule_ln648"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln648 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln648"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_12, void @empty_20, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %errorInTask, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %errorInTask, void @empty_2, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %errorInTask, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %errorInTask

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_2, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="288">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i288 %outcomeInRam

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputAOV, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputAOV, void @empty_17, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %accel_mode

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %accel_mode, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_21, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %accel_mode, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="768">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i768 %trainedRegion_i

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i768 %trainedRegion_i, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_19, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i768 %trainedRegion_i, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="768">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i768 %trainedRegion_o

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i768 %trainedRegion_o, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i768 %trainedRegion_o, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %IOCheckIdx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %IOCheckIdx, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %IOCheckIdx, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %IORegionIdx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %IORegionIdx, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %IORegionIdx, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_regions_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_23, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="288">
<![CDATA[
entry:39 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
entry:40 %switch_ln698 = switch i8 %accel_mode_read, void %if.end, i8 1, void %if.then, i8 2, void %if.then10, i8 3, void %if.then20

]]></Node>
<StgValue><ssdm name="switch_ln698"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="8">
<![CDATA[
if.then10:0 %zext_ln587_2 = zext i8 %IOCheckIdx_read

]]></Node>
<StgValue><ssdm name="zext_ln587_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
if.then10:1 %tmp_71 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %IOCheckIdx_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="11">
<![CDATA[
if.then10:2 %zext_ln724 = zext i11 %tmp_71

]]></Node>
<StgValue><ssdm name="zext_ln724"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10:3 %lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %IORegionIdx_read, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="7">
<![CDATA[
if.then10:4 %zext_ln724_1 = zext i7 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln724_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then10:5 %add_ln724 = add i12 %zext_ln724, i12 %zext_ln724_1

]]></Node>
<StgValue><ssdm name="add_ln724"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then10:6 %shl_ln724 = shl i12 %add_ln724, i12 3

]]></Node>
<StgValue><ssdm name="shl_ln724"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="12">
<![CDATA[
if.then10:7 %zext_ln724_2 = zext i12 %shl_ln724

]]></Node>
<StgValue><ssdm name="zext_ln724_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:8 %regions_addr_8 = getelementptr i32 %regions, i64 0, i64 %zext_ln724_2

]]></Node>
<StgValue><ssdm name="regions_addr_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then10:9 %or_ln724 = or i12 %shl_ln724, i12 1

]]></Node>
<StgValue><ssdm name="or_ln724"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="12">
<![CDATA[
if.then10:10 %zext_ln724_3 = zext i12 %or_ln724

]]></Node>
<StgValue><ssdm name="zext_ln724_3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:11 %regions_addr_9 = getelementptr i32 %regions, i64 0, i64 %zext_ln724_3

]]></Node>
<StgValue><ssdm name="regions_addr_9"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:30 %regions_1_addr_1 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln724_2

]]></Node>
<StgValue><ssdm name="regions_1_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:31 %regions_1_addr_2 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln724_3

]]></Node>
<StgValue><ssdm name="regions_1_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:38 %regions_2_addr_8 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln724_2

]]></Node>
<StgValue><ssdm name="regions_2_addr_8"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:39 %regions_2_addr_9 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln724_3

]]></Node>
<StgValue><ssdm name="regions_2_addr_9"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:46 %regions_3_addr = getelementptr i32 %regions_3, i64 0, i64 %zext_ln724_2

]]></Node>
<StgValue><ssdm name="regions_3_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:47 %regions_3_addr_1 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln724_3

]]></Node>
<StgValue><ssdm name="regions_3_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:54 %regions_4_addr_8 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln724_2

]]></Node>
<StgValue><ssdm name="regions_4_addr_8"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:55 %regions_4_addr_9 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln724_3

]]></Node>
<StgValue><ssdm name="regions_4_addr_9"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:62 %regions_5_addr = getelementptr i32 %regions_5, i64 0, i64 %zext_ln724_2

]]></Node>
<StgValue><ssdm name="regions_5_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:63 %regions_5_addr_1 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln724_3

]]></Node>
<StgValue><ssdm name="regions_5_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="12">
<![CDATA[
if.then10:70 %regions_load = load i12 %regions_addr_8

]]></Node>
<StgValue><ssdm name="regions_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="12">
<![CDATA[
if.then10:71 %regions_1_load = load i12 %regions_1_addr_1

]]></Node>
<StgValue><ssdm name="regions_1_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="12">
<![CDATA[
if.then10:73 %regions_load_1 = load i12 %regions_addr_9

]]></Node>
<StgValue><ssdm name="regions_load_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="12">
<![CDATA[
if.then10:74 %regions_1_load_1 = load i12 %regions_1_addr_2

]]></Node>
<StgValue><ssdm name="regions_1_load_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="12">
<![CDATA[
if.then10:94 %regions_2_load = load i12 %regions_2_addr_8

]]></Node>
<StgValue><ssdm name="regions_2_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12">
<![CDATA[
if.then10:95 %regions_3_load = load i12 %regions_3_addr

]]></Node>
<StgValue><ssdm name="regions_3_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="12">
<![CDATA[
if.then10:97 %regions_2_load_1 = load i12 %regions_2_addr_9

]]></Node>
<StgValue><ssdm name="regions_2_load_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="12">
<![CDATA[
if.then10:98 %regions_3_load_1 = load i12 %regions_3_addr_1

]]></Node>
<StgValue><ssdm name="regions_3_load_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="12">
<![CDATA[
if.then10:118 %regions_4_load = load i12 %regions_4_addr_8

]]></Node>
<StgValue><ssdm name="regions_4_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="12">
<![CDATA[
if.then10:119 %regions_5_load = load i12 %regions_5_addr

]]></Node>
<StgValue><ssdm name="regions_5_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="12">
<![CDATA[
if.then10:121 %regions_4_load_1 = load i12 %regions_4_addr_9

]]></Node>
<StgValue><ssdm name="regions_4_load_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="12">
<![CDATA[
if.then10:122 %regions_5_load_1 = load i12 %regions_5_addr_1

]]></Node>
<StgValue><ssdm name="regions_5_load_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:168 %n_regions_V_addr = getelementptr i8 %n_regions_V, i64 0, i64 %zext_ln587_2

]]></Node>
<StgValue><ssdm name="n_regions_V_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="6">
<![CDATA[
if.then10:169 %n_regions_V_load = load i6 %n_regions_V_addr

]]></Node>
<StgValue><ssdm name="n_regions_V_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="8">
<![CDATA[
if.then:0 %zext_ln587 = zext i8 %IOCheckIdx_read

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
if.then:1 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %IOCheckIdx_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="11">
<![CDATA[
if.then:2 %zext_ln709 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln709"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="768">
<![CDATA[
if.then:3 %trunc_ln709 = trunc i768 %trainedRegion_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln709"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
if.then:4 %bitcast_ln709 = bitcast i32 %trunc_ln709

]]></Node>
<StgValue><ssdm name="bitcast_ln709"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:5 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %IORegionIdx_read, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="7">
<![CDATA[
if.then:6 %zext_ln709_1 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln709_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then:7 %add_ln709 = add i12 %zext_ln709, i12 %zext_ln709_1

]]></Node>
<StgValue><ssdm name="add_ln709"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then:8 %shl_ln709 = shl i12 %add_ln709, i12 3

]]></Node>
<StgValue><ssdm name="shl_ln709"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="12">
<![CDATA[
if.then:9 %zext_ln709_2 = zext i12 %shl_ln709

]]></Node>
<StgValue><ssdm name="zext_ln709_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:10 %regions_addr = getelementptr i32 %regions, i64 0, i64 %zext_ln709_2

]]></Node>
<StgValue><ssdm name="regions_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then:11 %or_ln709 = or i12 %shl_ln709, i12 1

]]></Node>
<StgValue><ssdm name="or_ln709"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="12">
<![CDATA[
if.then:12 %zext_ln709_3 = zext i12 %or_ln709

]]></Node>
<StgValue><ssdm name="zext_ln709_3"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:13 %regions_addr_1 = getelementptr i32 %regions, i64 0, i64 %zext_ln709_3

]]></Node>
<StgValue><ssdm name="regions_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then:14 %or_ln709_1 = or i12 %shl_ln709, i12 2

]]></Node>
<StgValue><ssdm name="or_ln709_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="12">
<![CDATA[
if.then:15 %zext_ln709_4 = zext i12 %or_ln709_1

]]></Node>
<StgValue><ssdm name="zext_ln709_4"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:16 %regions_addr_2 = getelementptr i32 %regions, i64 0, i64 %zext_ln709_4

]]></Node>
<StgValue><ssdm name="regions_addr_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then:17 %or_ln709_2 = or i12 %shl_ln709, i12 3

]]></Node>
<StgValue><ssdm name="or_ln709_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="12">
<![CDATA[
if.then:18 %zext_ln709_5 = zext i12 %or_ln709_2

]]></Node>
<StgValue><ssdm name="zext_ln709_5"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:19 %regions_addr_3 = getelementptr i32 %regions, i64 0, i64 %zext_ln709_5

]]></Node>
<StgValue><ssdm name="regions_addr_3"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then:20 %or_ln709_3 = or i12 %shl_ln709, i12 4

]]></Node>
<StgValue><ssdm name="or_ln709_3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="12">
<![CDATA[
if.then:21 %zext_ln709_6 = zext i12 %or_ln709_3

]]></Node>
<StgValue><ssdm name="zext_ln709_6"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:22 %regions_addr_4 = getelementptr i32 %regions, i64 0, i64 %zext_ln709_6

]]></Node>
<StgValue><ssdm name="regions_addr_4"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then:23 %or_ln709_4 = or i12 %shl_ln709, i12 5

]]></Node>
<StgValue><ssdm name="or_ln709_4"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="12">
<![CDATA[
if.then:24 %zext_ln709_7 = zext i12 %or_ln709_4

]]></Node>
<StgValue><ssdm name="zext_ln709_7"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:25 %regions_addr_5 = getelementptr i32 %regions, i64 0, i64 %zext_ln709_7

]]></Node>
<StgValue><ssdm name="regions_addr_5"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then:26 %or_ln709_5 = or i12 %shl_ln709, i12 6

]]></Node>
<StgValue><ssdm name="or_ln709_5"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="12">
<![CDATA[
if.then:27 %zext_ln709_8 = zext i12 %or_ln709_5

]]></Node>
<StgValue><ssdm name="zext_ln709_8"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:28 %regions_addr_6 = getelementptr i32 %regions, i64 0, i64 %zext_ln709_8

]]></Node>
<StgValue><ssdm name="regions_addr_6"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then:29 %or_ln709_6 = or i12 %shl_ln709, i12 7

]]></Node>
<StgValue><ssdm name="or_ln709_6"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="12">
<![CDATA[
if.then:30 %zext_ln709_9 = zext i12 %or_ln709_6

]]></Node>
<StgValue><ssdm name="zext_ln709_9"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:31 %regions_addr_7 = getelementptr i32 %regions, i64 0, i64 %zext_ln709_9

]]></Node>
<StgValue><ssdm name="regions_addr_7"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:32 %regions_1_addr = getelementptr i32 %regions_1, i64 0, i64 %zext_ln709_2

]]></Node>
<StgValue><ssdm name="regions_1_addr"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:33 %regions_1_addr_9 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln709_3

]]></Node>
<StgValue><ssdm name="regions_1_addr_9"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:34 %regions_1_addr_10 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln709_4

]]></Node>
<StgValue><ssdm name="regions_1_addr_10"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:35 %regions_1_addr_11 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln709_5

]]></Node>
<StgValue><ssdm name="regions_1_addr_11"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:36 %regions_1_addr_12 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln709_6

]]></Node>
<StgValue><ssdm name="regions_1_addr_12"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:37 %regions_1_addr_13 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln709_7

]]></Node>
<StgValue><ssdm name="regions_1_addr_13"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:38 %regions_1_addr_14 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln709_8

]]></Node>
<StgValue><ssdm name="regions_1_addr_14"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:39 %regions_1_addr_15 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln709_9

]]></Node>
<StgValue><ssdm name="regions_1_addr_15"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:40 %regions_2_addr = getelementptr i32 %regions_2, i64 0, i64 %zext_ln709_2

]]></Node>
<StgValue><ssdm name="regions_2_addr"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:41 %regions_2_addr_1 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln709_3

]]></Node>
<StgValue><ssdm name="regions_2_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:42 %regions_2_addr_2 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln709_4

]]></Node>
<StgValue><ssdm name="regions_2_addr_2"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:43 %regions_2_addr_3 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln709_5

]]></Node>
<StgValue><ssdm name="regions_2_addr_3"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:44 %regions_2_addr_4 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln709_6

]]></Node>
<StgValue><ssdm name="regions_2_addr_4"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:45 %regions_2_addr_5 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln709_7

]]></Node>
<StgValue><ssdm name="regions_2_addr_5"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:46 %regions_2_addr_6 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln709_8

]]></Node>
<StgValue><ssdm name="regions_2_addr_6"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:47 %regions_2_addr_7 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln709_9

]]></Node>
<StgValue><ssdm name="regions_2_addr_7"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:48 %regions_3_addr_8 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln709_2

]]></Node>
<StgValue><ssdm name="regions_3_addr_8"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:49 %regions_3_addr_9 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln709_3

]]></Node>
<StgValue><ssdm name="regions_3_addr_9"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:50 %regions_3_addr_10 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln709_4

]]></Node>
<StgValue><ssdm name="regions_3_addr_10"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:51 %regions_3_addr_11 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln709_5

]]></Node>
<StgValue><ssdm name="regions_3_addr_11"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:52 %regions_3_addr_12 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln709_6

]]></Node>
<StgValue><ssdm name="regions_3_addr_12"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:53 %regions_3_addr_13 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln709_7

]]></Node>
<StgValue><ssdm name="regions_3_addr_13"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:54 %regions_3_addr_14 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln709_8

]]></Node>
<StgValue><ssdm name="regions_3_addr_14"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:55 %regions_3_addr_15 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln709_9

]]></Node>
<StgValue><ssdm name="regions_3_addr_15"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:56 %regions_4_addr = getelementptr i32 %regions_4, i64 0, i64 %zext_ln709_2

]]></Node>
<StgValue><ssdm name="regions_4_addr"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:57 %regions_4_addr_1 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln709_3

]]></Node>
<StgValue><ssdm name="regions_4_addr_1"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:58 %regions_4_addr_2 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln709_4

]]></Node>
<StgValue><ssdm name="regions_4_addr_2"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:59 %regions_4_addr_3 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln709_5

]]></Node>
<StgValue><ssdm name="regions_4_addr_3"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:60 %regions_4_addr_4 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln709_6

]]></Node>
<StgValue><ssdm name="regions_4_addr_4"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:61 %regions_4_addr_5 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln709_7

]]></Node>
<StgValue><ssdm name="regions_4_addr_5"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:62 %regions_4_addr_6 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln709_8

]]></Node>
<StgValue><ssdm name="regions_4_addr_6"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:63 %regions_4_addr_7 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln709_9

]]></Node>
<StgValue><ssdm name="regions_4_addr_7"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:64 %regions_5_addr_8 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln709_2

]]></Node>
<StgValue><ssdm name="regions_5_addr_8"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:65 %regions_5_addr_9 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln709_3

]]></Node>
<StgValue><ssdm name="regions_5_addr_9"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:66 %regions_5_addr_10 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln709_4

]]></Node>
<StgValue><ssdm name="regions_5_addr_10"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:67 %regions_5_addr_11 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln709_5

]]></Node>
<StgValue><ssdm name="regions_5_addr_11"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:68 %regions_5_addr_12 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln709_6

]]></Node>
<StgValue><ssdm name="regions_5_addr_12"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:69 %regions_5_addr_13 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln709_7

]]></Node>
<StgValue><ssdm name="regions_5_addr_13"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:70 %regions_5_addr_14 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln709_8

]]></Node>
<StgValue><ssdm name="regions_5_addr_14"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:71 %regions_5_addr_15 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln709_9

]]></Node>
<StgValue><ssdm name="regions_5_addr_15"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:72 %tmp = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
if.then:73 %bitcast_ln709_1 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln709_1"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:74 %tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
if.then:75 %bitcast_ln709_2 = bitcast i32 %tmp_68

]]></Node>
<StgValue><ssdm name="bitcast_ln709_2"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:76 %tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
if.then:77 %bitcast_ln709_3 = bitcast i32 %tmp_69

]]></Node>
<StgValue><ssdm name="bitcast_ln709_3"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:78 %tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
if.then:79 %bitcast_ln709_4 = bitcast i32 %tmp_70

]]></Node>
<StgValue><ssdm name="bitcast_ln709_4"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:80 %tmp_72 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
if.then:81 %bitcast_ln709_5 = bitcast i32 %tmp_72

]]></Node>
<StgValue><ssdm name="bitcast_ln709_5"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:82 %tmp_73 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
if.then:83 %bitcast_ln709_6 = bitcast i32 %tmp_73

]]></Node>
<StgValue><ssdm name="bitcast_ln709_6"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:84 %tmp_74 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
if.then:85 %bitcast_ln709_7 = bitcast i32 %tmp_74

]]></Node>
<StgValue><ssdm name="bitcast_ln709_7"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:86 %tmp_75 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
if.then:87 %bitcast_ln709_8 = bitcast i32 %tmp_75

]]></Node>
<StgValue><ssdm name="bitcast_ln709_8"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:88 %tmp_76 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
if.then:89 %bitcast_ln709_9 = bitcast i32 %tmp_76

]]></Node>
<StgValue><ssdm name="bitcast_ln709_9"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:90 %tmp_77 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
if.then:91 %bitcast_ln709_10 = bitcast i32 %tmp_77

]]></Node>
<StgValue><ssdm name="bitcast_ln709_10"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:92 %tmp_78 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
if.then:93 %bitcast_ln709_11 = bitcast i32 %tmp_78

]]></Node>
<StgValue><ssdm name="bitcast_ln709_11"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:94 %tmp_79 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
if.then:95 %bitcast_ln709_12 = bitcast i32 %tmp_79

]]></Node>
<StgValue><ssdm name="bitcast_ln709_12"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:96 %tmp_80 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32">
<![CDATA[
if.then:97 %bitcast_ln709_13 = bitcast i32 %tmp_80

]]></Node>
<StgValue><ssdm name="bitcast_ln709_13"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:98 %tmp_81 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32">
<![CDATA[
if.then:99 %bitcast_ln709_14 = bitcast i32 %tmp_81

]]></Node>
<StgValue><ssdm name="bitcast_ln709_14"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:100 %tmp_82 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32">
<![CDATA[
if.then:101 %bitcast_ln709_15 = bitcast i32 %tmp_82

]]></Node>
<StgValue><ssdm name="bitcast_ln709_15"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:102 %tmp_83 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 512, i32 543

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
if.then:103 %bitcast_ln709_16 = bitcast i32 %tmp_83

]]></Node>
<StgValue><ssdm name="bitcast_ln709_16"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:104 %tmp_84 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 544, i32 575

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
if.then:105 %bitcast_ln709_17 = bitcast i32 %tmp_84

]]></Node>
<StgValue><ssdm name="bitcast_ln709_17"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:106 %tmp_85 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 576, i32 607

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
if.then:107 %bitcast_ln709_18 = bitcast i32 %tmp_85

]]></Node>
<StgValue><ssdm name="bitcast_ln709_18"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:108 %tmp_86 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 608, i32 639

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32">
<![CDATA[
if.then:109 %bitcast_ln709_19 = bitcast i32 %tmp_86

]]></Node>
<StgValue><ssdm name="bitcast_ln709_19"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:110 %tmp_87 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 640, i32 671

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
if.then:111 %bitcast_ln709_20 = bitcast i32 %tmp_87

]]></Node>
<StgValue><ssdm name="bitcast_ln709_20"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:112 %tmp_88 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 672, i32 703

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32">
<![CDATA[
if.then:113 %bitcast_ln709_21 = bitcast i32 %tmp_88

]]></Node>
<StgValue><ssdm name="bitcast_ln709_21"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:114 %tmp_89 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 704, i32 735

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
if.then:115 %bitcast_ln709_22 = bitcast i32 %tmp_89

]]></Node>
<StgValue><ssdm name="bitcast_ln709_22"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:116 %tmp_90 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 736, i32 767

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
if.then:117 %bitcast_ln709_23 = bitcast i32 %tmp_90

]]></Node>
<StgValue><ssdm name="bitcast_ln709_23"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:118 %br_ln709 = br i1 %trunc_ln648, void %arrayidx52.2.781.case.0, void %arrayidx52.2.781.case.1

]]></Node>
<StgValue><ssdm name="br_ln709"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
<literal name="trunc_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:0 %store_ln709 = store i32 %bitcast_ln709, i12 %regions_addr

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
<literal name="trunc_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:1 %store_ln709 = store i32 %bitcast_ln709_1, i12 %regions_addr_1

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
<literal name="trunc_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:8 %store_ln709 = store i32 %bitcast_ln709_8, i12 %regions_2_addr

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
<literal name="trunc_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:9 %store_ln709 = store i32 %bitcast_ln709_9, i12 %regions_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
<literal name="trunc_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:16 %store_ln709 = store i32 %bitcast_ln709_16, i12 %regions_4_addr

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
<literal name="trunc_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:17 %store_ln709 = store i32 %bitcast_ln709_17, i12 %regions_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
<literal name="trunc_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:0 %store_ln709 = store i32 %bitcast_ln709, i12 %regions_1_addr

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
<literal name="trunc_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:1 %store_ln709 = store i32 %bitcast_ln709_1, i12 %regions_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
<literal name="trunc_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:8 %store_ln709 = store i32 %bitcast_ln709_8, i12 %regions_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
<literal name="trunc_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:9 %store_ln709 = store i32 %bitcast_ln709_9, i12 %regions_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
<literal name="trunc_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:16 %store_ln709 = store i32 %bitcast_ln709_16, i12 %regions_5_addr_8

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="1"/>
<literal name="trunc_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:17 %store_ln709 = store i32 %bitcast_ln709_17, i12 %regions_5_addr_9

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="221" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="288" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="8">
<![CDATA[
if.then20:0 %call_ln727 = call void @runTestAfterInit, i512 %gmem, i64 %inputAOV_read, i288 %outcomeInRam, i8 %errorInTask, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V

]]></Node>
<StgValue><ssdm name="call_ln727"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="222" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="288" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="8">
<![CDATA[
if.then20:0 %call_ln727 = call void @runTestAfterInit, i512 %gmem, i64 %inputAOV_read, i288 %outcomeInRam, i8 %errorInTask, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V

]]></Node>
<StgValue><ssdm name="call_ln727"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
if.then20:1 %br_ln727 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln727"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="!1"/>
<literal name="accel_mode_read" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln0 = br void %if.end21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then10:12 %or_ln724_1 = or i12 %shl_ln724, i12 2

]]></Node>
<StgValue><ssdm name="or_ln724_1"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="12">
<![CDATA[
if.then10:13 %zext_ln724_4 = zext i12 %or_ln724_1

]]></Node>
<StgValue><ssdm name="zext_ln724_4"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:14 %regions_addr_10 = getelementptr i32 %regions, i64 0, i64 %zext_ln724_4

]]></Node>
<StgValue><ssdm name="regions_addr_10"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then10:15 %or_ln724_2 = or i12 %shl_ln724, i12 3

]]></Node>
<StgValue><ssdm name="or_ln724_2"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="12">
<![CDATA[
if.then10:16 %zext_ln724_5 = zext i12 %or_ln724_2

]]></Node>
<StgValue><ssdm name="zext_ln724_5"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:17 %regions_addr_11 = getelementptr i32 %regions, i64 0, i64 %zext_ln724_5

]]></Node>
<StgValue><ssdm name="regions_addr_11"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:32 %regions_1_addr_3 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln724_4

]]></Node>
<StgValue><ssdm name="regions_1_addr_3"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:33 %regions_1_addr_4 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln724_5

]]></Node>
<StgValue><ssdm name="regions_1_addr_4"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:40 %regions_2_addr_10 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln724_4

]]></Node>
<StgValue><ssdm name="regions_2_addr_10"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:41 %regions_2_addr_11 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln724_5

]]></Node>
<StgValue><ssdm name="regions_2_addr_11"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:48 %regions_3_addr_2 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln724_4

]]></Node>
<StgValue><ssdm name="regions_3_addr_2"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:49 %regions_3_addr_3 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln724_5

]]></Node>
<StgValue><ssdm name="regions_3_addr_3"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:56 %regions_4_addr_10 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln724_4

]]></Node>
<StgValue><ssdm name="regions_4_addr_10"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:57 %regions_4_addr_11 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln724_5

]]></Node>
<StgValue><ssdm name="regions_4_addr_11"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:64 %regions_5_addr_2 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln724_4

]]></Node>
<StgValue><ssdm name="regions_5_addr_2"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:65 %regions_5_addr_3 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln724_5

]]></Node>
<StgValue><ssdm name="regions_5_addr_3"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="12">
<![CDATA[
if.then10:70 %regions_load = load i12 %regions_addr_8

]]></Node>
<StgValue><ssdm name="regions_load"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="12">
<![CDATA[
if.then10:71 %regions_1_load = load i12 %regions_1_addr_1

]]></Node>
<StgValue><ssdm name="regions_1_load"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:72 %tmp_44 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load, i32 %regions_1_load, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="12">
<![CDATA[
if.then10:73 %regions_load_1 = load i12 %regions_addr_9

]]></Node>
<StgValue><ssdm name="regions_load_1"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="12">
<![CDATA[
if.then10:74 %regions_1_load_1 = load i12 %regions_1_addr_2

]]></Node>
<StgValue><ssdm name="regions_1_load_1"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:75 %tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_1, i32 %regions_1_load_1, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="12">
<![CDATA[
if.then10:76 %regions_load_2 = load i12 %regions_addr_10

]]></Node>
<StgValue><ssdm name="regions_load_2"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="12">
<![CDATA[
if.then10:77 %regions_1_load_2 = load i12 %regions_1_addr_3

]]></Node>
<StgValue><ssdm name="regions_1_load_2"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="12">
<![CDATA[
if.then10:79 %regions_load_3 = load i12 %regions_addr_11

]]></Node>
<StgValue><ssdm name="regions_load_3"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="12">
<![CDATA[
if.then10:80 %regions_1_load_3 = load i12 %regions_1_addr_4

]]></Node>
<StgValue><ssdm name="regions_1_load_3"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="12">
<![CDATA[
if.then10:94 %regions_2_load = load i12 %regions_2_addr_8

]]></Node>
<StgValue><ssdm name="regions_2_load"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12">
<![CDATA[
if.then10:95 %regions_3_load = load i12 %regions_3_addr

]]></Node>
<StgValue><ssdm name="regions_3_load"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:96 %tmp_52 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load, i32 %regions_3_load, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="12">
<![CDATA[
if.then10:97 %regions_2_load_1 = load i12 %regions_2_addr_9

]]></Node>
<StgValue><ssdm name="regions_2_load_1"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="12">
<![CDATA[
if.then10:98 %regions_3_load_1 = load i12 %regions_3_addr_1

]]></Node>
<StgValue><ssdm name="regions_3_load_1"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:99 %tmp_53 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_1, i32 %regions_3_load_1, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="12">
<![CDATA[
if.then10:100 %regions_2_load_2 = load i12 %regions_2_addr_10

]]></Node>
<StgValue><ssdm name="regions_2_load_2"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="12">
<![CDATA[
if.then10:101 %regions_3_load_2 = load i12 %regions_3_addr_2

]]></Node>
<StgValue><ssdm name="regions_3_load_2"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="12">
<![CDATA[
if.then10:103 %regions_2_load_3 = load i12 %regions_2_addr_11

]]></Node>
<StgValue><ssdm name="regions_2_load_3"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="12">
<![CDATA[
if.then10:104 %regions_3_load_3 = load i12 %regions_3_addr_3

]]></Node>
<StgValue><ssdm name="regions_3_load_3"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="12">
<![CDATA[
if.then10:118 %regions_4_load = load i12 %regions_4_addr_8

]]></Node>
<StgValue><ssdm name="regions_4_load"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="12">
<![CDATA[
if.then10:119 %regions_5_load = load i12 %regions_5_addr

]]></Node>
<StgValue><ssdm name="regions_5_load"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:120 %tmp_60 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load, i32 %regions_5_load, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="12">
<![CDATA[
if.then10:121 %regions_4_load_1 = load i12 %regions_4_addr_9

]]></Node>
<StgValue><ssdm name="regions_4_load_1"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="12">
<![CDATA[
if.then10:122 %regions_5_load_1 = load i12 %regions_5_addr_1

]]></Node>
<StgValue><ssdm name="regions_5_load_1"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:123 %tmp_61 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_1, i32 %regions_5_load_1, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="12">
<![CDATA[
if.then10:124 %regions_4_load_2 = load i12 %regions_4_addr_10

]]></Node>
<StgValue><ssdm name="regions_4_load_2"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="12">
<![CDATA[
if.then10:125 %regions_5_load_2 = load i12 %regions_5_addr_2

]]></Node>
<StgValue><ssdm name="regions_5_load_2"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="12">
<![CDATA[
if.then10:127 %regions_4_load_3 = load i12 %regions_4_addr_11

]]></Node>
<StgValue><ssdm name="regions_4_load_3"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="12">
<![CDATA[
if.then10:128 %regions_5_load_3 = load i12 %regions_5_addr_3

]]></Node>
<StgValue><ssdm name="regions_5_load_3"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="6">
<![CDATA[
if.then10:169 %n_regions_V_load = load i6 %n_regions_V_addr

]]></Node>
<StgValue><ssdm name="n_regions_V_load"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then10:170 %write_ln725 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %n_regions_in, i8 %n_regions_V_load

]]></Node>
<StgValue><ssdm name="write_ln725"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then10:18 %or_ln724_3 = or i12 %shl_ln724, i12 4

]]></Node>
<StgValue><ssdm name="or_ln724_3"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="12">
<![CDATA[
if.then10:19 %zext_ln724_6 = zext i12 %or_ln724_3

]]></Node>
<StgValue><ssdm name="zext_ln724_6"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:20 %regions_addr_12 = getelementptr i32 %regions, i64 0, i64 %zext_ln724_6

]]></Node>
<StgValue><ssdm name="regions_addr_12"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then10:21 %or_ln724_4 = or i12 %shl_ln724, i12 5

]]></Node>
<StgValue><ssdm name="or_ln724_4"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="12">
<![CDATA[
if.then10:22 %zext_ln724_7 = zext i12 %or_ln724_4

]]></Node>
<StgValue><ssdm name="zext_ln724_7"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:23 %regions_addr_13 = getelementptr i32 %regions, i64 0, i64 %zext_ln724_7

]]></Node>
<StgValue><ssdm name="regions_addr_13"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:34 %regions_1_addr_5 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln724_6

]]></Node>
<StgValue><ssdm name="regions_1_addr_5"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:35 %regions_1_addr_6 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln724_7

]]></Node>
<StgValue><ssdm name="regions_1_addr_6"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:42 %regions_2_addr_12 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln724_6

]]></Node>
<StgValue><ssdm name="regions_2_addr_12"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:43 %regions_2_addr_13 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln724_7

]]></Node>
<StgValue><ssdm name="regions_2_addr_13"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:50 %regions_3_addr_4 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln724_6

]]></Node>
<StgValue><ssdm name="regions_3_addr_4"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:51 %regions_3_addr_5 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln724_7

]]></Node>
<StgValue><ssdm name="regions_3_addr_5"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:58 %regions_4_addr_12 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln724_6

]]></Node>
<StgValue><ssdm name="regions_4_addr_12"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:59 %regions_4_addr_13 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln724_7

]]></Node>
<StgValue><ssdm name="regions_4_addr_13"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:66 %regions_5_addr_4 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln724_6

]]></Node>
<StgValue><ssdm name="regions_5_addr_4"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:67 %regions_5_addr_5 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln724_7

]]></Node>
<StgValue><ssdm name="regions_5_addr_5"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="12">
<![CDATA[
if.then10:76 %regions_load_2 = load i12 %regions_addr_10

]]></Node>
<StgValue><ssdm name="regions_load_2"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="12">
<![CDATA[
if.then10:77 %regions_1_load_2 = load i12 %regions_1_addr_3

]]></Node>
<StgValue><ssdm name="regions_1_load_2"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:78 %tmp_46 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_2, i32 %regions_1_load_2, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="12">
<![CDATA[
if.then10:79 %regions_load_3 = load i12 %regions_addr_11

]]></Node>
<StgValue><ssdm name="regions_load_3"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="12">
<![CDATA[
if.then10:80 %regions_1_load_3 = load i12 %regions_1_addr_4

]]></Node>
<StgValue><ssdm name="regions_1_load_3"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:81 %tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_3, i32 %regions_1_load_3, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="12">
<![CDATA[
if.then10:82 %regions_load_4 = load i12 %regions_addr_12

]]></Node>
<StgValue><ssdm name="regions_load_4"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="12">
<![CDATA[
if.then10:83 %regions_1_load_4 = load i12 %regions_1_addr_5

]]></Node>
<StgValue><ssdm name="regions_1_load_4"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="12">
<![CDATA[
if.then10:85 %regions_load_5 = load i12 %regions_addr_13

]]></Node>
<StgValue><ssdm name="regions_load_5"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="12">
<![CDATA[
if.then10:86 %regions_1_load_5 = load i12 %regions_1_addr_6

]]></Node>
<StgValue><ssdm name="regions_1_load_5"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="12">
<![CDATA[
if.then10:100 %regions_2_load_2 = load i12 %regions_2_addr_10

]]></Node>
<StgValue><ssdm name="regions_2_load_2"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="12">
<![CDATA[
if.then10:101 %regions_3_load_2 = load i12 %regions_3_addr_2

]]></Node>
<StgValue><ssdm name="regions_3_load_2"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:102 %tmp_54 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_2, i32 %regions_3_load_2, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="12">
<![CDATA[
if.then10:103 %regions_2_load_3 = load i12 %regions_2_addr_11

]]></Node>
<StgValue><ssdm name="regions_2_load_3"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="12">
<![CDATA[
if.then10:104 %regions_3_load_3 = load i12 %regions_3_addr_3

]]></Node>
<StgValue><ssdm name="regions_3_load_3"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:105 %tmp_55 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_3, i32 %regions_3_load_3, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="12">
<![CDATA[
if.then10:106 %regions_2_load_4 = load i12 %regions_2_addr_12

]]></Node>
<StgValue><ssdm name="regions_2_load_4"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="12">
<![CDATA[
if.then10:107 %regions_3_load_4 = load i12 %regions_3_addr_4

]]></Node>
<StgValue><ssdm name="regions_3_load_4"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="12">
<![CDATA[
if.then10:109 %regions_2_load_5 = load i12 %regions_2_addr_13

]]></Node>
<StgValue><ssdm name="regions_2_load_5"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="12">
<![CDATA[
if.then10:110 %regions_3_load_5 = load i12 %regions_3_addr_5

]]></Node>
<StgValue><ssdm name="regions_3_load_5"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="12">
<![CDATA[
if.then10:124 %regions_4_load_2 = load i12 %regions_4_addr_10

]]></Node>
<StgValue><ssdm name="regions_4_load_2"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="12">
<![CDATA[
if.then10:125 %regions_5_load_2 = load i12 %regions_5_addr_2

]]></Node>
<StgValue><ssdm name="regions_5_load_2"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:126 %tmp_62 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_2, i32 %regions_5_load_2, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="12">
<![CDATA[
if.then10:127 %regions_4_load_3 = load i12 %regions_4_addr_11

]]></Node>
<StgValue><ssdm name="regions_4_load_3"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="12">
<![CDATA[
if.then10:128 %regions_5_load_3 = load i12 %regions_5_addr_3

]]></Node>
<StgValue><ssdm name="regions_5_load_3"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:129 %tmp_63 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_3, i32 %regions_5_load_3, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="12">
<![CDATA[
if.then10:130 %regions_4_load_4 = load i12 %regions_4_addr_12

]]></Node>
<StgValue><ssdm name="regions_4_load_4"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="12">
<![CDATA[
if.then10:131 %regions_5_load_4 = load i12 %regions_5_addr_4

]]></Node>
<StgValue><ssdm name="regions_5_load_4"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="12">
<![CDATA[
if.then10:133 %regions_4_load_5 = load i12 %regions_4_addr_13

]]></Node>
<StgValue><ssdm name="regions_4_load_5"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="12">
<![CDATA[
if.then10:134 %regions_5_load_5 = load i12 %regions_5_addr_5

]]></Node>
<StgValue><ssdm name="regions_5_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then10:24 %or_ln724_5 = or i12 %shl_ln724, i12 6

]]></Node>
<StgValue><ssdm name="or_ln724_5"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="12">
<![CDATA[
if.then10:25 %zext_ln724_8 = zext i12 %or_ln724_5

]]></Node>
<StgValue><ssdm name="zext_ln724_8"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:26 %regions_addr_14 = getelementptr i32 %regions, i64 0, i64 %zext_ln724_8

]]></Node>
<StgValue><ssdm name="regions_addr_14"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then10:27 %or_ln724_6 = or i12 %shl_ln724, i12 7

]]></Node>
<StgValue><ssdm name="or_ln724_6"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="12">
<![CDATA[
if.then10:28 %zext_ln724_9 = zext i12 %or_ln724_6

]]></Node>
<StgValue><ssdm name="zext_ln724_9"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:29 %regions_addr_15 = getelementptr i32 %regions, i64 0, i64 %zext_ln724_9

]]></Node>
<StgValue><ssdm name="regions_addr_15"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:36 %regions_1_addr_7 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln724_8

]]></Node>
<StgValue><ssdm name="regions_1_addr_7"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:37 %regions_1_addr_8 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln724_9

]]></Node>
<StgValue><ssdm name="regions_1_addr_8"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:44 %regions_2_addr_14 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln724_8

]]></Node>
<StgValue><ssdm name="regions_2_addr_14"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:45 %regions_2_addr_15 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln724_9

]]></Node>
<StgValue><ssdm name="regions_2_addr_15"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:52 %regions_3_addr_6 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln724_8

]]></Node>
<StgValue><ssdm name="regions_3_addr_6"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:53 %regions_3_addr_7 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln724_9

]]></Node>
<StgValue><ssdm name="regions_3_addr_7"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:60 %regions_4_addr_14 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln724_8

]]></Node>
<StgValue><ssdm name="regions_4_addr_14"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:61 %regions_4_addr_15 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln724_9

]]></Node>
<StgValue><ssdm name="regions_4_addr_15"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:68 %regions_5_addr_6 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln724_8

]]></Node>
<StgValue><ssdm name="regions_5_addr_6"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then10:69 %regions_5_addr_7 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln724_9

]]></Node>
<StgValue><ssdm name="regions_5_addr_7"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="12">
<![CDATA[
if.then10:82 %regions_load_4 = load i12 %regions_addr_12

]]></Node>
<StgValue><ssdm name="regions_load_4"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="12">
<![CDATA[
if.then10:83 %regions_1_load_4 = load i12 %regions_1_addr_5

]]></Node>
<StgValue><ssdm name="regions_1_load_4"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:84 %tmp_48 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_4, i32 %regions_1_load_4, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="12">
<![CDATA[
if.then10:85 %regions_load_5 = load i12 %regions_addr_13

]]></Node>
<StgValue><ssdm name="regions_load_5"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="12">
<![CDATA[
if.then10:86 %regions_1_load_5 = load i12 %regions_1_addr_6

]]></Node>
<StgValue><ssdm name="regions_1_load_5"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:87 %tmp_49 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_5, i32 %regions_1_load_5, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="12">
<![CDATA[
if.then10:88 %regions_load_6 = load i12 %regions_addr_14

]]></Node>
<StgValue><ssdm name="regions_load_6"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="12">
<![CDATA[
if.then10:89 %regions_1_load_6 = load i12 %regions_1_addr_7

]]></Node>
<StgValue><ssdm name="regions_1_load_6"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="12">
<![CDATA[
if.then10:91 %regions_load_7 = load i12 %regions_addr_15

]]></Node>
<StgValue><ssdm name="regions_load_7"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="12">
<![CDATA[
if.then10:92 %regions_1_load_7 = load i12 %regions_1_addr_8

]]></Node>
<StgValue><ssdm name="regions_1_load_7"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="12">
<![CDATA[
if.then10:106 %regions_2_load_4 = load i12 %regions_2_addr_12

]]></Node>
<StgValue><ssdm name="regions_2_load_4"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="12">
<![CDATA[
if.then10:107 %regions_3_load_4 = load i12 %regions_3_addr_4

]]></Node>
<StgValue><ssdm name="regions_3_load_4"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:108 %tmp_56 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_4, i32 %regions_3_load_4, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="12">
<![CDATA[
if.then10:109 %regions_2_load_5 = load i12 %regions_2_addr_13

]]></Node>
<StgValue><ssdm name="regions_2_load_5"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="12">
<![CDATA[
if.then10:110 %regions_3_load_5 = load i12 %regions_3_addr_5

]]></Node>
<StgValue><ssdm name="regions_3_load_5"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:111 %tmp_57 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_5, i32 %regions_3_load_5, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="12">
<![CDATA[
if.then10:112 %regions_2_load_6 = load i12 %regions_2_addr_14

]]></Node>
<StgValue><ssdm name="regions_2_load_6"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="12">
<![CDATA[
if.then10:113 %regions_3_load_6 = load i12 %regions_3_addr_6

]]></Node>
<StgValue><ssdm name="regions_3_load_6"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="12">
<![CDATA[
if.then10:115 %regions_2_load_7 = load i12 %regions_2_addr_15

]]></Node>
<StgValue><ssdm name="regions_2_load_7"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="12">
<![CDATA[
if.then10:116 %regions_3_load_7 = load i12 %regions_3_addr_7

]]></Node>
<StgValue><ssdm name="regions_3_load_7"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="12">
<![CDATA[
if.then10:130 %regions_4_load_4 = load i12 %regions_4_addr_12

]]></Node>
<StgValue><ssdm name="regions_4_load_4"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="12">
<![CDATA[
if.then10:131 %regions_5_load_4 = load i12 %regions_5_addr_4

]]></Node>
<StgValue><ssdm name="regions_5_load_4"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:132 %tmp_64 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_4, i32 %regions_5_load_4, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="12">
<![CDATA[
if.then10:133 %regions_4_load_5 = load i12 %regions_4_addr_13

]]></Node>
<StgValue><ssdm name="regions_4_load_5"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="12">
<![CDATA[
if.then10:134 %regions_5_load_5 = load i12 %regions_5_addr_5

]]></Node>
<StgValue><ssdm name="regions_5_load_5"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:135 %tmp_65 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_5, i32 %regions_5_load_5, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="12">
<![CDATA[
if.then10:136 %regions_4_load_6 = load i12 %regions_4_addr_14

]]></Node>
<StgValue><ssdm name="regions_4_load_6"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="12">
<![CDATA[
if.then10:137 %regions_5_load_6 = load i12 %regions_5_addr_6

]]></Node>
<StgValue><ssdm name="regions_5_load_6"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="12">
<![CDATA[
if.then10:139 %regions_4_load_7 = load i12 %regions_4_addr_15

]]></Node>
<StgValue><ssdm name="regions_4_load_7"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="12">
<![CDATA[
if.then10:140 %regions_5_load_7 = load i12 %regions_5_addr_7

]]></Node>
<StgValue><ssdm name="regions_5_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="365" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="12">
<![CDATA[
if.then10:88 %regions_load_6 = load i12 %regions_addr_14

]]></Node>
<StgValue><ssdm name="regions_load_6"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="12">
<![CDATA[
if.then10:89 %regions_1_load_6 = load i12 %regions_1_addr_7

]]></Node>
<StgValue><ssdm name="regions_1_load_6"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:90 %tmp_50 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_6, i32 %regions_1_load_6, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="12">
<![CDATA[
if.then10:91 %regions_load_7 = load i12 %regions_addr_15

]]></Node>
<StgValue><ssdm name="regions_load_7"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="12">
<![CDATA[
if.then10:92 %regions_1_load_7 = load i12 %regions_1_addr_8

]]></Node>
<StgValue><ssdm name="regions_1_load_7"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:93 %tmp_51 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_7, i32 %regions_1_load_7, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="12">
<![CDATA[
if.then10:112 %regions_2_load_6 = load i12 %regions_2_addr_14

]]></Node>
<StgValue><ssdm name="regions_2_load_6"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="12">
<![CDATA[
if.then10:113 %regions_3_load_6 = load i12 %regions_3_addr_6

]]></Node>
<StgValue><ssdm name="regions_3_load_6"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:114 %tmp_58 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_6, i32 %regions_3_load_6, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="12">
<![CDATA[
if.then10:115 %regions_2_load_7 = load i12 %regions_2_addr_15

]]></Node>
<StgValue><ssdm name="regions_2_load_7"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="12">
<![CDATA[
if.then10:116 %regions_3_load_7 = load i12 %regions_3_addr_7

]]></Node>
<StgValue><ssdm name="regions_3_load_7"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:117 %tmp_59 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_7, i32 %regions_3_load_7, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="12">
<![CDATA[
if.then10:136 %regions_4_load_6 = load i12 %regions_4_addr_14

]]></Node>
<StgValue><ssdm name="regions_4_load_6"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="12">
<![CDATA[
if.then10:137 %regions_5_load_6 = load i12 %regions_5_addr_6

]]></Node>
<StgValue><ssdm name="regions_5_load_6"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:138 %tmp_66 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_6, i32 %regions_5_load_6, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="12">
<![CDATA[
if.then10:139 %regions_4_load_7 = load i12 %regions_4_addr_15

]]></Node>
<StgValue><ssdm name="regions_4_load_7"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="12">
<![CDATA[
if.then10:140 %regions_5_load_7 = load i12 %regions_5_addr_7

]]></Node>
<StgValue><ssdm name="regions_5_load_7"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then10:141 %tmp_67 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_7, i32 %regions_5_load_7, i1 %trunc_ln648

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
if.then10:142 %bitcast_ln724 = bitcast i32 %tmp_44

]]></Node>
<StgValue><ssdm name="bitcast_ln724"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
if.then10:143 %bitcast_ln724_1 = bitcast i32 %tmp_45

]]></Node>
<StgValue><ssdm name="bitcast_ln724_1"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
if.then10:144 %bitcast_ln724_2 = bitcast i32 %tmp_46

]]></Node>
<StgValue><ssdm name="bitcast_ln724_2"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
if.then10:145 %bitcast_ln724_3 = bitcast i32 %tmp_47

]]></Node>
<StgValue><ssdm name="bitcast_ln724_3"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
if.then10:146 %bitcast_ln724_4 = bitcast i32 %tmp_48

]]></Node>
<StgValue><ssdm name="bitcast_ln724_4"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
if.then10:147 %bitcast_ln724_5 = bitcast i32 %tmp_49

]]></Node>
<StgValue><ssdm name="bitcast_ln724_5"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
if.then10:148 %bitcast_ln724_6 = bitcast i32 %tmp_50

]]></Node>
<StgValue><ssdm name="bitcast_ln724_6"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
if.then10:149 %bitcast_ln724_7 = bitcast i32 %tmp_51

]]></Node>
<StgValue><ssdm name="bitcast_ln724_7"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
if.then10:150 %bitcast_ln724_8 = bitcast i32 %tmp_52

]]></Node>
<StgValue><ssdm name="bitcast_ln724_8"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
if.then10:151 %bitcast_ln724_9 = bitcast i32 %tmp_53

]]></Node>
<StgValue><ssdm name="bitcast_ln724_9"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
if.then10:152 %bitcast_ln724_10 = bitcast i32 %tmp_54

]]></Node>
<StgValue><ssdm name="bitcast_ln724_10"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
if.then10:153 %bitcast_ln724_11 = bitcast i32 %tmp_55

]]></Node>
<StgValue><ssdm name="bitcast_ln724_11"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
if.then10:154 %bitcast_ln724_12 = bitcast i32 %tmp_56

]]></Node>
<StgValue><ssdm name="bitcast_ln724_12"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
if.then10:155 %bitcast_ln724_13 = bitcast i32 %tmp_57

]]></Node>
<StgValue><ssdm name="bitcast_ln724_13"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
if.then10:156 %bitcast_ln724_14 = bitcast i32 %tmp_58

]]></Node>
<StgValue><ssdm name="bitcast_ln724_14"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
if.then10:157 %bitcast_ln724_15 = bitcast i32 %tmp_59

]]></Node>
<StgValue><ssdm name="bitcast_ln724_15"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
if.then10:158 %bitcast_ln724_16 = bitcast i32 %tmp_60

]]></Node>
<StgValue><ssdm name="bitcast_ln724_16"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
if.then10:159 %bitcast_ln724_17 = bitcast i32 %tmp_61

]]></Node>
<StgValue><ssdm name="bitcast_ln724_17"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
if.then10:160 %bitcast_ln724_18 = bitcast i32 %tmp_62

]]></Node>
<StgValue><ssdm name="bitcast_ln724_18"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
if.then10:161 %bitcast_ln724_19 = bitcast i32 %tmp_63

]]></Node>
<StgValue><ssdm name="bitcast_ln724_19"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
if.then10:162 %bitcast_ln724_20 = bitcast i32 %tmp_64

]]></Node>
<StgValue><ssdm name="bitcast_ln724_20"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
if.then10:163 %bitcast_ln724_21 = bitcast i32 %tmp_65

]]></Node>
<StgValue><ssdm name="bitcast_ln724_21"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
if.then10:164 %bitcast_ln724_22 = bitcast i32 %tmp_66

]]></Node>
<StgValue><ssdm name="bitcast_ln724_22"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
if.then10:165 %bitcast_ln724_23 = bitcast i32 %tmp_67

]]></Node>
<StgValue><ssdm name="bitcast_ln724_23"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="768" op_0_bw="768" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32">
<![CDATA[
if.then10:166 %or_ln724_s = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln724_23, i32 %bitcast_ln724_22, i32 %bitcast_ln724_21, i32 %bitcast_ln724_20, i32 %bitcast_ln724_19, i32 %bitcast_ln724_18, i32 %bitcast_ln724_17, i32 %bitcast_ln724_16, i32 %bitcast_ln724_15, i32 %bitcast_ln724_14, i32 %bitcast_ln724_13, i32 %bitcast_ln724_12, i32 %bitcast_ln724_11, i32 %bitcast_ln724_10, i32 %bitcast_ln724_9, i32 %bitcast_ln724_8, i32 %bitcast_ln724_7, i32 %bitcast_ln724_6, i32 %bitcast_ln724_5, i32 %bitcast_ln724_4, i32 %bitcast_ln724_3, i32 %bitcast_ln724_2, i32 %bitcast_ln724_1, i32 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="or_ln724_s"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="768">
<![CDATA[
if.then10:167 %write_ln724 = write void @_ssdm_op_Write.ap_none.i768P0A, i768 %trainedRegion_o, i768 %or_ln724_s

]]></Node>
<StgValue><ssdm name="write_ln724"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
if.then10:171 %br_ln726 = br void %if.end21

]]></Node>
<StgValue><ssdm name="br_ln726"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="accel_mode_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
if.end21:0 %br_ln0 = br void %if.end22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0">
<![CDATA[
if.end22:0 %ret_ln728 = ret

]]></Node>
<StgValue><ssdm name="ret_ln728"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="412" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:2 %store_ln709 = store i32 %bitcast_ln709_2, i12 %regions_addr_2

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:3 %store_ln709 = store i32 %bitcast_ln709_3, i12 %regions_addr_3

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:10 %store_ln709 = store i32 %bitcast_ln709_10, i12 %regions_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:11 %store_ln709 = store i32 %bitcast_ln709_11, i12 %regions_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:18 %store_ln709 = store i32 %bitcast_ln709_18, i12 %regions_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:19 %store_ln709 = store i32 %bitcast_ln709_19, i12 %regions_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="418" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:4 %store_ln709 = store i32 %bitcast_ln709_4, i12 %regions_addr_4

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:5 %store_ln709 = store i32 %bitcast_ln709_5, i12 %regions_addr_5

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:12 %store_ln709 = store i32 %bitcast_ln709_12, i12 %regions_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:13 %store_ln709 = store i32 %bitcast_ln709_13, i12 %regions_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:20 %store_ln709 = store i32 %bitcast_ln709_20, i12 %regions_4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:21 %store_ln709 = store i32 %bitcast_ln709_21, i12 %regions_4_addr_5

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="424" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:6 %store_ln709 = store i32 %bitcast_ln709_6, i12 %regions_addr_6

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:7 %store_ln709 = store i32 %bitcast_ln709_7, i12 %regions_addr_7

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:14 %store_ln709 = store i32 %bitcast_ln709_14, i12 %regions_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:15 %store_ln709 = store i32 %bitcast_ln709_15, i12 %regions_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="428" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:22 %store_ln709 = store i32 %bitcast_ln709_22, i12 %regions_4_addr_6

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="429" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.0:23 %store_ln709 = store i32 %bitcast_ln709_23, i12 %regions_4_addr_7

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.2.781.case.0:24 %br_ln709 = br void %arrayidx52.2.781.exit

]]></Node>
<StgValue><ssdm name="br_ln709"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:6 %store_ln709 = store i32 %bitcast_ln709_6, i12 %regions_1_addr_14

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:7 %store_ln709 = store i32 %bitcast_ln709_7, i12 %regions_1_addr_15

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:14 %store_ln709 = store i32 %bitcast_ln709_14, i12 %regions_3_addr_14

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:15 %store_ln709 = store i32 %bitcast_ln709_15, i12 %regions_3_addr_15

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:22 %store_ln709 = store i32 %bitcast_ln709_22, i12 %regions_5_addr_14

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:23 %store_ln709 = store i32 %bitcast_ln709_23, i12 %regions_5_addr_15

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.2.781.case.1:24 %br_ln709 = br void %arrayidx52.2.781.exit

]]></Node>
<StgValue><ssdm name="br_ln709"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx52.2.781.exit:0 %n_regions_in_read = read i8 @_ssdm_op_Read.ap_none.i8P0A, i8 %n_regions_in

]]></Node>
<StgValue><ssdm name="n_regions_in_read"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx52.2.781.exit:1 %n_regions_V_addr_1 = getelementptr i8 %n_regions_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="n_regions_V_addr_1"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
arrayidx52.2.781.exit:2 %store_ln710 = store i8 %n_regions_in_read, i6 %n_regions_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln710"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.2.781.exit:3 %br_ln723 = br void %if.end22

]]></Node>
<StgValue><ssdm name="br_ln723"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="442" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:2 %store_ln709 = store i32 %bitcast_ln709_2, i12 %regions_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:3 %store_ln709 = store i32 %bitcast_ln709_3, i12 %regions_1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:10 %store_ln709 = store i32 %bitcast_ln709_10, i12 %regions_3_addr_10

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:11 %store_ln709 = store i32 %bitcast_ln709_11, i12 %regions_3_addr_11

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:18 %store_ln709 = store i32 %bitcast_ln709_18, i12 %regions_5_addr_10

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:19 %store_ln709 = store i32 %bitcast_ln709_19, i12 %regions_5_addr_11

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="448" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:4 %store_ln709 = store i32 %bitcast_ln709_4, i12 %regions_1_addr_12

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:5 %store_ln709 = store i32 %bitcast_ln709_5, i12 %regions_1_addr_13

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:12 %store_ln709 = store i32 %bitcast_ln709_12, i12 %regions_3_addr_12

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:13 %store_ln709 = store i32 %bitcast_ln709_13, i12 %regions_3_addr_13

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:20 %store_ln709 = store i32 %bitcast_ln709_20, i12 %regions_5_addr_12

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx52.2.781.case.1:21 %store_ln709 = store i32 %bitcast_ln709_21, i12 %regions_5_addr_13

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
