<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////home/rob/Data/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>board_6502.rpt</ascFile><devFile>/home/rob/Data/14.7/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>board_6502.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 6- 7-2023" design="board_6502" device="XC9572XL" eqnType="1" pkg="VQ44" speed="-10" status="1" statusStr="Successful" swVersion="P.20131013" time="  4:26PM" version="1.0"/><inputs id="DOT_CLK" userloc="P37"/><inputs id="RnW" userloc="P23"/><inputs id="PHI2CPU" userloc="P29"/><inputs id="PHI1CPU" userloc="P30"/><pin id="FB1_MC2_PIN39" pinnum="39"/><pin id="FB1_MC5_PIN40" pinnum="40"/><pin id="FB1_MC6_PIN41" pinnum="41" signal="nMWR" use="O"/><pin id="FB1_MC8_PIN42" pinnum="42" signal="nMRD" use="O"/><pin id="FB1_MC9_PIN43" pinnum="43"/><pin id="FB1_MC11_PIN44" pinnum="44" signal="PHI1" use="O"/><pin id="FB1_MC14_PIN1" pinnum="1" signal="PHI2" use="O"/><pin id="FB1_MC15_PIN2" pinnum="2" signal="RnWout" use="O"/><pin id="FB1_MC17_PIN3" pinnum="3"/><pin id="FB2_MC2_PIN29" pinnum="29" signal="PHI2CPU" use="I"/><pin id="FB2_MC5_PIN30" pinnum="30" signal="PHI1CPU" use="I"/><pin id="FB2_MC6_PIN31" pinnum="31" signal="nRAMWE" use="O"/><pin id="FB2_MC8_PIN32" pinnum="32" signal="nRAMCE" use="O"/><pin id="FB2_MC9_PIN33" pinnum="33"/><pin id="FB2_MC11_PIN34" pinnum="34" signal="PHI0CPU" use="O"/><pin id="FB2_MC14_PIN36" pinnum="36"/><pin id="FB2_MC15_PIN37" pinnum="37" signal="DOT_CLK" use="I"/><pin id="FB2_MC17_PIN38" pinnum="38"/><pin id="FB3_MC2_PIN5" pinnum="5"/><pin id="FB3_MC5_PIN6" pinnum="6"/><pin id="FB3_MC8_PIN7" pinnum="7"/><pin id="FB3_MC9_PIN8" pinnum="8"/><pin id="FB3_MC11_PIN12" pinnum="12"/><pin id="FB3_MC14_PIN13" pinnum="13"/><pin id="FB3_MC15_PIN14" pinnum="14"/><pin id="FB3_MC16_PIN18" pinnum="18"/><pin id="FB3_MC17_PIN16" pinnum="16"/><pin id="FB4_MC2_PIN19" pinnum="19"/><pin id="FB4_MC5_PIN20" pinnum="20"/><pin id="FB4_MC8_PIN21" pinnum="21"/><pin id="FB4_MC11_PIN22" pinnum="22" signal="DDIR" use="O"/><pin id="FB4_MC14_PIN23" pinnum="23" signal="RnW" use="I"/><pin id="FB4_MC15_PIN27" pinnum="27" signal="nDOE" use="O"/><pin id="FB4_MC17_PIN28" pinnum="28" signal="nAOE" use="O"/><fblock id="FB1" inputUse="4" pinUse="5"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN39"/><macrocell id="FB1_MC3"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN40"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN41" sigUse="2" signal="nMWR"><pterms pt1="FB1_6_1"/></macrocell><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN42" sigUse="2" signal="nMRD"><pterms pt1="FB1_8_1"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN43"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN44" sigUse="1" signal="PHI1"><pterms pt1="FB1_11_1"/></macrocell><macrocell id="FB1_MC12"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN1" sigUse="1" signal="PHI2"><pterms pt1="FB1_14_1"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN2" sigUse="1" signal="RnWout"><pterms pt1="FB1_15_1"/></macrocell><macrocell id="FB1_MC16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN3"/><macrocell id="FB1_MC18" sigUse="1" signal="clk_divider0_SPECSIG"><pterms pt1="FB1_18_1"/></macrocell><fbinput id="FB1_I1" signal="DOT_CLK"/><fbinput id="FB1_I2" signal="PHI1CPU"/><fbinput id="FB1_I3" signal="PHI2CPU"/><fbinput id="FB1_I4" signal="RnW"/><pterm id="FB1_6_1"><signal id="RnW" negated="ON"/><signal id="PHI2CPU"/></pterm><pterm id="FB1_8_1"><signal id="RnW"/><signal id="PHI2CPU"/></pterm><pterm id="FB1_11_1"><signal id="PHI1CPU"/></pterm><pterm id="FB1_14_1"><signal id="PHI2CPU"/></pterm><pterm id="FB1_15_1"><signal id="RnW"/></pterm><pterm id="FB1_18_1"><signal id="DOT_CLK"/></pterm><equation id="nMWR" negated="ON" userloc="P41"><d2><eq_pterm ptindx="FB1_6_1"/></d2></equation><equation id="nMRD" negated="ON" userloc="P42"><d2><eq_pterm ptindx="FB1_8_1"/></d2></equation><equation id="PHI1" userloc="P44"><d2><eq_pterm ptindx="FB1_11_1"/></d2></equation><equation id="PHI2" userloc="P1"><d2><eq_pterm ptindx="FB1_14_1"/></d2></equation><equation id="RnWout" userloc="P2"><d2><eq_pterm ptindx="FB1_15_1"/></d2></equation><equation id="clk_divider0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB1_18_1"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="3" pinUse="6"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN29"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN30"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN31" sigUse="0" signal="nRAMWE"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN32" sigUse="0" signal="nRAMCE"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN33"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN34" sigUse="3" signal="PHI0CPU"><pterms pt1="FB2_11_1" pt2="FB2_11_2"/></macrocell><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN36"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN37"/><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN38"/><macrocell id="FB2_MC18" sigUse="2" signal="clk_divider1_SPECSIG"><pterms pt1="FB2_18_1" pt2="FB2_18_2"/></macrocell><fbinput id="FB2_I1" signal="DOT_CLK"/><fbinput id="FB2_I2" signal="clk_divider0_SPECSIG"/><fbinput id="FB2_I3" signal="clk_divider1_SPECSIG"/><pterm id="FB2_11_1"><signal id="clk_divider0_SPECSIG"/><signal id="clk_divider1_SPECSIG"/></pterm><pterm id="FB2_11_2"><signal id="DOT_CLK"/></pterm><pterm id="FB2_18_1"><signal id="clk_divider0_SPECSIG"/></pterm><pterm id="FB2_18_2"><signal id="DOT_CLK"/></pterm><equation id="nRAMWE" userloc="P31"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="nRAMCE" userloc="P32"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="PHI0CPU" regUse="T" userloc="P34"><d2><eq_pterm ptindx="FB2_11_1"/></d2><clk><eq_pterm ptindx="FB2_11_2"/></clk><prld ptindx="GND"/></equation><equation id="clk_divider1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_18_1"/></d2><clk><eq_pterm ptindx="FB2_18_2"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB3" inputUse="0" pinUse="0"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN5"/><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN6"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN7"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN8"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN12"/><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN13"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN14"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN18"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN16"/><macrocell id="FB3_MC18"/></fblock><fblock id="FB4" inputUse="3" pinUse="4"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN19"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN20"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN21"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN22" sigUse="1" signal="DDIR"><pterms pt1="FB4_11_1"/></macrocell><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN23"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN27" sigUse="2" signal="nDOE"><pterms pt1="FB4_15_1"/></macrocell><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN28" sigUse="0" signal="nAOE"/><macrocell id="FB4_MC18"/><fbinput id="FB4_I1" signal="PHI0CPU"/><fbinput id="FB4_I2" signal="PHI2CPU"/><fbinput id="FB4_I3" signal="RnW"/><pterm id="FB4_11_1"><signal id="RnW"/></pterm><pterm id="FB4_15_1"><signal id="PHI0CPU" negated="ON"/><signal id="PHI2CPU" negated="ON"/></pterm><equation id="DDIR" userloc="P22"><d2><eq_pterm ptindx="FB4_11_1"/></d2></equation><equation id="nDOE" userloc="P27"><d2><eq_pterm ptindx="FB4_15_1"/></d2></equation><equation id="nAOE" userloc="P28"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'board_6502.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'CLK_in' based upon the LOC   constraint 'P43'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:1007 - Removing unused input(s) 'A&lt;10&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A&lt;11&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A&lt;12&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A&lt;13&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A&lt;14&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A&lt;15&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A&lt;8&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A&lt;9&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CLK_in'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CON0'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CON1'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CON2'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CS'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'MOSI'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'SCK'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'nHLT'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'nML'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="XC9572XL-10-VQ44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="clk_divider0_SPECSIG" value="clk_divider&lt;0&gt;"/><specSig signal="clk_divider1_SPECSIG" value="clk_divider&lt;1&gt;"/></document>
