// Generated by CIRCT 42e53322a
module avl_adxcvr_octet_swap(	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:2:3
  input         clk,	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:2:39
                reset,	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:2:53
                in_valid,	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:2:69
  input  [31:0] in_data,	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:2:88
  input  [3:0]  in_sof,	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:2:107
  input         out_ready,	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:2:124
  output        in_ready,	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:2:145
                out_valid,	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:2:164
  output [31:0] out_data,	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:2:184
  output [3:0]  out_sof	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:2:204
);

  wire [7:0] _in_data_7to0;	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:18:11
  wire [7:0] _in_data_15to8;	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:17:11
  wire [7:0] _in_data_23to16;	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:16:11
  wire [7:0] _in_data_31to24;	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:15:10
  assign _in_data_31to24 = in_data[31:24];	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:15:10
  assign _in_data_23to16 = in_data[23:16];	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:16:11
  assign _in_data_15to8 = in_data[15:8];	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:17:11
  assign _in_data_7to0 = in_data[7:0];	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:18:11
  assign in_ready = out_ready;	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:20:5
  assign out_valid = in_valid;	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:20:5
  assign out_data =
    {_in_data_7to0, 24'h0}
    | {8'h0,
       {_in_data_15to8, 16'h0}
         | {8'h0, {_in_data_23to16, 8'h0} | {8'h0, _in_data_31to24}}};	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:3:15, :4:14, :5:15, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10, :16:11, :17:11, :18:11, :20:5
  assign out_sof = {<<{in_sof}};	// /tmp/tmp.dfZlFYi7lK/4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.cleaned.mlir:19:11, :20:5
endmodule

