//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31057947
// Cuda compilation tools, release 11.6, V11.6.124
// Based on NVVM 7.0.1
//

.version 7.6
.target sm_52
.address_size 64

	// .globl	_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
;
// _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives has been demoted
.global .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};
.global .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_(
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_0,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_1,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_2,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_3,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_4,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_5,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_6,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_7,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_8,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_9,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_10,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_11,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_12,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_13,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_14,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_15,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_16,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_17,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_18,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_19,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_20,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_21,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_22,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_23,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_24,
	.param .f64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_25,
	.param .f64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_26,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_27,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_28,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_29,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_30,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_31,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_32,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_33,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_34,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_35,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_36,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_37,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_38,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_39,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_40,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_41,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_42,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_43,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_44,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_45
)
{
	.local .align 16 .b8 	__local_depot0[352];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<298>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<861>;
	.reg .f64 	%fd<2218>;
	.reg .b64 	%rd<574>;
	// demoted variable
	.shared .align 8 .b8 _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives[20736];

	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r326, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_4];
	ld.param.u32 	%r327, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_5];
	ld.param.u64 	%rd92, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_8];
	ld.param.f64 	%fd657, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_25];
	ld.param.f64 	%fd658, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_26];
	ld.param.u64 	%rd102, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_27];
	ld.param.u64 	%rd103, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_28];
	ld.param.u32 	%r332, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_43];
	ld.param.u64 	%rd111, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_44];
	ld.param.u64 	%rd112, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_45];
	add.u64 	%rd113, %SP, 32;
	add.u64 	%rd1, %SPL, 32;
	add.u64 	%rd122, %SP, 104;
	add.u64 	%rd10, %SPL, 104;
	add.u64 	%rd129, %SP, 0;
	add.u64 	%rd17, %SPL, 0;
	add.u64 	%rd130, %SP, 24;
	add.u64 	%rd18, %SPL, 24;
	add.u64 	%rd44, %SPL, 128;
	add.u64 	%rd45, %SPL, 140;
	add.u64 	%rd46, %SPL, 256;
	add.u64 	%rd47, %SPL, 280;
	mov.u32 	%r1, %tid.x;
	setp.lt.s32 	%p9, %r332, 1;
	@%p9 bra 	$L__BB0_7;

	mul.lo.s32 	%r2, %r1, %r332;
	and.b32  	%r770, %r332, 3;
	add.s32 	%r334, %r332, -1;
	setp.lt.u32 	%p10, %r334, 3;
	mov.u32 	%r768, 0;
	@%p10 bra 	$L__BB0_4;

	sub.s32 	%r767, %r332, %r770;
	mov.u64 	%rd160, 0;

$L__BB0_3:
	add.s32 	%r336, %r768, %r2;
	shl.b32 	%r337, %r336, 3;
	mov.u32 	%r338, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives;
	add.s32 	%r339, %r338, %r337;
	st.shared.u64 	[%r339], %rd160;
	st.shared.u64 	[%r339+8], %rd160;
	st.shared.u64 	[%r339+16], %rd160;
	st.shared.u64 	[%r339+24], %rd160;
	add.s32 	%r768, %r768, 4;
	add.s32 	%r767, %r767, -4;
	setp.ne.s32 	%p11, %r767, 0;
	@%p11 bra 	$L__BB0_3;

$L__BB0_4:
	setp.eq.s32 	%p12, %r770, 0;
	@%p12 bra 	$L__BB0_7;

	mov.u32 	%r342, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives;
	mov.u64 	%rd161, 0;

$L__BB0_6:
	.pragma "nounroll";
	add.s32 	%r340, %r768, %r2;
	shl.b32 	%r341, %r340, 3;
	add.s32 	%r343, %r342, %r341;
	st.shared.u64 	[%r343], %rd161;
	add.s32 	%r768, %r768, 1;
	add.s32 	%r770, %r770, -1;
	setp.ne.s32 	%p13, %r770, 0;
	@%p13 bra 	$L__BB0_6;

$L__BB0_7:
	cvt.rn.f64.s32 	%fd659, %r326;
	cvt.rn.f64.s32 	%fd660, %r327;
	div.rn.f64 	%fd661, %fd659, %fd660;
	cvt.rpi.f64.f64 	%fd662, %fd661;
	cvt.rzi.s32.f64 	%r14, %fd662;
	setp.lt.s32 	%p14, %r14, 1;
	@%p14 bra 	$L__BB0_383;

	mul.f64 	%fd663, %fd657, 0dBFE0000000000000;
	div.rn.f64 	%fd664, %fd657, %fd658;
	add.f64 	%fd665, %fd664, 0d3FF0000000000000;
	mul.f64 	%fd1, %fd663, %fd665;
	mul.f64 	%fd2, %fd663, 0d4010000000000000;
	div.rn.f64 	%fd666, %fd658, %fd657;
	add.f64 	%fd667, %fd666, 0d3FF0000000000000;
	mul.f64 	%fd668, %fd657, 0d3FE0000000000000;
	mul.f64 	%fd3, %fd668, %fd667;
	mov.u32 	%r771, 0;
	cvta.to.global.u64 	%rd214, %rd92;
	cvta.to.global.u64 	%rd222, %rd111;
	cvta.to.global.u64 	%rd225, %rd112;
	cvta.to.global.u64 	%rd245, %rd103;
	cvta.to.global.u64 	%rd79, %rd102;

$L__BB0_9:
	mov.u32 	%r751, %ntid.x;
	ld.param.u32 	%r750, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_4];
	mov.u32 	%r346, %ctaid.x;
	mad.lo.s32 	%r348, %r346, %r751, %r1;
	mad.lo.s32 	%r16, %r14, %r348, %r771;
	setp.ge.s32 	%p15, %r16, %r750;
	@%p15 bra 	$L__BB0_383;

	ld.param.u64 	%rd558, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_31];
	add.u64 	%rd556, %SPL, 240;
	ld.param.u32 	%r755, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_20];
	ld.param.u32 	%r754, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_17];
	ld.param.u32 	%r753, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_14];
	ld.param.u32 	%r752, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_11];
	ld.param.u64 	%rd555, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_19];
	ld.param.u64 	%rd554, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_16];
	add.u64 	%rd552, %SPL, 208;
	ld.param.u64 	%rd551, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_13];
	ld.param.u64 	%rd550, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_10];
	ld.param.u64 	%rd549, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_18];
	ld.param.u64 	%rd548, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_15];
	add.u64 	%rd546, %SPL, 176;
	ld.param.u64 	%rd545, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_12];
	ld.param.u64 	%rd544, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_9];
	ld.param.u64 	%rd543, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_35];
	ld.param.u64 	%rd542, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_34];
	add.u64 	%rd540, %SPL, 164;
	add.u64 	%rd538, %SPL, 152;
	ld.param.u64 	%rd537, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_30];
	ld.param.u64 	%rd536, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_32];
	ld.param.u64 	%rd535, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_33];
	ld.param.u64 	%rd534, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_7];
	ld.param.u64 	%rd533, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_6];
	mul.wide.s32 	%rd207, %r16, 2;
	add.s64 	%rd167, %rd533, %rd207;
	// begin inline asm
	ld.global.nc.u16 %rs1, [%rd167];
	// end inline asm
	add.s64 	%rd168, %rd534, %rd207;
	// begin inline asm
	ld.global.nc.u16 %rs2, [%rd168];
	// end inline asm
	cvt.u64.u16 	%rd53, %rs1;
	cvt.u32.u16 	%r361, %rs1;
	mul.wide.u32 	%rd208, %r361, 8;
	add.s64 	%rd169, %rd535, %rd208;
	// begin inline asm
	ld.global.nc.f64 %fd669, [%rd169];
	// end inline asm
	cvt.u64.u16 	%rd54, %rs2;
	cvt.u32.u16 	%r362, %rs2;
	mul.wide.u32 	%rd209, %r362, 8;
	add.s64 	%rd170, %rd535, %rd209;
	// begin inline asm
	ld.global.nc.f64 %fd670, [%rd170];
	// end inline asm
	mul.wide.u16 	%r363, %rs1, 3;
	mul.wide.u32 	%rd210, %r363, 8;
	add.s64 	%rd171, %rd536, %rd210;
	// begin inline asm
	ld.global.nc.f64 %fd671, [%rd171];
	// end inline asm
	add.s64 	%rd172, %rd171, 8;
	// begin inline asm
	ld.global.nc.f64 %fd672, [%rd172];
	// end inline asm
	add.s64 	%rd173, %rd171, 16;
	// begin inline asm
	ld.global.nc.f64 %fd673, [%rd173];
	// end inline asm
	mul.wide.u16 	%r364, %rs2, 3;
	mul.wide.u32 	%rd211, %r364, 8;
	add.s64 	%rd174, %rd536, %rd211;
	// begin inline asm
	ld.global.nc.f64 %fd674, [%rd174];
	// end inline asm
	add.s64 	%rd175, %rd174, 8;
	// begin inline asm
	ld.global.nc.f64 %fd675, [%rd175];
	// end inline asm
	add.s64 	%rd176, %rd174, 16;
	// begin inline asm
	ld.global.nc.f64 %fd676, [%rd176];
	// end inline asm
	mul.wide.s32 	%rd212, %r363, 4;
	add.s64 	%rd177, %rd537, %rd212;
	// begin inline asm
	ld.global.nc.s32 %r349, [%rd177];
	// end inline asm
	add.s64 	%rd178, %rd177, 4;
	// begin inline asm
	ld.global.nc.s32 %r350, [%rd178];
	// end inline asm
	add.s64 	%rd179, %rd177, 8;
	// begin inline asm
	ld.global.nc.s32 %r351, [%rd179];
	// end inline asm
	mul.wide.s32 	%rd213, %r364, 4;
	add.s64 	%rd180, %rd537, %rd213;
	// begin inline asm
	ld.global.nc.s32 %r352, [%rd180];
	// end inline asm
	add.s64 	%rd181, %rd180, 4;
	// begin inline asm
	ld.global.nc.s32 %r353, [%rd181];
	// end inline asm
	add.s64 	%rd182, %rd180, 8;
	// begin inline asm
	ld.global.nc.s32 %r354, [%rd182];
	// end inline asm
	st.local.u32 	[%rd538], %r349;
	st.local.u32 	[%rd538+4], %r350;
	st.local.u32 	[%rd538+8], %r351;
	st.local.u32 	[%rd540], %r352;
	st.local.u32 	[%rd540+4], %r353;
	st.local.u32 	[%rd540+8], %r354;
	add.s64 	%rd183, %rd542, %rd212;
	// begin inline asm
	ld.global.nc.s32 %r355, [%rd183];
	// end inline asm
	add.s64 	%rd184, %rd183, 4;
	// begin inline asm
	ld.global.nc.s32 %r356, [%rd184];
	// end inline asm
	add.s64 	%rd185, %rd183, 8;
	// begin inline asm
	ld.global.nc.s32 %r357, [%rd185];
	// end inline asm
	add.s64 	%rd186, %rd543, %rd213;
	// begin inline asm
	ld.global.nc.s32 %r358, [%rd186];
	// end inline asm
	add.s64 	%rd187, %rd186, 4;
	// begin inline asm
	ld.global.nc.s32 %r359, [%rd187];
	// end inline asm
	add.s64 	%rd188, %rd186, 8;
	// begin inline asm
	ld.global.nc.s32 %r360, [%rd188];
	// end inline asm
	st.local.v2.u64 	[%rd546], {%rd544, %rd545};
	st.local.v2.u64 	[%rd546+16], {%rd548, %rd549};
	st.local.v2.u64 	[%rd552], {%rd550, %rd551};
	st.local.v2.u64 	[%rd552+16], {%rd554, %rd555};
	st.local.v4.u32 	[%rd556], {%r752, %r753, %r754, %r755};
	mul.wide.s32 	%rd215, %r16, 4;
	add.s64 	%rd216, %rd214, %rd215;
	ld.global.u32 	%r365, [%rd216];
	mul.wide.s32 	%rd217, %r365, 8;
	add.s64 	%rd218, %rd546, %rd217;
	ld.local.u64 	%rd55, [%rd218];
	add.s64 	%rd219, %rd552, %rd217;
	ld.local.u64 	%rd56, [%rd219];
	mul.wide.s32 	%rd220, %r365, 4;
	add.s64 	%rd221, %rd556, %rd220;
	ld.local.u32 	%r17, [%rd221];
	mul.lo.s32 	%r366, %r16, 3;
	mul.wide.s32 	%rd223, %r366, 4;
	add.s64 	%rd224, %rd222, %rd223;
	add.s64 	%rd226, %rd225, %rd223;
	ld.global.u32 	%r367, [%rd226];
	ld.global.u32 	%r368, [%rd224];
	mul.wide.s32 	%rd227, %r368, 4;
	add.s64 	%rd228, %rd538, %rd227;
	ld.local.u32 	%r369, [%rd228];
	st.local.u32 	[%rd44], %r369;
	mul.wide.s32 	%rd229, %r367, 4;
	add.s64 	%rd230, %rd540, %rd229;
	ld.local.u32 	%r370, [%rd230];
	st.local.u32 	[%rd45], %r370;
	ld.global.u32 	%r371, [%rd226+4];
	ld.global.u32 	%r372, [%rd224+4];
	mul.wide.s32 	%rd231, %r372, 4;
	add.s64 	%rd232, %rd538, %rd231;
	ld.local.u32 	%r373, [%rd232];
	st.local.u32 	[%rd44+4], %r373;
	mul.wide.s32 	%rd233, %r371, 4;
	add.s64 	%rd234, %rd540, %rd233;
	ld.local.u32 	%r374, [%rd234];
	st.local.u32 	[%rd45+4], %r374;
	ld.global.u32 	%r375, [%rd226+8];
	ld.global.u32 	%r376, [%rd224+8];
	mul.wide.s32 	%rd235, %r376, 4;
	add.s64 	%rd236, %rd538, %rd235;
	ld.local.u32 	%r377, [%rd236];
	st.local.u32 	[%rd44+8], %r377;
	mul.wide.s32 	%rd237, %r375, 4;
	add.s64 	%rd238, %rd540, %rd237;
	ld.local.u32 	%r378, [%rd238];
	st.local.u32 	[%rd45+8], %r378;
	mul.lo.s32 	%r379, %r369, 3;
	mul.wide.s32 	%rd239, %r379, 8;
	add.s64 	%rd189, %rd558, %rd239;
	// begin inline asm
	ld.global.nc.f64 %fd677, [%rd189];
	// end inline asm
	add.s64 	%rd190, %rd189, 8;
	// begin inline asm
	ld.global.nc.f64 %fd678, [%rd190];
	// end inline asm
	add.s64 	%rd191, %rd189, 16;
	// begin inline asm
	ld.global.nc.f64 %fd679, [%rd191];
	// end inline asm
	mul.lo.s32 	%r380, %r373, 3;
	mul.wide.s32 	%rd240, %r380, 8;
	add.s64 	%rd192, %rd558, %rd240;
	// begin inline asm
	ld.global.nc.f64 %fd680, [%rd192];
	// end inline asm
	add.s64 	%rd193, %rd192, 8;
	// begin inline asm
	ld.global.nc.f64 %fd681, [%rd193];
	// end inline asm
	add.s64 	%rd194, %rd192, 16;
	// begin inline asm
	ld.global.nc.f64 %fd682, [%rd194];
	// end inline asm
	mul.lo.s32 	%r381, %r377, 3;
	mul.wide.s32 	%rd241, %r381, 8;
	add.s64 	%rd195, %rd558, %rd241;
	// begin inline asm
	ld.global.nc.f64 %fd683, [%rd195];
	// end inline asm
	add.s64 	%rd196, %rd195, 8;
	// begin inline asm
	ld.global.nc.f64 %fd684, [%rd196];
	// end inline asm
	add.s64 	%rd197, %rd195, 16;
	// begin inline asm
	ld.global.nc.f64 %fd685, [%rd197];
	// end inline asm
	mul.lo.s32 	%r382, %r370, 3;
	mul.wide.s32 	%rd242, %r382, 8;
	add.s64 	%rd198, %rd558, %rd242;
	// begin inline asm
	ld.global.nc.f64 %fd686, [%rd198];
	// end inline asm
	add.s64 	%rd199, %rd198, 8;
	// begin inline asm
	ld.global.nc.f64 %fd687, [%rd199];
	// end inline asm
	add.s64 	%rd200, %rd198, 16;
	// begin inline asm
	ld.global.nc.f64 %fd688, [%rd200];
	// end inline asm
	mul.lo.s32 	%r383, %r374, 3;
	mul.wide.s32 	%rd243, %r383, 8;
	add.s64 	%rd201, %rd558, %rd243;
	// begin inline asm
	ld.global.nc.f64 %fd689, [%rd201];
	// end inline asm
	add.s64 	%rd202, %rd201, 8;
	// begin inline asm
	ld.global.nc.f64 %fd690, [%rd202];
	// end inline asm
	add.s64 	%rd203, %rd201, 16;
	// begin inline asm
	ld.global.nc.f64 %fd691, [%rd203];
	// end inline asm
	mul.lo.s32 	%r384, %r378, 3;
	mul.wide.s32 	%rd244, %r384, 8;
	add.s64 	%rd204, %rd558, %rd244;
	// begin inline asm
	ld.global.nc.f64 %fd692, [%rd204];
	// end inline asm
	add.s64 	%rd205, %rd204, 8;
	// begin inline asm
	ld.global.nc.f64 %fd693, [%rd205];
	// end inline asm
	add.s64 	%rd206, %rd204, 16;
	// begin inline asm
	ld.global.nc.f64 %fd694, [%rd206];
	// end inline asm
	sub.f64 	%fd18, %fd680, %fd677;
	sub.f64 	%fd19, %fd681, %fd678;
	sub.f64 	%fd20, %fd682, %fd679;
	sub.f64 	%fd21, %fd683, %fd677;
	sub.f64 	%fd22, %fd684, %fd678;
	sub.f64 	%fd23, %fd685, %fd679;
	sub.f64 	%fd24, %fd689, %fd686;
	sub.f64 	%fd25, %fd690, %fd687;
	sub.f64 	%fd26, %fd691, %fd688;
	sub.f64 	%fd27, %fd692, %fd686;
	sub.f64 	%fd28, %fd693, %fd687;
	sub.f64 	%fd29, %fd694, %fd688;
	mul.f64 	%fd695, %fd20, %fd20;
	fma.rn.f64 	%fd696, %fd19, %fd19, %fd695;
	fma.rn.f64 	%fd697, %fd18, %fd18, %fd696;
	mul.f64 	%fd698, %fd20, %fd23;
	fma.rn.f64 	%fd699, %fd19, %fd22, %fd698;
	fma.rn.f64 	%fd700, %fd18, %fd21, %fd699;
	mul.f64 	%fd701, %fd23, %fd23;
	fma.rn.f64 	%fd702, %fd22, %fd22, %fd701;
	fma.rn.f64 	%fd703, %fd21, %fd21, %fd702;
	mul.f64 	%fd704, %fd26, %fd26;
	fma.rn.f64 	%fd705, %fd25, %fd25, %fd704;
	fma.rn.f64 	%fd706, %fd24, %fd24, %fd705;
	mul.f64 	%fd707, %fd26, %fd29;
	fma.rn.f64 	%fd708, %fd25, %fd28, %fd707;
	fma.rn.f64 	%fd709, %fd24, %fd27, %fd708;
	mul.f64 	%fd710, %fd29, %fd29;
	fma.rn.f64 	%fd711, %fd28, %fd28, %fd710;
	fma.rn.f64 	%fd712, %fd27, %fd27, %fd711;
	mul.f64 	%fd713, %fd697, %fd703;
	mul.f64 	%fd714, %fd700, %fd700;
	sub.f64 	%fd715, %fd713, %fd714;
	mul.f64 	%fd716, %fd706, %fd712;
	mul.f64 	%fd717, %fd709, %fd709;
	sub.f64 	%fd718, %fd716, %fd717;
	neg.f64 	%fd719, %fd700;
	neg.f64 	%fd720, %fd709;
	div.rn.f64 	%fd721, %fd703, %fd715;
	div.rn.f64 	%fd722, %fd719, %fd715;
	div.rn.f64 	%fd723, %fd697, %fd715;
	div.rn.f64 	%fd724, %fd712, %fd718;
	div.rn.f64 	%fd725, %fd720, %fd718;
	div.rn.f64 	%fd726, %fd706, %fd718;
	mul.f64 	%fd727, %fd21, %fd722;
	fma.rn.f64 	%fd30, %fd18, %fd721, %fd727;
	mul.f64 	%fd728, %fd22, %fd722;
	fma.rn.f64 	%fd31, %fd19, %fd721, %fd728;
	mul.f64 	%fd729, %fd23, %fd722;
	fma.rn.f64 	%fd32, %fd20, %fd721, %fd729;
	mul.f64 	%fd730, %fd21, %fd723;
	fma.rn.f64 	%fd33, %fd18, %fd722, %fd730;
	mul.f64 	%fd731, %fd22, %fd723;
	fma.rn.f64 	%fd34, %fd19, %fd722, %fd731;
	mul.f64 	%fd732, %fd23, %fd723;
	fma.rn.f64 	%fd35, %fd20, %fd722, %fd732;
	mul.f64 	%fd733, %fd27, %fd725;
	fma.rn.f64 	%fd36, %fd24, %fd724, %fd733;
	mul.f64 	%fd734, %fd28, %fd725;
	fma.rn.f64 	%fd37, %fd25, %fd724, %fd734;
	mul.f64 	%fd735, %fd29, %fd725;
	fma.rn.f64 	%fd38, %fd26, %fd724, %fd735;
	mul.f64 	%fd736, %fd27, %fd726;
	fma.rn.f64 	%fd39, %fd24, %fd725, %fd736;
	mul.f64 	%fd737, %fd28, %fd726;
	fma.rn.f64 	%fd40, %fd25, %fd725, %fd737;
	mul.f64 	%fd738, %fd29, %fd726;
	fma.rn.f64 	%fd41, %fd26, %fd725, %fd738;
	setp.lt.s32 	%p16, %r17, 1;
	@%p16 bra 	$L__BB0_382;

	shl.b64 	%rd246, %rd53, 3;
	add.s64 	%rd57, %rd245, %rd246;
	shl.b64 	%rd247, %rd54, 3;
	add.s64 	%rd58, %rd245, %rd247;
	mov.u32 	%r772, 0;

$L__BB0_12:
	shl.b32 	%r386, %r772, 2;
	mul.wide.s32 	%rd252, %r386, 8;
	add.s64 	%rd248, %rd56, %rd252;
	// begin inline asm
	ld.global.nc.f64 %fd739, [%rd248];
	// end inline asm
	or.b32  	%r387, %r386, 1;
	mul.wide.s32 	%rd253, %r387, 8;
	add.s64 	%rd249, %rd56, %rd253;
	// begin inline asm
	ld.global.nc.f64 %fd740, [%rd249];
	// end inline asm
	fma.rn.f64 	%fd743, %fd18, %fd739, %fd677;
	fma.rn.f64 	%fd42, %fd21, %fd740, %fd743;
	fma.rn.f64 	%fd744, %fd19, %fd739, %fd678;
	fma.rn.f64 	%fd43, %fd22, %fd740, %fd744;
	fma.rn.f64 	%fd745, %fd20, %fd739, %fd679;
	fma.rn.f64 	%fd44, %fd23, %fd740, %fd745;
	or.b32  	%r388, %r386, 2;
	mul.wide.s32 	%rd254, %r388, 8;
	add.s64 	%rd250, %rd56, %rd254;
	// begin inline asm
	ld.global.nc.f64 %fd741, [%rd250];
	// end inline asm
	or.b32  	%r389, %r386, 3;
	mul.wide.s32 	%rd255, %r389, 8;
	add.s64 	%rd251, %rd56, %rd255;
	// begin inline asm
	ld.global.nc.f64 %fd742, [%rd251];
	// end inline asm
	fma.rn.f64 	%fd746, %fd24, %fd741, %fd686;
	fma.rn.f64 	%fd45, %fd27, %fd742, %fd746;
	fma.rn.f64 	%fd747, %fd25, %fd741, %fd687;
	fma.rn.f64 	%fd46, %fd28, %fd742, %fd747;
	fma.rn.f64 	%fd748, %fd26, %fd741, %fd688;
	fma.rn.f64 	%fd47, %fd29, %fd742, %fd748;
	@%p9 bra 	$L__BB0_381;

	mul.wide.s32 	%rd256, %r772, 8;
	add.s64 	%rd63, %rd55, %rd256;
	mov.u32 	%r773, 0;

$L__BB0_14:
	sub.f64 	%fd2005, %fd47, %fd44;
	mul.f64 	%fd2004, %fd2005, %fd2005;
	sub.f64 	%fd2003, %fd46, %fd43;
	fma.rn.f64 	%fd2002, %fd2003, %fd2003, %fd2004;
	sub.f64 	%fd2001, %fd45, %fd42;
	fma.rn.f64 	%fd2000, %fd2001, %fd2001, %fd2002;
	ld.param.u64 	%rd559, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_42];
	// begin inline asm
	ld.global.nc.f64 %fd751, [%rd63];
	// end inline asm
	shl.b32 	%r395, %r773, 2;
	mul.wide.s32 	%rd263, %r395, 4;
	add.s64 	%rd258, %rd559, %rd263;
	// begin inline asm
	ld.global.nc.s32 %r391, [%rd258];
	// end inline asm
	or.b32  	%r396, %r395, 1;
	mul.wide.s32 	%rd264, %r396, 4;
	add.s64 	%rd259, %rd559, %rd264;
	// begin inline asm
	ld.global.nc.s32 %r392, [%rd259];
	// end inline asm
	or.b32  	%r397, %r395, 2;
	mul.wide.s32 	%rd265, %r397, 4;
	add.s64 	%rd260, %rd559, %rd265;
	// begin inline asm
	ld.global.nc.s32 %r393, [%rd260];
	// end inline asm
	or.b32  	%r398, %r395, 3;
	mul.wide.s32 	%rd266, %r398, 4;
	add.s64 	%rd261, %rd559, %rd266;
	// begin inline asm
	ld.global.nc.s32 %r394, [%rd261];
	// end inline asm
	sqrt.rn.f64 	%fd53, %fd2000;
	mov.u64 	%rd267, 0;
	st.local.u64 	[%rd1], %rd267;
	st.local.u64 	[%rd1+8], %rd267;
	st.local.u64 	[%rd1+16], %rd267;
	cvt.rn.f64.s32 	%fd54, %r391;
	mul.f64 	%fd2044, %fd42, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r399, %temp}, %fd2044;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r774}, %fd2044;
	}
	and.b32  	%r400, %r774, 2147483647;
	setp.ne.s32 	%p18, %r400, 2146435072;
	setp.ne.s32 	%p19, %r399, 0;
	or.pred  	%p20, %p19, %p18;
	@%p20 bra 	$L__BB0_16;

	mov.f64 	%fd752, 0d0000000000000000;
	mul.rn.f64 	%fd2044, %fd2044, %fd752;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r774}, %fd2044;
	}

$L__BB0_16:
	mul.f64 	%fd753, %fd2044, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r775, %fd753;
	st.local.u32 	[%rd17], %r775;
	cvt.rn.f64.s32 	%fd754, %r775;
	neg.f64 	%fd755, %fd754;
	mov.f64 	%fd756, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd757, %fd755, %fd756, %fd2044;
	mov.f64 	%fd758, 0d3C91A62633145C00;
	fma.rn.f64 	%fd759, %fd755, %fd758, %fd757;
	mov.f64 	%fd760, 0d397B839A252049C0;
	fma.rn.f64 	%fd2045, %fd755, %fd760, %fd759;
	and.b32  	%r401, %r774, 2145386496;
	setp.lt.u32 	%p21, %r401, 1105199104;
	@%p21 bra 	$L__BB0_18;

	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2044;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd129;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2045, [retval0+0];
	} // callseq 0
	ld.local.u32 	%r775, [%rd17];

$L__BB0_18:
	add.s32 	%r29, %r775, 1;
	and.b32  	%r402, %r29, 1;
	shl.b32 	%r403, %r29, 3;
	and.b32  	%r404, %r403, 8;
	setp.eq.s32 	%p22, %r402, 0;
	selp.f64 	%fd761, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p22;
	mul.wide.s32 	%rd272, %r404, 8;
	mov.u64 	%rd273, __cudart_sin_cos_coeffs;
	add.s64 	%rd274, %rd273, %rd272;
	ld.global.nc.f64 	%fd762, [%rd274+8];
	mul.rn.f64 	%fd61, %fd2045, %fd2045;
	fma.rn.f64 	%fd763, %fd761, %fd61, %fd762;
	ld.global.nc.f64 	%fd764, [%rd274+16];
	fma.rn.f64 	%fd765, %fd763, %fd61, %fd764;
	ld.global.nc.f64 	%fd766, [%rd274+24];
	fma.rn.f64 	%fd767, %fd765, %fd61, %fd766;
	ld.global.nc.f64 	%fd768, [%rd274+32];
	fma.rn.f64 	%fd769, %fd767, %fd61, %fd768;
	ld.global.nc.f64 	%fd770, [%rd274+40];
	fma.rn.f64 	%fd771, %fd769, %fd61, %fd770;
	ld.global.nc.f64 	%fd772, [%rd274+48];
	fma.rn.f64 	%fd62, %fd771, %fd61, %fd772;
	fma.rn.f64 	%fd2047, %fd62, %fd2045, %fd2045;
	@%p22 bra 	$L__BB0_20;

	mov.f64 	%fd773, 0d3FF0000000000000;
	fma.rn.f64 	%fd2047, %fd62, %fd61, %fd773;

$L__BB0_20:
	and.b32  	%r405, %r29, 2;
	setp.eq.s32 	%p23, %r405, 0;
	@%p23 bra 	$L__BB0_22;

	mov.f64 	%fd774, 0d0000000000000000;
	mov.f64 	%fd775, 0dBFF0000000000000;
	fma.rn.f64 	%fd2047, %fd2047, %fd775, %fd774;

$L__BB0_22:
	cvt.rn.f64.s32 	%fd68, %r392;
	mul.f64 	%fd2048, %fd43, %fd68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r406, %temp}, %fd2048;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r776}, %fd2048;
	}
	and.b32  	%r407, %r776, 2147483647;
	setp.ne.s32 	%p24, %r407, 2146435072;
	setp.ne.s32 	%p25, %r406, 0;
	or.pred  	%p26, %p25, %p24;
	@%p26 bra 	$L__BB0_24;

	mov.f64 	%fd776, 0d0000000000000000;
	mul.rn.f64 	%fd2048, %fd2048, %fd776;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r776}, %fd2048;
	}

$L__BB0_24:
	mul.f64 	%fd777, %fd2048, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r777, %fd777;
	st.local.u32 	[%rd17], %r777;
	cvt.rn.f64.s32 	%fd778, %r777;
	neg.f64 	%fd779, %fd778;
	fma.rn.f64 	%fd781, %fd779, %fd756, %fd2048;
	fma.rn.f64 	%fd783, %fd779, %fd758, %fd781;
	fma.rn.f64 	%fd2049, %fd779, %fd760, %fd783;
	and.b32  	%r408, %r776, 2145386496;
	setp.lt.u32 	%p27, %r408, 1105199104;
	@%p27 bra 	$L__BB0_26;

	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2048;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd129;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2049, [retval0+0];
	} // callseq 1
	ld.local.u32 	%r777, [%rd17];

$L__BB0_26:
	add.s32 	%r36, %r777, 1;
	and.b32  	%r409, %r36, 1;
	shl.b32 	%r410, %r36, 3;
	and.b32  	%r411, %r410, 8;
	setp.eq.s32 	%p28, %r409, 0;
	selp.f64 	%fd785, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p28;
	mul.wide.s32 	%rd279, %r411, 8;
	add.s64 	%rd281, %rd273, %rd279;
	ld.global.nc.f64 	%fd786, [%rd281+8];
	mul.rn.f64 	%fd75, %fd2049, %fd2049;
	fma.rn.f64 	%fd787, %fd785, %fd75, %fd786;
	ld.global.nc.f64 	%fd788, [%rd281+16];
	fma.rn.f64 	%fd789, %fd787, %fd75, %fd788;
	ld.global.nc.f64 	%fd790, [%rd281+24];
	fma.rn.f64 	%fd791, %fd789, %fd75, %fd790;
	ld.global.nc.f64 	%fd792, [%rd281+32];
	fma.rn.f64 	%fd793, %fd791, %fd75, %fd792;
	ld.global.nc.f64 	%fd794, [%rd281+40];
	fma.rn.f64 	%fd795, %fd793, %fd75, %fd794;
	ld.global.nc.f64 	%fd796, [%rd281+48];
	fma.rn.f64 	%fd76, %fd795, %fd75, %fd796;
	fma.rn.f64 	%fd2051, %fd76, %fd2049, %fd2049;
	@%p28 bra 	$L__BB0_28;

	mov.f64 	%fd797, 0d3FF0000000000000;
	fma.rn.f64 	%fd2051, %fd76, %fd75, %fd797;

$L__BB0_28:
	and.b32  	%r412, %r36, 2;
	setp.eq.s32 	%p29, %r412, 0;
	@%p29 bra 	$L__BB0_30;

	mov.f64 	%fd798, 0d0000000000000000;
	mov.f64 	%fd799, 0dBFF0000000000000;
	fma.rn.f64 	%fd2051, %fd2051, %fd799, %fd798;

$L__BB0_30:
	mul.f64 	%fd82, %fd2047, %fd2051;
	cvt.rn.f64.s32 	%fd83, %r393;
	mul.f64 	%fd2052, %fd44, %fd83;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r413, %temp}, %fd2052;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r778}, %fd2052;
	}
	and.b32  	%r414, %r778, 2147483647;
	setp.ne.s32 	%p30, %r414, 2146435072;
	setp.ne.s32 	%p31, %r413, 0;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	$L__BB0_32;

	mov.f64 	%fd800, 0d0000000000000000;
	mul.rn.f64 	%fd2052, %fd2052, %fd800;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r778}, %fd2052;
	}

$L__BB0_32:
	mul.f64 	%fd801, %fd2052, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r779, %fd801;
	st.local.u32 	[%rd10], %r779;
	cvt.rn.f64.s32 	%fd802, %r779;
	neg.f64 	%fd803, %fd802;
	fma.rn.f64 	%fd805, %fd803, %fd756, %fd2052;
	fma.rn.f64 	%fd807, %fd803, %fd758, %fd805;
	fma.rn.f64 	%fd2053, %fd803, %fd760, %fd807;
	and.b32  	%r415, %r778, 2145386496;
	setp.lt.u32 	%p33, %r415, 1105199104;
	@%p33 bra 	$L__BB0_34;

	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2052;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2053, [retval0+0];
	} // callseq 2
	ld.local.u32 	%r779, [%rd10];

$L__BB0_34:
	add.s32 	%r43, %r779, 1;
	and.b32  	%r416, %r43, 1;
	shl.b32 	%r417, %r43, 3;
	and.b32  	%r418, %r417, 8;
	setp.eq.s32 	%p34, %r416, 0;
	selp.f64 	%fd809, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p34;
	mul.wide.s32 	%rd286, %r418, 8;
	add.s64 	%rd288, %rd273, %rd286;
	ld.global.nc.f64 	%fd810, [%rd288+8];
	mul.rn.f64 	%fd90, %fd2053, %fd2053;
	fma.rn.f64 	%fd811, %fd809, %fd90, %fd810;
	ld.global.nc.f64 	%fd812, [%rd288+16];
	fma.rn.f64 	%fd813, %fd811, %fd90, %fd812;
	ld.global.nc.f64 	%fd814, [%rd288+24];
	fma.rn.f64 	%fd815, %fd813, %fd90, %fd814;
	ld.global.nc.f64 	%fd816, [%rd288+32];
	fma.rn.f64 	%fd817, %fd815, %fd90, %fd816;
	ld.global.nc.f64 	%fd818, [%rd288+40];
	fma.rn.f64 	%fd819, %fd817, %fd90, %fd818;
	ld.global.nc.f64 	%fd820, [%rd288+48];
	fma.rn.f64 	%fd91, %fd819, %fd90, %fd820;
	fma.rn.f64 	%fd2055, %fd91, %fd2053, %fd2053;
	@%p34 bra 	$L__BB0_36;

	mov.f64 	%fd821, 0d3FF0000000000000;
	fma.rn.f64 	%fd2055, %fd91, %fd90, %fd821;

$L__BB0_36:
	and.b32  	%r419, %r43, 2;
	setp.eq.s32 	%p35, %r419, 0;
	@%p35 bra 	$L__BB0_38;

	mov.f64 	%fd822, 0d0000000000000000;
	mov.f64 	%fd823, 0dBFF0000000000000;
	fma.rn.f64 	%fd2055, %fd2055, %fd823, %fd822;

$L__BB0_38:
	mov.u64 	%rd569, 0;
	cvt.s64.s32 	%rd70, %r394;
	mul.wide.s32 	%rd292, %r394, 8;
	add.s64 	%rd293, %rd1, %rd292;
	mul.f64 	%fd824, %fd82, %fd2055;
	st.local.f64 	[%rd293], %fd824;
	st.local.u64 	[%rd17], %rd569;
	st.local.u64 	[%rd17+8], %rd569;
	st.local.u64 	[%rd17+16], %rd569;
	mul.f64 	%fd2056, %fd45, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r420, %temp}, %fd2056;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r780}, %fd2056;
	}
	and.b32  	%r421, %r780, 2147483647;
	setp.ne.s32 	%p36, %r421, 2146435072;
	setp.ne.s32 	%p37, %r420, 0;
	or.pred  	%p38, %p37, %p36;
	@%p38 bra 	$L__BB0_40;

	mov.f64 	%fd825, 0d0000000000000000;
	mul.rn.f64 	%fd2056, %fd2056, %fd825;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r780}, %fd2056;
	}

$L__BB0_40:
	mul.f64 	%fd826, %fd2056, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r781, %fd826;
	st.local.u32 	[%rd10], %r781;
	cvt.rn.f64.s32 	%fd827, %r781;
	neg.f64 	%fd828, %fd827;
	fma.rn.f64 	%fd830, %fd828, %fd756, %fd2056;
	fma.rn.f64 	%fd832, %fd828, %fd758, %fd830;
	fma.rn.f64 	%fd2057, %fd828, %fd760, %fd832;
	and.b32  	%r422, %r780, 2145386496;
	setp.lt.u32 	%p39, %r422, 1105199104;
	@%p39 bra 	$L__BB0_42;

	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2056;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2057, [retval0+0];
	} // callseq 3
	ld.local.u32 	%r781, [%rd10];

$L__BB0_42:
	add.s32 	%r50, %r781, 1;
	and.b32  	%r423, %r50, 1;
	shl.b32 	%r424, %r50, 3;
	and.b32  	%r425, %r424, 8;
	setp.eq.s32 	%p40, %r423, 0;
	selp.f64 	%fd834, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p40;
	mul.wide.s32 	%rd299, %r425, 8;
	add.s64 	%rd301, %rd273, %rd299;
	ld.global.nc.f64 	%fd835, [%rd301+8];
	mul.rn.f64 	%fd103, %fd2057, %fd2057;
	fma.rn.f64 	%fd836, %fd834, %fd103, %fd835;
	ld.global.nc.f64 	%fd837, [%rd301+16];
	fma.rn.f64 	%fd838, %fd836, %fd103, %fd837;
	ld.global.nc.f64 	%fd839, [%rd301+24];
	fma.rn.f64 	%fd840, %fd838, %fd103, %fd839;
	ld.global.nc.f64 	%fd841, [%rd301+32];
	fma.rn.f64 	%fd842, %fd840, %fd103, %fd841;
	ld.global.nc.f64 	%fd843, [%rd301+40];
	fma.rn.f64 	%fd844, %fd842, %fd103, %fd843;
	ld.global.nc.f64 	%fd845, [%rd301+48];
	fma.rn.f64 	%fd104, %fd844, %fd103, %fd845;
	fma.rn.f64 	%fd2059, %fd104, %fd2057, %fd2057;
	@%p40 bra 	$L__BB0_44;

	mov.f64 	%fd846, 0d3FF0000000000000;
	fma.rn.f64 	%fd2059, %fd104, %fd103, %fd846;

$L__BB0_44:
	and.b32  	%r426, %r50, 2;
	setp.eq.s32 	%p41, %r426, 0;
	@%p41 bra 	$L__BB0_46;

	mov.f64 	%fd847, 0d0000000000000000;
	mov.f64 	%fd848, 0dBFF0000000000000;
	fma.rn.f64 	%fd2059, %fd2059, %fd848, %fd847;

$L__BB0_46:
	mul.f64 	%fd2060, %fd46, %fd68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r427, %temp}, %fd2060;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r782}, %fd2060;
	}
	and.b32  	%r428, %r782, 2147483647;
	setp.ne.s32 	%p42, %r428, 2146435072;
	setp.ne.s32 	%p43, %r427, 0;
	or.pred  	%p44, %p43, %p42;
	@%p44 bra 	$L__BB0_48;

	mov.f64 	%fd849, 0d0000000000000000;
	mul.rn.f64 	%fd2060, %fd2060, %fd849;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r782}, %fd2060;
	}

$L__BB0_48:
	mul.f64 	%fd850, %fd2060, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r783, %fd850;
	st.local.u32 	[%rd10], %r783;
	cvt.rn.f64.s32 	%fd851, %r783;
	neg.f64 	%fd852, %fd851;
	fma.rn.f64 	%fd854, %fd852, %fd756, %fd2060;
	fma.rn.f64 	%fd856, %fd852, %fd758, %fd854;
	fma.rn.f64 	%fd2061, %fd852, %fd760, %fd856;
	and.b32  	%r429, %r782, 2145386496;
	setp.lt.u32 	%p45, %r429, 1105199104;
	@%p45 bra 	$L__BB0_50;

	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2060;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2061, [retval0+0];
	} // callseq 4
	ld.local.u32 	%r783, [%rd10];

$L__BB0_50:
	add.s32 	%r57, %r783, 1;
	and.b32  	%r430, %r57, 1;
	shl.b32 	%r431, %r57, 3;
	and.b32  	%r432, %r431, 8;
	setp.eq.s32 	%p46, %r430, 0;
	selp.f64 	%fd858, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p46;
	mul.wide.s32 	%rd306, %r432, 8;
	add.s64 	%rd308, %rd273, %rd306;
	ld.global.nc.f64 	%fd859, [%rd308+8];
	mul.rn.f64 	%fd116, %fd2061, %fd2061;
	fma.rn.f64 	%fd860, %fd858, %fd116, %fd859;
	ld.global.nc.f64 	%fd861, [%rd308+16];
	fma.rn.f64 	%fd862, %fd860, %fd116, %fd861;
	ld.global.nc.f64 	%fd863, [%rd308+24];
	fma.rn.f64 	%fd864, %fd862, %fd116, %fd863;
	ld.global.nc.f64 	%fd865, [%rd308+32];
	fma.rn.f64 	%fd866, %fd864, %fd116, %fd865;
	ld.global.nc.f64 	%fd867, [%rd308+40];
	fma.rn.f64 	%fd868, %fd866, %fd116, %fd867;
	ld.global.nc.f64 	%fd869, [%rd308+48];
	fma.rn.f64 	%fd117, %fd868, %fd116, %fd869;
	fma.rn.f64 	%fd2063, %fd117, %fd2061, %fd2061;
	@%p46 bra 	$L__BB0_52;

	mov.f64 	%fd870, 0d3FF0000000000000;
	fma.rn.f64 	%fd2063, %fd117, %fd116, %fd870;

$L__BB0_52:
	and.b32  	%r433, %r57, 2;
	setp.eq.s32 	%p47, %r433, 0;
	@%p47 bra 	$L__BB0_54;

	mov.f64 	%fd871, 0d0000000000000000;
	mov.f64 	%fd872, 0dBFF0000000000000;
	fma.rn.f64 	%fd2063, %fd2063, %fd872, %fd871;

$L__BB0_54:
	mul.f64 	%fd123, %fd2059, %fd2063;
	mul.f64 	%fd2064, %fd47, %fd83;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r434, %temp}, %fd2064;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r784}, %fd2064;
	}
	and.b32  	%r435, %r784, 2147483647;
	setp.ne.s32 	%p48, %r435, 2146435072;
	setp.ne.s32 	%p49, %r434, 0;
	or.pred  	%p50, %p49, %p48;
	@%p50 bra 	$L__BB0_56;

	mov.f64 	%fd873, 0d0000000000000000;
	mul.rn.f64 	%fd2064, %fd2064, %fd873;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r784}, %fd2064;
	}

$L__BB0_56:
	mul.f64 	%fd874, %fd2064, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r785, %fd874;
	st.local.u32 	[%rd10], %r785;
	cvt.rn.f64.s32 	%fd875, %r785;
	neg.f64 	%fd876, %fd875;
	fma.rn.f64 	%fd878, %fd876, %fd756, %fd2064;
	fma.rn.f64 	%fd880, %fd876, %fd758, %fd878;
	fma.rn.f64 	%fd2065, %fd876, %fd760, %fd880;
	and.b32  	%r436, %r784, 2145386496;
	setp.lt.u32 	%p51, %r436, 1105199104;
	@%p51 bra 	$L__BB0_58;

	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2064;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2065, [retval0+0];
	} // callseq 5
	ld.local.u32 	%r785, [%rd10];

$L__BB0_58:
	add.s32 	%r64, %r785, 1;
	and.b32  	%r437, %r64, 1;
	shl.b32 	%r438, %r64, 3;
	and.b32  	%r439, %r438, 8;
	setp.eq.s32 	%p52, %r437, 0;
	selp.f64 	%fd882, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p52;
	mul.wide.s32 	%rd313, %r439, 8;
	add.s64 	%rd315, %rd273, %rd313;
	ld.global.nc.f64 	%fd883, [%rd315+8];
	mul.rn.f64 	%fd130, %fd2065, %fd2065;
	fma.rn.f64 	%fd884, %fd882, %fd130, %fd883;
	ld.global.nc.f64 	%fd885, [%rd315+16];
	fma.rn.f64 	%fd886, %fd884, %fd130, %fd885;
	ld.global.nc.f64 	%fd887, [%rd315+24];
	fma.rn.f64 	%fd888, %fd886, %fd130, %fd887;
	ld.global.nc.f64 	%fd889, [%rd315+32];
	fma.rn.f64 	%fd890, %fd888, %fd130, %fd889;
	ld.global.nc.f64 	%fd891, [%rd315+40];
	fma.rn.f64 	%fd892, %fd890, %fd130, %fd891;
	ld.global.nc.f64 	%fd893, [%rd315+48];
	fma.rn.f64 	%fd131, %fd892, %fd130, %fd893;
	fma.rn.f64 	%fd2067, %fd131, %fd2065, %fd2065;
	@%p52 bra 	$L__BB0_60;

	mov.f64 	%fd894, 0d3FF0000000000000;
	fma.rn.f64 	%fd2067, %fd131, %fd130, %fd894;

$L__BB0_60:
	and.b32  	%r440, %r64, 2;
	setp.eq.s32 	%p53, %r440, 0;
	@%p53 bra 	$L__BB0_62;

	mov.f64 	%fd895, 0d0000000000000000;
	mov.f64 	%fd896, 0dBFF0000000000000;
	fma.rn.f64 	%fd2067, %fd2067, %fd896, %fd895;

$L__BB0_62:
	add.f64 	%fd2040, %fd669, %fd669;
	add.f64 	%fd2022, %fd670, %fd670;
	sub.f64 	%fd2021, %fd45, %fd42;
	sub.f64 	%fd2020, %fd46, %fd43;
	sub.f64 	%fd2019, %fd47, %fd44;
	shl.b64 	%rd318, %rd70, 3;
	add.s64 	%rd319, %rd17, %rd318;
	mul.f64 	%fd897, %fd123, %fd2067;
	st.local.f64 	[%rd319], %fd897;
	ld.local.f64 	%fd898, [%rd17];
	ld.local.f64 	%fd899, [%rd1];
	sub.f64 	%fd900, %fd899, %fd898;
	ld.local.f64 	%fd901, [%rd17+8];
	ld.local.f64 	%fd902, [%rd1+8];
	sub.f64 	%fd903, %fd902, %fd901;
	ld.local.f64 	%fd904, [%rd17+16];
	ld.local.f64 	%fd905, [%rd1+16];
	sub.f64 	%fd906, %fd905, %fd904;
	mul.f64 	%fd907, %fd2019, %fd906;
	fma.rn.f64 	%fd908, %fd2020, %fd903, %fd907;
	fma.rn.f64 	%fd909, %fd2021, %fd900, %fd908;
	div.rn.f64 	%fd910, %fd909, 0d402921FB54442D18;
	mul.f64 	%fd911, %fd53, %fd53;
	mul.f64 	%fd137, %fd53, %fd911;
	div.rn.f64 	%fd912, %fd910, %fd137;
	mul.f64 	%fd913, %fd2040, %fd751;
	mul.f64 	%fd914, %fd913, %fd912;
	mul.f64 	%fd915, %fd2022, %fd914;
	ld.global.f64 	%fd916, [%rd57];
	mul.f64 	%fd917, %fd1, %fd916;
	mul.f64 	%fd918, %fd917, %fd915;
	ld.global.f64 	%fd919, [%rd58];
	mad.lo.s32 	%r443, %r1, %r332, %r773;
	shl.b32 	%r444, %r443, 3;
	mov.u32 	%r445, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives;
	add.s32 	%r65, %r445, %r444;
	ld.shared.f64 	%fd920, [%r65];
	mov.u32 	%r786, 0;
	fma.rn.f64 	%fd921, %fd919, %fd918, %fd920;
	st.shared.f64 	[%r65], %fd921;
	mov.f64 	%fd922, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd140, %fd922, %fd53;

$L__BB0_63:
	add.f64 	%fd2023, %fd670, %fd670;
	mov.u64 	%rd570, 0;
	shl.b32 	%r758, %r772, 2;
	or.b32  	%r757, %r758, 3;
	mul.wide.s32 	%rd563, %r757, 8;
	add.s64 	%rd562, %rd56, %rd563;
	or.b32  	%r756, %r758, 2;
	mul.wide.s32 	%rd561, %r756, 8;
	add.s64 	%rd560, %rd56, %rd561;
	mov.u32 	%r450, 3;
	sub.s32 	%r451, %r450, %r786;
	mul.hi.s32 	%r452, %r451, 1431655766;
	shr.u32 	%r453, %r452, 31;
	add.s32 	%r454, %r452, %r453;
	mul.lo.s32 	%r455, %r454, 3;
	sub.s32 	%r456, %r451, %r455;
	add.s32 	%r457, %r456, -1;
	cvt.rn.f64.s32 	%fd928, %r457;
	add.s32 	%r458, %r786, -1;
	cvt.rn.f64.s32 	%fd929, %r458;
	mul.f64 	%fd930, %fd36, %fd928;
	fma.rn.f64 	%fd931, %fd39, %fd929, %fd930;
	mul.f64 	%fd932, %fd37, %fd928;
	fma.rn.f64 	%fd933, %fd40, %fd929, %fd932;
	mul.f64 	%fd934, %fd38, %fd928;
	fma.rn.f64 	%fd935, %fd41, %fd929, %fd934;
	mul.f64 	%fd936, %fd675, %fd935;
	mul.f64 	%fd937, %fd676, %fd933;
	sub.f64 	%fd938, %fd936, %fd937;
	mul.f64 	%fd939, %fd676, %fd931;
	mul.f64 	%fd940, %fd674, %fd935;
	sub.f64 	%fd941, %fd939, %fd940;
	mul.f64 	%fd942, %fd674, %fd933;
	mul.f64 	%fd943, %fd675, %fd931;
	sub.f64 	%fd944, %fd942, %fd943;
	mul.f64 	%fd141, %fd2023, %fd938;
	mul.f64 	%fd142, %fd2023, %fd941;
	mul.f64 	%fd143, %fd2023, %fd944;
	// begin inline asm
	ld.global.nc.f64 %fd923, [%rd560];
	// end inline asm
	mov.f64 	%fd945, 0d3FF0000000000000;
	sub.f64 	%fd946, %fd945, %fd923;
	// begin inline asm
	ld.global.nc.f64 %fd924, [%rd562];
	// end inline asm
	sub.f64 	%fd947, %fd946, %fd924;
	// begin inline asm
	ld.global.nc.f64 %fd925, [%rd560];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd926, [%rd562];
	// end inline asm
	mul.f64 	%fd948, %fd2023, %fd947;
	st.local.f64 	[%rd46], %fd948;
	mul.f64 	%fd949, %fd2023, %fd925;
	st.local.f64 	[%rd46+8], %fd949;
	mul.f64 	%fd950, %fd2023, %fd926;
	st.local.f64 	[%rd46+16], %fd950;
	// begin inline asm
	ld.global.nc.f64 %fd927, [%rd63];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r446, [%rd258];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r447, [%rd259];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r448, [%rd260];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r449, [%rd261];
	// end inline asm
	st.local.u64 	[%rd1], %rd570;
	st.local.u64 	[%rd1+8], %rd570;
	st.local.u64 	[%rd1+16], %rd570;
	cvt.rn.f64.s32 	%fd145, %r446;
	mul.f64 	%fd2068, %fd45, %fd145;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r459, %temp}, %fd2068;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r787}, %fd2068;
	}
	and.b32  	%r460, %r787, 2147483647;
	setp.ne.s32 	%p54, %r460, 2146435072;
	setp.ne.s32 	%p55, %r459, 0;
	or.pred  	%p56, %p55, %p54;
	@%p56 bra 	$L__BB0_65;

	mov.f64 	%fd951, 0d0000000000000000;
	mul.rn.f64 	%fd2068, %fd2068, %fd951;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r787}, %fd2068;
	}

$L__BB0_65:
	mul.f64 	%fd952, %fd2068, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r788, %fd952;
	st.local.u32 	[%rd10], %r788;
	cvt.rn.f64.s32 	%fd953, %r788;
	neg.f64 	%fd954, %fd953;
	fma.rn.f64 	%fd956, %fd954, %fd756, %fd2068;
	fma.rn.f64 	%fd958, %fd954, %fd758, %fd956;
	fma.rn.f64 	%fd2069, %fd954, %fd760, %fd958;
	and.b32  	%r461, %r787, 2145386496;
	setp.lt.u32 	%p57, %r461, 1105199104;
	@%p57 bra 	$L__BB0_67;

	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2068;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2069, [retval0+0];
	} // callseq 6
	ld.local.u32 	%r788, [%rd10];

$L__BB0_67:
	add.s32 	%r76, %r788, 1;
	and.b32  	%r462, %r76, 1;
	shl.b32 	%r463, %r76, 3;
	and.b32  	%r464, %r463, 8;
	setp.eq.s32 	%p58, %r462, 0;
	selp.f64 	%fd960, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p58;
	mul.wide.s32 	%rd331, %r464, 8;
	add.s64 	%rd333, %rd273, %rd331;
	ld.global.nc.f64 	%fd961, [%rd333+8];
	mul.rn.f64 	%fd152, %fd2069, %fd2069;
	fma.rn.f64 	%fd962, %fd960, %fd152, %fd961;
	ld.global.nc.f64 	%fd963, [%rd333+16];
	fma.rn.f64 	%fd964, %fd962, %fd152, %fd963;
	ld.global.nc.f64 	%fd965, [%rd333+24];
	fma.rn.f64 	%fd966, %fd964, %fd152, %fd965;
	ld.global.nc.f64 	%fd967, [%rd333+32];
	fma.rn.f64 	%fd968, %fd966, %fd152, %fd967;
	ld.global.nc.f64 	%fd969, [%rd333+40];
	fma.rn.f64 	%fd970, %fd968, %fd152, %fd969;
	ld.global.nc.f64 	%fd971, [%rd333+48];
	fma.rn.f64 	%fd153, %fd970, %fd152, %fd971;
	fma.rn.f64 	%fd2071, %fd153, %fd2069, %fd2069;
	@%p58 bra 	$L__BB0_69;

	fma.rn.f64 	%fd2071, %fd153, %fd152, %fd945;

$L__BB0_69:
	and.b32  	%r465, %r76, 2;
	setp.eq.s32 	%p59, %r465, 0;
	@%p59 bra 	$L__BB0_71;

	mov.f64 	%fd973, 0d0000000000000000;
	mov.f64 	%fd974, 0dBFF0000000000000;
	fma.rn.f64 	%fd2071, %fd2071, %fd974, %fd973;

$L__BB0_71:
	cvt.rn.f64.s32 	%fd159, %r447;
	mul.f64 	%fd2072, %fd46, %fd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r466, %temp}, %fd2072;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r789}, %fd2072;
	}
	and.b32  	%r467, %r789, 2147483647;
	setp.ne.s32 	%p60, %r467, 2146435072;
	setp.ne.s32 	%p61, %r466, 0;
	or.pred  	%p62, %p61, %p60;
	@%p62 bra 	$L__BB0_73;

	mov.f64 	%fd975, 0d0000000000000000;
	mul.rn.f64 	%fd2072, %fd2072, %fd975;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r789}, %fd2072;
	}

$L__BB0_73:
	mul.f64 	%fd976, %fd2072, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r790, %fd976;
	st.local.u32 	[%rd10], %r790;
	cvt.rn.f64.s32 	%fd977, %r790;
	neg.f64 	%fd978, %fd977;
	fma.rn.f64 	%fd980, %fd978, %fd756, %fd2072;
	fma.rn.f64 	%fd982, %fd978, %fd758, %fd980;
	fma.rn.f64 	%fd2073, %fd978, %fd760, %fd982;
	and.b32  	%r468, %r789, 2145386496;
	setp.lt.u32 	%p63, %r468, 1105199104;
	@%p63 bra 	$L__BB0_75;

	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2072;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2073, [retval0+0];
	} // callseq 7
	ld.local.u32 	%r790, [%rd10];

$L__BB0_75:
	add.s32 	%r83, %r790, 1;
	and.b32  	%r469, %r83, 1;
	shl.b32 	%r470, %r83, 3;
	and.b32  	%r471, %r470, 8;
	setp.eq.s32 	%p64, %r469, 0;
	selp.f64 	%fd984, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p64;
	mul.wide.s32 	%rd335, %r471, 8;
	add.s64 	%rd337, %rd273, %rd335;
	ld.global.nc.f64 	%fd985, [%rd337+8];
	mul.rn.f64 	%fd166, %fd2073, %fd2073;
	fma.rn.f64 	%fd986, %fd984, %fd166, %fd985;
	ld.global.nc.f64 	%fd987, [%rd337+16];
	fma.rn.f64 	%fd988, %fd986, %fd166, %fd987;
	ld.global.nc.f64 	%fd989, [%rd337+24];
	fma.rn.f64 	%fd990, %fd988, %fd166, %fd989;
	ld.global.nc.f64 	%fd991, [%rd337+32];
	fma.rn.f64 	%fd992, %fd990, %fd166, %fd991;
	ld.global.nc.f64 	%fd993, [%rd337+40];
	fma.rn.f64 	%fd994, %fd992, %fd166, %fd993;
	ld.global.nc.f64 	%fd995, [%rd337+48];
	fma.rn.f64 	%fd167, %fd994, %fd166, %fd995;
	fma.rn.f64 	%fd2075, %fd167, %fd2073, %fd2073;
	@%p64 bra 	$L__BB0_77;

	fma.rn.f64 	%fd2075, %fd167, %fd166, %fd945;

$L__BB0_77:
	and.b32  	%r472, %r83, 2;
	setp.eq.s32 	%p65, %r472, 0;
	@%p65 bra 	$L__BB0_79;

	mov.f64 	%fd997, 0d0000000000000000;
	mov.f64 	%fd998, 0dBFF0000000000000;
	fma.rn.f64 	%fd2075, %fd2075, %fd998, %fd997;

$L__BB0_79:
	mul.f64 	%fd173, %fd2071, %fd2075;
	cvt.rn.f64.s32 	%fd174, %r448;
	mul.f64 	%fd2076, %fd47, %fd174;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r473, %temp}, %fd2076;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r791}, %fd2076;
	}
	and.b32  	%r474, %r791, 2147483647;
	setp.ne.s32 	%p66, %r474, 2146435072;
	setp.ne.s32 	%p67, %r473, 0;
	or.pred  	%p68, %p67, %p66;
	@%p68 bra 	$L__BB0_81;

	mov.f64 	%fd999, 0d0000000000000000;
	mul.rn.f64 	%fd2076, %fd2076, %fd999;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r791}, %fd2076;
	}

$L__BB0_81:
	mul.f64 	%fd1000, %fd2076, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r792, %fd1000;
	st.local.u32 	[%rd10], %r792;
	cvt.rn.f64.s32 	%fd1001, %r792;
	neg.f64 	%fd1002, %fd1001;
	fma.rn.f64 	%fd1004, %fd1002, %fd756, %fd2076;
	fma.rn.f64 	%fd1006, %fd1002, %fd758, %fd1004;
	fma.rn.f64 	%fd2077, %fd1002, %fd760, %fd1006;
	and.b32  	%r475, %r791, 2145386496;
	setp.lt.u32 	%p69, %r475, 1105199104;
	@%p69 bra 	$L__BB0_83;

	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2076;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2077, [retval0+0];
	} // callseq 8
	ld.local.u32 	%r792, [%rd10];

$L__BB0_83:
	add.s32 	%r90, %r792, 1;
	and.b32  	%r476, %r90, 1;
	shl.b32 	%r477, %r90, 3;
	and.b32  	%r478, %r477, 8;
	setp.eq.s32 	%p70, %r476, 0;
	selp.f64 	%fd1008, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p70;
	mul.wide.s32 	%rd339, %r478, 8;
	add.s64 	%rd341, %rd273, %rd339;
	ld.global.nc.f64 	%fd1009, [%rd341+8];
	mul.rn.f64 	%fd181, %fd2077, %fd2077;
	fma.rn.f64 	%fd1010, %fd1008, %fd181, %fd1009;
	ld.global.nc.f64 	%fd1011, [%rd341+16];
	fma.rn.f64 	%fd1012, %fd1010, %fd181, %fd1011;
	ld.global.nc.f64 	%fd1013, [%rd341+24];
	fma.rn.f64 	%fd1014, %fd1012, %fd181, %fd1013;
	ld.global.nc.f64 	%fd1015, [%rd341+32];
	fma.rn.f64 	%fd1016, %fd1014, %fd181, %fd1015;
	ld.global.nc.f64 	%fd1017, [%rd341+40];
	fma.rn.f64 	%fd1018, %fd1016, %fd181, %fd1017;
	ld.global.nc.f64 	%fd1019, [%rd341+48];
	fma.rn.f64 	%fd182, %fd1018, %fd181, %fd1019;
	fma.rn.f64 	%fd2079, %fd182, %fd2077, %fd2077;
	@%p70 bra 	$L__BB0_85;

	fma.rn.f64 	%fd2079, %fd182, %fd181, %fd945;

$L__BB0_85:
	and.b32  	%r479, %r90, 2;
	setp.eq.s32 	%p71, %r479, 0;
	@%p71 bra 	$L__BB0_87;

	mov.f64 	%fd1021, 0d0000000000000000;
	mov.f64 	%fd1022, 0dBFF0000000000000;
	fma.rn.f64 	%fd2079, %fd2079, %fd1022, %fd1021;

$L__BB0_87:
	mov.u64 	%rd571, 0;
	cvt.s64.s32 	%rd72, %r449;
	mul.wide.s32 	%rd342, %r449, 8;
	add.s64 	%rd343, %rd1, %rd342;
	mul.f64 	%fd1023, %fd173, %fd2079;
	st.local.f64 	[%rd343], %fd1023;
	st.local.u64 	[%rd17], %rd571;
	st.local.u64 	[%rd17+8], %rd571;
	st.local.u64 	[%rd17+16], %rd571;
	mul.f64 	%fd2080, %fd42, %fd145;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r480, %temp}, %fd2080;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r793}, %fd2080;
	}
	and.b32  	%r481, %r793, 2147483647;
	setp.ne.s32 	%p72, %r481, 2146435072;
	setp.ne.s32 	%p73, %r480, 0;
	or.pred  	%p74, %p73, %p72;
	@%p74 bra 	$L__BB0_89;

	mov.f64 	%fd1024, 0d0000000000000000;
	mul.rn.f64 	%fd2080, %fd2080, %fd1024;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r793}, %fd2080;
	}

$L__BB0_89:
	mul.f64 	%fd1025, %fd2080, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r794, %fd1025;
	st.local.u32 	[%rd10], %r794;
	cvt.rn.f64.s32 	%fd1026, %r794;
	neg.f64 	%fd1027, %fd1026;
	fma.rn.f64 	%fd1029, %fd1027, %fd756, %fd2080;
	fma.rn.f64 	%fd1031, %fd1027, %fd758, %fd1029;
	fma.rn.f64 	%fd2081, %fd1027, %fd760, %fd1031;
	and.b32  	%r482, %r793, 2145386496;
	setp.lt.u32 	%p75, %r482, 1105199104;
	@%p75 bra 	$L__BB0_91;

	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2080;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2081, [retval0+0];
	} // callseq 9
	ld.local.u32 	%r794, [%rd10];

$L__BB0_91:
	add.s32 	%r97, %r794, 1;
	and.b32  	%r483, %r97, 1;
	shl.b32 	%r484, %r97, 3;
	and.b32  	%r485, %r484, 8;
	setp.eq.s32 	%p76, %r483, 0;
	selp.f64 	%fd1033, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p76;
	mul.wide.s32 	%rd346, %r485, 8;
	add.s64 	%rd348, %rd273, %rd346;
	ld.global.nc.f64 	%fd1034, [%rd348+8];
	mul.rn.f64 	%fd194, %fd2081, %fd2081;
	fma.rn.f64 	%fd1035, %fd1033, %fd194, %fd1034;
	ld.global.nc.f64 	%fd1036, [%rd348+16];
	fma.rn.f64 	%fd1037, %fd1035, %fd194, %fd1036;
	ld.global.nc.f64 	%fd1038, [%rd348+24];
	fma.rn.f64 	%fd1039, %fd1037, %fd194, %fd1038;
	ld.global.nc.f64 	%fd1040, [%rd348+32];
	fma.rn.f64 	%fd1041, %fd1039, %fd194, %fd1040;
	ld.global.nc.f64 	%fd1042, [%rd348+40];
	fma.rn.f64 	%fd1043, %fd1041, %fd194, %fd1042;
	ld.global.nc.f64 	%fd1044, [%rd348+48];
	fma.rn.f64 	%fd195, %fd1043, %fd194, %fd1044;
	fma.rn.f64 	%fd2083, %fd195, %fd2081, %fd2081;
	@%p76 bra 	$L__BB0_93;

	fma.rn.f64 	%fd2083, %fd195, %fd194, %fd945;

$L__BB0_93:
	and.b32  	%r486, %r97, 2;
	setp.eq.s32 	%p77, %r486, 0;
	@%p77 bra 	$L__BB0_95;

	mov.f64 	%fd1046, 0d0000000000000000;
	mov.f64 	%fd1047, 0dBFF0000000000000;
	fma.rn.f64 	%fd2083, %fd2083, %fd1047, %fd1046;

$L__BB0_95:
	mul.f64 	%fd2084, %fd43, %fd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r487, %temp}, %fd2084;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r795}, %fd2084;
	}
	and.b32  	%r488, %r795, 2147483647;
	setp.ne.s32 	%p78, %r488, 2146435072;
	setp.ne.s32 	%p79, %r487, 0;
	or.pred  	%p80, %p79, %p78;
	@%p80 bra 	$L__BB0_97;

	mov.f64 	%fd1048, 0d0000000000000000;
	mul.rn.f64 	%fd2084, %fd2084, %fd1048;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r795}, %fd2084;
	}

$L__BB0_97:
	mul.f64 	%fd1049, %fd2084, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r796, %fd1049;
	st.local.u32 	[%rd10], %r796;
	cvt.rn.f64.s32 	%fd1050, %r796;
	neg.f64 	%fd1051, %fd1050;
	fma.rn.f64 	%fd1053, %fd1051, %fd756, %fd2084;
	fma.rn.f64 	%fd1055, %fd1051, %fd758, %fd1053;
	fma.rn.f64 	%fd2085, %fd1051, %fd760, %fd1055;
	and.b32  	%r489, %r795, 2145386496;
	setp.lt.u32 	%p81, %r489, 1105199104;
	@%p81 bra 	$L__BB0_99;

	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2084;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2085, [retval0+0];
	} // callseq 10
	ld.local.u32 	%r796, [%rd10];

$L__BB0_99:
	add.s32 	%r104, %r796, 1;
	and.b32  	%r490, %r104, 1;
	shl.b32 	%r491, %r104, 3;
	and.b32  	%r492, %r491, 8;
	setp.eq.s32 	%p82, %r490, 0;
	selp.f64 	%fd1057, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p82;
	mul.wide.s32 	%rd350, %r492, 8;
	add.s64 	%rd352, %rd273, %rd350;
	ld.global.nc.f64 	%fd1058, [%rd352+8];
	mul.rn.f64 	%fd207, %fd2085, %fd2085;
	fma.rn.f64 	%fd1059, %fd1057, %fd207, %fd1058;
	ld.global.nc.f64 	%fd1060, [%rd352+16];
	fma.rn.f64 	%fd1061, %fd1059, %fd207, %fd1060;
	ld.global.nc.f64 	%fd1062, [%rd352+24];
	fma.rn.f64 	%fd1063, %fd1061, %fd207, %fd1062;
	ld.global.nc.f64 	%fd1064, [%rd352+32];
	fma.rn.f64 	%fd1065, %fd1063, %fd207, %fd1064;
	ld.global.nc.f64 	%fd1066, [%rd352+40];
	fma.rn.f64 	%fd1067, %fd1065, %fd207, %fd1066;
	ld.global.nc.f64 	%fd1068, [%rd352+48];
	fma.rn.f64 	%fd208, %fd1067, %fd207, %fd1068;
	fma.rn.f64 	%fd2087, %fd208, %fd2085, %fd2085;
	@%p82 bra 	$L__BB0_101;

	fma.rn.f64 	%fd2087, %fd208, %fd207, %fd945;

$L__BB0_101:
	and.b32  	%r493, %r104, 2;
	setp.eq.s32 	%p83, %r493, 0;
	@%p83 bra 	$L__BB0_103;

	mov.f64 	%fd1070, 0d0000000000000000;
	mov.f64 	%fd1071, 0dBFF0000000000000;
	fma.rn.f64 	%fd2087, %fd2087, %fd1071, %fd1070;

$L__BB0_103:
	mul.f64 	%fd214, %fd2083, %fd2087;
	mul.f64 	%fd2088, %fd44, %fd174;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r494, %temp}, %fd2088;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r797}, %fd2088;
	}
	and.b32  	%r495, %r797, 2147483647;
	setp.ne.s32 	%p84, %r495, 2146435072;
	setp.ne.s32 	%p85, %r494, 0;
	or.pred  	%p86, %p85, %p84;
	@%p86 bra 	$L__BB0_105;

	mov.f64 	%fd1072, 0d0000000000000000;
	mul.rn.f64 	%fd2088, %fd2088, %fd1072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r797}, %fd2088;
	}

$L__BB0_105:
	mul.f64 	%fd1073, %fd2088, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r798, %fd1073;
	st.local.u32 	[%rd10], %r798;
	cvt.rn.f64.s32 	%fd1074, %r798;
	neg.f64 	%fd1075, %fd1074;
	fma.rn.f64 	%fd1077, %fd1075, %fd756, %fd2088;
	fma.rn.f64 	%fd1079, %fd1075, %fd758, %fd1077;
	fma.rn.f64 	%fd2089, %fd1075, %fd760, %fd1079;
	and.b32  	%r496, %r797, 2145386496;
	setp.lt.u32 	%p87, %r496, 1105199104;
	@%p87 bra 	$L__BB0_107;

	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2088;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2089, [retval0+0];
	} // callseq 11
	ld.local.u32 	%r798, [%rd10];

$L__BB0_107:
	add.s32 	%r111, %r798, 1;
	and.b32  	%r497, %r111, 1;
	shl.b32 	%r498, %r111, 3;
	and.b32  	%r499, %r498, 8;
	setp.eq.s32 	%p88, %r497, 0;
	selp.f64 	%fd1081, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p88;
	mul.wide.s32 	%rd354, %r499, 8;
	add.s64 	%rd356, %rd273, %rd354;
	ld.global.nc.f64 	%fd1082, [%rd356+8];
	mul.rn.f64 	%fd221, %fd2089, %fd2089;
	fma.rn.f64 	%fd1083, %fd1081, %fd221, %fd1082;
	ld.global.nc.f64 	%fd1084, [%rd356+16];
	fma.rn.f64 	%fd1085, %fd1083, %fd221, %fd1084;
	ld.global.nc.f64 	%fd1086, [%rd356+24];
	fma.rn.f64 	%fd1087, %fd1085, %fd221, %fd1086;
	ld.global.nc.f64 	%fd1088, [%rd356+32];
	fma.rn.f64 	%fd1089, %fd1087, %fd221, %fd1088;
	ld.global.nc.f64 	%fd1090, [%rd356+40];
	fma.rn.f64 	%fd1091, %fd1089, %fd221, %fd1090;
	ld.global.nc.f64 	%fd1092, [%rd356+48];
	fma.rn.f64 	%fd222, %fd1091, %fd221, %fd1092;
	fma.rn.f64 	%fd2091, %fd222, %fd2089, %fd2089;
	@%p88 bra 	$L__BB0_109;

	fma.rn.f64 	%fd2091, %fd222, %fd221, %fd945;

$L__BB0_109:
	and.b32  	%r500, %r111, 2;
	setp.eq.s32 	%p89, %r500, 0;
	@%p89 bra 	$L__BB0_111;

	mov.f64 	%fd1094, 0d0000000000000000;
	mov.f64 	%fd1095, 0dBFF0000000000000;
	fma.rn.f64 	%fd2091, %fd2091, %fd1095, %fd1094;

$L__BB0_111:
	sub.f64 	%fd2026, %fd45, %fd42;
	sub.f64 	%fd2025, %fd46, %fd43;
	sub.f64 	%fd2024, %fd47, %fd44;
	shl.b64 	%rd357, %rd72, 3;
	add.s64 	%rd358, %rd17, %rd357;
	mul.f64 	%fd1096, %fd214, %fd2091;
	st.local.f64 	[%rd358], %fd1096;
	ld.local.f64 	%fd1097, [%rd17];
	ld.local.f64 	%fd1098, [%rd1];
	sub.f64 	%fd1099, %fd1098, %fd1097;
	ld.local.f64 	%fd1100, [%rd17+8];
	ld.local.f64 	%fd1101, [%rd1+8];
	sub.f64 	%fd1102, %fd1101, %fd1100;
	ld.local.f64 	%fd1103, [%rd17+16];
	ld.local.f64 	%fd1104, [%rd1+16];
	sub.f64 	%fd1105, %fd1104, %fd1103;
	mul.f64 	%fd1106, %fd2024, %fd1105;
	fma.rn.f64 	%fd1107, %fd2025, %fd1102, %fd1106;
	fma.rn.f64 	%fd228, %fd2026, %fd1099, %fd1107;
	mov.f64 	%fd1108, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r112}, %fd1108;
	}
	and.b32  	%r113, %r112, 2146435072;
	setp.eq.s32 	%p90, %r113, 1074790400;
	abs.f64 	%fd229, %fd53;
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd229;
	.param .b64 param1;
	st.param.f64 	[param1+0], %fd1108;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2093, [retval0+0];
	} // callseq 12
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd53;
	}
	setp.lt.s32 	%p91, %r114, 0;
	and.pred  	%p1, %p91, %p90;
	not.pred 	%p92, %p1;
	@%p92 bra 	$L__BB0_113;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r501}, %fd2093;
	}
	xor.b32  	%r502, %r501, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r503, %temp}, %fd2093;
	}
	mov.b64 	%fd2093, {%r503, %r502};

$L__BB0_113:
	setp.eq.f64 	%p93, %fd53, 0d0000000000000000;
	@%p93 bra 	$L__BB0_117;
	bra.uni 	$L__BB0_114;

$L__BB0_117:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r763}, %fd53;
	}
	selp.b32 	%r504, %r763, 0, %p90;
	mov.u32 	%r505, 0;
	or.b32  	%r506, %r504, 2146435072;
	setp.lt.s32 	%p97, %r112, 0;
	selp.b32 	%r507, %r506, %r504, %p97;
	mov.b64 	%fd2093, {%r505, %r507};
	bra.uni 	$L__BB0_118;

$L__BB0_114:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r761}, %fd53;
	}
	setp.gt.s32 	%p94, %r761, -1;
	@%p94 bra 	$L__BB0_118;

	cvt.rzi.f64.f64 	%fd1110, %fd1108;
	setp.eq.f64 	%p95, %fd1110, 0d4014000000000000;
	@%p95 bra 	$L__BB0_118;

	mov.f64 	%fd2093, 0dFFF8000000000000;

$L__BB0_118:
	add.f64 	%fd2006, %fd53, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r508}, %fd2006;
	}
	and.b32  	%r509, %r508, 2146435072;
	setp.ne.s32 	%p98, %r509, 2146435072;
	mov.f64 	%fd2094, %fd2093;
	@%p98 bra 	$L__BB0_124;

	abs.f64 	%fd2033, %fd53;
	add.f64 	%fd2094, %fd53, 0d4014000000000000;
	setp.gtu.f64 	%p99, %fd2033, 0d7FF0000000000000;
	@%p99 bra 	$L__BB0_124;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r510, %temp}, %fd1108;
	}
	and.b32  	%r115, %r112, 2147483647;
	setp.eq.s32 	%p100, %r115, 2146435072;
	setp.eq.s32 	%p101, %r510, 0;
	and.pred  	%p102, %p100, %p101;
	@%p102 bra 	$L__BB0_123;
	bra.uni 	$L__BB0_121;

$L__BB0_123:
	abs.f64 	%fd2034, %fd53;
	setp.eq.f64 	%p109, %fd53, 0dBFF0000000000000;
	setp.gt.f64 	%p110, %fd2034, 0d3FF0000000000000;
	selp.b32 	%r517, 2146435072, 0, %p110;
	mov.u32 	%r518, 0;
	xor.b32  	%r519, %r517, 2146435072;
	setp.lt.s32 	%p111, %r112, 0;
	selp.b32 	%r520, %r519, %r517, %p111;
	selp.b32 	%r521, 1072693248, %r520, %p109;
	mov.b64 	%fd2094, {%r518, %r521};
	bra.uni 	$L__BB0_124;

$L__BB0_121:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r762}, %fd53;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r511, %temp}, %fd53;
	}
	and.b32  	%r512, %r762, 2147483647;
	setp.ne.s32 	%p103, %r512, 2146435072;
	setp.ne.s32 	%p104, %r511, 0;
	or.pred  	%p105, %p103, %p104;
	mov.f64 	%fd2094, %fd2093;
	@%p105 bra 	$L__BB0_124;

	setp.gt.s32 	%p106, %r112, -1;
	selp.b32 	%r513, 2146435072, 0, %p106;
	mov.u32 	%r514, 0;
	setp.ne.s32 	%p107, %r115, 1071644672;
	and.pred  	%p108, %p107, %p1;
	or.b32  	%r515, %r513, -2147483648;
	selp.b32 	%r516, %r515, %r513, %p108;
	mov.b64 	%fd2094, {%r514, %r516};

$L__BB0_124:
	sub.f64 	%fd2029, %fd45, %fd42;
	sub.f64 	%fd2028, %fd46, %fd43;
	sub.f64 	%fd2027, %fd47, %fd44;
	mov.u64 	%rd572, 0;
	setp.eq.f64 	%p112, %fd53, 0d3FF0000000000000;
	selp.f64 	%fd1114, 0d3FF0000000000000, %fd2094, %p112;
	mul.f64 	%fd1115, %fd228, 0d4008000000000000;
	div.rn.f64 	%fd1116, %fd1115, 0d402921FB54442D18;
	div.rn.f64 	%fd1117, %fd1116, %fd1114;
	mul.f64 	%fd1118, %fd2029, %fd1117;
	mul.f64 	%fd1119, %fd2028, %fd1117;
	mul.f64 	%fd1120, %fd2027, %fd1117;
	mul.f64 	%fd1121, %fd676, %fd1120;
	fma.rn.f64 	%fd1122, %fd675, %fd1119, %fd1121;
	fma.rn.f64 	%fd1123, %fd674, %fd1118, %fd1122;
	mul.f64 	%fd238, %fd927, %fd1123;
	mul.wide.s32 	%rd364, %r786, 8;
	add.s64 	%rd365, %rd46, %rd364;
	ld.local.f64 	%fd239, [%rd365];
	// begin inline asm
	ld.global.nc.f64 %fd1113, [%rd63];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r522, [%rd258];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r523, [%rd259];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r524, [%rd260];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r525, [%rd261];
	// end inline asm
	st.local.u64 	[%rd1], %rd572;
	st.local.u64 	[%rd1+8], %rd572;
	st.local.u64 	[%rd1+16], %rd572;
	st.local.u64 	[%rd1+24], %rd572;
	st.local.u64 	[%rd1+32], %rd572;
	st.local.u64 	[%rd1+40], %rd572;
	st.local.u64 	[%rd1+48], %rd572;
	st.local.u64 	[%rd1+56], %rd572;
	st.local.u64 	[%rd1+64], %rd572;
	cvt.rn.f64.s32 	%fd241, %r522;
	mul.f64 	%fd2131, %fd45, %fd241;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r526, %temp}, %fd2131;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r817}, %fd2131;
	}
	and.b32  	%r527, %r817, 2147483647;
	setp.eq.s32 	%p113, %r527, 2146435072;
	setp.eq.s32 	%p114, %r526, 0;
	and.pred  	%p2, %p114, %p113;
	not.pred 	%p115, %p2;
	mov.u32 	%r799, %r817;
	mov.f64 	%fd2095, %fd2131;
	@%p115 bra 	$L__BB0_126;

	mov.f64 	%fd1124, 0d0000000000000000;
	mul.rn.f64 	%fd2095, %fd2131, %fd1124;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r799}, %fd2095;
	}

$L__BB0_126:
	mul.f64 	%fd1125, %fd2095, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r800, %fd1125;
	st.local.u32 	[%rd18], %r800;
	cvt.rn.f64.s32 	%fd1126, %r800;
	neg.f64 	%fd1127, %fd1126;
	fma.rn.f64 	%fd1129, %fd1127, %fd756, %fd2095;
	fma.rn.f64 	%fd1131, %fd1127, %fd758, %fd1129;
	fma.rn.f64 	%fd2096, %fd1127, %fd760, %fd1131;
	and.b32  	%r528, %r799, 2145386496;
	setp.lt.u32 	%p116, %r528, 1105199104;
	@%p116 bra 	$L__BB0_128;

	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2095;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2096, [retval0+0];
	} // callseq 13
	ld.local.u32 	%r800, [%rd18];

$L__BB0_128:
	and.b32  	%r529, %r800, 1;
	shl.b32 	%r530, %r800, 3;
	and.b32  	%r531, %r530, 8;
	setp.eq.s32 	%p117, %r529, 0;
	selp.f64 	%fd1133, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p117;
	mul.wide.s32 	%rd368, %r531, 8;
	add.s64 	%rd370, %rd273, %rd368;
	ld.global.nc.f64 	%fd1134, [%rd370+8];
	mul.rn.f64 	%fd248, %fd2096, %fd2096;
	fma.rn.f64 	%fd1135, %fd1133, %fd248, %fd1134;
	ld.global.nc.f64 	%fd1136, [%rd370+16];
	fma.rn.f64 	%fd1137, %fd1135, %fd248, %fd1136;
	ld.global.nc.f64 	%fd1138, [%rd370+24];
	fma.rn.f64 	%fd1139, %fd1137, %fd248, %fd1138;
	ld.global.nc.f64 	%fd1140, [%rd370+32];
	fma.rn.f64 	%fd1141, %fd1139, %fd248, %fd1140;
	ld.global.nc.f64 	%fd1142, [%rd370+40];
	fma.rn.f64 	%fd1143, %fd1141, %fd248, %fd1142;
	ld.global.nc.f64 	%fd1144, [%rd370+48];
	fma.rn.f64 	%fd249, %fd1143, %fd248, %fd1144;
	fma.rn.f64 	%fd2098, %fd249, %fd2096, %fd2096;
	@%p117 bra 	$L__BB0_130;

	fma.rn.f64 	%fd2098, %fd249, %fd248, %fd945;

$L__BB0_130:
	and.b32  	%r532, %r800, 2;
	setp.eq.s32 	%p118, %r532, 0;
	@%p118 bra 	$L__BB0_132;

	mov.f64 	%fd1146, 0d0000000000000000;
	mov.f64 	%fd1147, 0dBFF0000000000000;
	fma.rn.f64 	%fd2098, %fd2098, %fd1147, %fd1146;

$L__BB0_132:
	cvt.rn.f64.s32 	%fd255, %r523;
	mul.f64 	%fd2135, %fd46, %fd255;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r533, %temp}, %fd2135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r819}, %fd2135;
	}
	and.b32  	%r534, %r819, 2147483647;
	setp.eq.s32 	%p119, %r534, 2146435072;
	setp.eq.s32 	%p120, %r533, 0;
	and.pred  	%p3, %p120, %p119;
	not.pred 	%p121, %p3;
	mov.u32 	%r801, %r819;
	mov.f64 	%fd2099, %fd2135;
	@%p121 bra 	$L__BB0_134;

	mov.f64 	%fd1148, 0d0000000000000000;
	mul.rn.f64 	%fd2099, %fd2135, %fd1148;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r801}, %fd2099;
	}

$L__BB0_134:
	mul.f64 	%fd1149, %fd2099, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r802, %fd1149;
	st.local.u32 	[%rd18], %r802;
	cvt.rn.f64.s32 	%fd1150, %r802;
	neg.f64 	%fd1151, %fd1150;
	fma.rn.f64 	%fd1153, %fd1151, %fd756, %fd2099;
	fma.rn.f64 	%fd1155, %fd1151, %fd758, %fd1153;
	fma.rn.f64 	%fd2100, %fd1151, %fd760, %fd1155;
	and.b32  	%r535, %r801, 2145386496;
	setp.lt.u32 	%p122, %r535, 1105199104;
	@%p122 bra 	$L__BB0_136;

	{ // callseq 14, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2099;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2100, [retval0+0];
	} // callseq 14
	ld.local.u32 	%r802, [%rd18];

$L__BB0_136:
	add.s32 	%r131, %r802, 1;
	and.b32  	%r536, %r131, 1;
	shl.b32 	%r537, %r131, 3;
	and.b32  	%r538, %r537, 8;
	setp.eq.s32 	%p123, %r536, 0;
	selp.f64 	%fd1157, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p123;
	mul.wide.s32 	%rd372, %r538, 8;
	add.s64 	%rd374, %rd273, %rd372;
	ld.global.nc.f64 	%fd1158, [%rd374+8];
	mul.rn.f64 	%fd262, %fd2100, %fd2100;
	fma.rn.f64 	%fd1159, %fd1157, %fd262, %fd1158;
	ld.global.nc.f64 	%fd1160, [%rd374+16];
	fma.rn.f64 	%fd1161, %fd1159, %fd262, %fd1160;
	ld.global.nc.f64 	%fd1162, [%rd374+24];
	fma.rn.f64 	%fd1163, %fd1161, %fd262, %fd1162;
	ld.global.nc.f64 	%fd1164, [%rd374+32];
	fma.rn.f64 	%fd1165, %fd1163, %fd262, %fd1164;
	ld.global.nc.f64 	%fd1166, [%rd374+40];
	fma.rn.f64 	%fd1167, %fd1165, %fd262, %fd1166;
	ld.global.nc.f64 	%fd1168, [%rd374+48];
	fma.rn.f64 	%fd263, %fd1167, %fd262, %fd1168;
	fma.rn.f64 	%fd2102, %fd263, %fd2100, %fd2100;
	@%p123 bra 	$L__BB0_138;

	fma.rn.f64 	%fd2102, %fd263, %fd262, %fd945;

$L__BB0_138:
	and.b32  	%r539, %r131, 2;
	setp.eq.s32 	%p124, %r539, 0;
	@%p124 bra 	$L__BB0_140;

	mov.f64 	%fd1170, 0d0000000000000000;
	mov.f64 	%fd1171, 0dBFF0000000000000;
	fma.rn.f64 	%fd2102, %fd2102, %fd1171, %fd1170;

$L__BB0_140:
	cvt.rn.f64.s32 	%fd2030, %r522;
	mul.f64 	%fd1172, %fd2098, %fd2030;
	mul.f64 	%fd269, %fd1172, %fd2102;
	cvt.rn.f64.s32 	%fd270, %r524;
	mul.f64 	%fd2139, %fd47, %fd270;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r540, %temp}, %fd2139;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r821}, %fd2139;
	}
	and.b32  	%r541, %r821, 2147483647;
	setp.eq.s32 	%p125, %r541, 2146435072;
	setp.eq.s32 	%p126, %r540, 0;
	and.pred  	%p4, %p126, %p125;
	not.pred 	%p127, %p4;
	mov.u32 	%r803, %r821;
	mov.f64 	%fd2103, %fd2139;
	@%p127 bra 	$L__BB0_142;

	mov.f64 	%fd1173, 0d0000000000000000;
	mul.rn.f64 	%fd2103, %fd2139, %fd1173;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r803}, %fd2103;
	}

$L__BB0_142:
	mul.f64 	%fd1174, %fd2103, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r804, %fd1174;
	st.local.u32 	[%rd18], %r804;
	cvt.rn.f64.s32 	%fd1175, %r804;
	neg.f64 	%fd1176, %fd1175;
	fma.rn.f64 	%fd1178, %fd1176, %fd756, %fd2103;
	fma.rn.f64 	%fd1180, %fd1176, %fd758, %fd1178;
	fma.rn.f64 	%fd2104, %fd1176, %fd760, %fd1180;
	and.b32  	%r542, %r803, 2145386496;
	setp.lt.u32 	%p128, %r542, 1105199104;
	@%p128 bra 	$L__BB0_144;

	{ // callseq 15, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2103;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2104, [retval0+0];
	} // callseq 15
	ld.local.u32 	%r804, [%rd18];

$L__BB0_144:
	add.s32 	%r138, %r804, 1;
	and.b32  	%r543, %r138, 1;
	shl.b32 	%r544, %r138, 3;
	and.b32  	%r545, %r544, 8;
	setp.eq.s32 	%p129, %r543, 0;
	selp.f64 	%fd1182, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p129;
	mul.wide.s32 	%rd376, %r545, 8;
	add.s64 	%rd378, %rd273, %rd376;
	ld.global.nc.f64 	%fd1183, [%rd378+8];
	mul.rn.f64 	%fd277, %fd2104, %fd2104;
	fma.rn.f64 	%fd1184, %fd1182, %fd277, %fd1183;
	ld.global.nc.f64 	%fd1185, [%rd378+16];
	fma.rn.f64 	%fd1186, %fd1184, %fd277, %fd1185;
	ld.global.nc.f64 	%fd1187, [%rd378+24];
	fma.rn.f64 	%fd1188, %fd1186, %fd277, %fd1187;
	ld.global.nc.f64 	%fd1189, [%rd378+32];
	fma.rn.f64 	%fd1190, %fd1188, %fd277, %fd1189;
	ld.global.nc.f64 	%fd1191, [%rd378+40];
	fma.rn.f64 	%fd1192, %fd1190, %fd277, %fd1191;
	ld.global.nc.f64 	%fd1193, [%rd378+48];
	fma.rn.f64 	%fd278, %fd1192, %fd277, %fd1193;
	fma.rn.f64 	%fd2106, %fd278, %fd2104, %fd2104;
	@%p129 bra 	$L__BB0_146;

	fma.rn.f64 	%fd2106, %fd278, %fd277, %fd945;

$L__BB0_146:
	and.b32  	%r546, %r138, 2;
	setp.eq.s32 	%p130, %r546, 0;
	@%p130 bra 	$L__BB0_148;

	mov.f64 	%fd1195, 0d0000000000000000;
	mov.f64 	%fd1196, 0dBFF0000000000000;
	fma.rn.f64 	%fd2106, %fd2106, %fd1196, %fd1195;

$L__BB0_148:
	mul.f64 	%fd284, %fd269, %fd2106;
	mov.u32 	%r805, %r817;
	mov.f64 	%fd2107, %fd2131;
	@%p115 bra 	$L__BB0_150;

	mov.f64 	%fd1197, 0d0000000000000000;
	mul.rn.f64 	%fd2107, %fd2131, %fd1197;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r805}, %fd2107;
	}

$L__BB0_150:
	mul.f64 	%fd1198, %fd2107, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r806, %fd1198;
	st.local.u32 	[%rd18], %r806;
	cvt.rn.f64.s32 	%fd1199, %r806;
	neg.f64 	%fd1200, %fd1199;
	fma.rn.f64 	%fd1202, %fd1200, %fd756, %fd2107;
	fma.rn.f64 	%fd1204, %fd1200, %fd758, %fd1202;
	fma.rn.f64 	%fd2108, %fd1200, %fd760, %fd1204;
	and.b32  	%r547, %r805, 2145386496;
	setp.lt.u32 	%p132, %r547, 1105199104;
	@%p132 bra 	$L__BB0_152;

	{ // callseq 16, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2107;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2108, [retval0+0];
	} // callseq 16
	ld.local.u32 	%r806, [%rd18];

$L__BB0_152:
	add.s32 	%r144, %r806, 1;
	and.b32  	%r548, %r144, 1;
	shl.b32 	%r549, %r144, 3;
	and.b32  	%r550, %r549, 8;
	setp.eq.s32 	%p133, %r548, 0;
	selp.f64 	%fd1206, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p133;
	mul.wide.s32 	%rd380, %r550, 8;
	add.s64 	%rd382, %rd273, %rd380;
	ld.global.nc.f64 	%fd1207, [%rd382+8];
	mul.rn.f64 	%fd290, %fd2108, %fd2108;
	fma.rn.f64 	%fd1208, %fd1206, %fd290, %fd1207;
	ld.global.nc.f64 	%fd1209, [%rd382+16];
	fma.rn.f64 	%fd1210, %fd1208, %fd290, %fd1209;
	ld.global.nc.f64 	%fd1211, [%rd382+24];
	fma.rn.f64 	%fd1212, %fd1210, %fd290, %fd1211;
	ld.global.nc.f64 	%fd1213, [%rd382+32];
	fma.rn.f64 	%fd1214, %fd1212, %fd290, %fd1213;
	ld.global.nc.f64 	%fd1215, [%rd382+40];
	fma.rn.f64 	%fd1216, %fd1214, %fd290, %fd1215;
	ld.global.nc.f64 	%fd1217, [%rd382+48];
	fma.rn.f64 	%fd291, %fd1216, %fd290, %fd1217;
	fma.rn.f64 	%fd2110, %fd291, %fd2108, %fd2108;
	@%p133 bra 	$L__BB0_154;

	fma.rn.f64 	%fd2110, %fd291, %fd290, %fd945;

$L__BB0_154:
	and.b32  	%r551, %r144, 2;
	setp.eq.s32 	%p134, %r551, 0;
	@%p134 bra 	$L__BB0_156;

	mov.f64 	%fd1219, 0d0000000000000000;
	mov.f64 	%fd1220, 0dBFF0000000000000;
	fma.rn.f64 	%fd2110, %fd2110, %fd1220, %fd1219;

$L__BB0_156:
	mov.u32 	%r807, %r819;
	mov.f64 	%fd2111, %fd2135;
	@%p121 bra 	$L__BB0_158;

	mov.f64 	%fd1221, 0d0000000000000000;
	mul.rn.f64 	%fd2111, %fd2135, %fd1221;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r807}, %fd2111;
	}

$L__BB0_158:
	mul.f64 	%fd1222, %fd2111, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r808, %fd1222;
	st.local.u32 	[%rd18], %r808;
	cvt.rn.f64.s32 	%fd1223, %r808;
	neg.f64 	%fd1224, %fd1223;
	fma.rn.f64 	%fd1226, %fd1224, %fd756, %fd2111;
	fma.rn.f64 	%fd1228, %fd1224, %fd758, %fd1226;
	fma.rn.f64 	%fd2112, %fd1224, %fd760, %fd1228;
	and.b32  	%r552, %r807, 2145386496;
	setp.lt.u32 	%p136, %r552, 1105199104;
	@%p136 bra 	$L__BB0_160;

	{ // callseq 17, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2111;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2112, [retval0+0];
	} // callseq 17
	ld.local.u32 	%r808, [%rd18];

$L__BB0_160:
	and.b32  	%r553, %r808, 1;
	shl.b32 	%r554, %r808, 3;
	and.b32  	%r555, %r554, 8;
	setp.eq.s32 	%p137, %r553, 0;
	selp.f64 	%fd1230, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p137;
	mul.wide.s32 	%rd384, %r555, 8;
	add.s64 	%rd386, %rd273, %rd384;
	ld.global.nc.f64 	%fd1231, [%rd386+8];
	mul.rn.f64 	%fd302, %fd2112, %fd2112;
	fma.rn.f64 	%fd1232, %fd1230, %fd302, %fd1231;
	ld.global.nc.f64 	%fd1233, [%rd386+16];
	fma.rn.f64 	%fd1234, %fd1232, %fd302, %fd1233;
	ld.global.nc.f64 	%fd1235, [%rd386+24];
	fma.rn.f64 	%fd1236, %fd1234, %fd302, %fd1235;
	ld.global.nc.f64 	%fd1237, [%rd386+32];
	fma.rn.f64 	%fd1238, %fd1236, %fd302, %fd1237;
	ld.global.nc.f64 	%fd1239, [%rd386+40];
	fma.rn.f64 	%fd1240, %fd1238, %fd302, %fd1239;
	ld.global.nc.f64 	%fd1241, [%rd386+48];
	fma.rn.f64 	%fd303, %fd1240, %fd302, %fd1241;
	fma.rn.f64 	%fd2114, %fd303, %fd2112, %fd2112;
	@%p137 bra 	$L__BB0_162;

	fma.rn.f64 	%fd2114, %fd303, %fd302, %fd945;

$L__BB0_162:
	and.b32  	%r556, %r808, 2;
	setp.eq.s32 	%p138, %r556, 0;
	@%p138 bra 	$L__BB0_164;

	mov.f64 	%fd1243, 0d0000000000000000;
	mov.f64 	%fd1244, 0dBFF0000000000000;
	fma.rn.f64 	%fd2114, %fd2114, %fd1244, %fd1243;

$L__BB0_164:
	cvt.rn.f64.s32 	%fd2031, %r523;
	mul.f64 	%fd1245, %fd2110, %fd2031;
	mul.f64 	%fd309, %fd1245, %fd2114;
	mov.u32 	%r809, %r821;
	mov.f64 	%fd2115, %fd2139;
	@%p127 bra 	$L__BB0_166;

	mov.f64 	%fd1246, 0d0000000000000000;
	mul.rn.f64 	%fd2115, %fd2139, %fd1246;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r809}, %fd2115;
	}

$L__BB0_166:
	mul.f64 	%fd1247, %fd2115, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r810, %fd1247;
	st.local.u32 	[%rd18], %r810;
	cvt.rn.f64.s32 	%fd1248, %r810;
	neg.f64 	%fd1249, %fd1248;
	fma.rn.f64 	%fd1251, %fd1249, %fd756, %fd2115;
	fma.rn.f64 	%fd1253, %fd1249, %fd758, %fd1251;
	fma.rn.f64 	%fd2116, %fd1249, %fd760, %fd1253;
	and.b32  	%r557, %r809, 2145386496;
	setp.lt.u32 	%p140, %r557, 1105199104;
	@%p140 bra 	$L__BB0_168;

	{ // callseq 18, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2115;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2116, [retval0+0];
	} // callseq 18
	ld.local.u32 	%r810, [%rd18];

$L__BB0_168:
	add.s32 	%r155, %r810, 1;
	and.b32  	%r558, %r155, 1;
	shl.b32 	%r559, %r155, 3;
	and.b32  	%r560, %r559, 8;
	setp.eq.s32 	%p141, %r558, 0;
	selp.f64 	%fd1255, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p141;
	mul.wide.s32 	%rd388, %r560, 8;
	add.s64 	%rd390, %rd273, %rd388;
	ld.global.nc.f64 	%fd1256, [%rd390+8];
	mul.rn.f64 	%fd315, %fd2116, %fd2116;
	fma.rn.f64 	%fd1257, %fd1255, %fd315, %fd1256;
	ld.global.nc.f64 	%fd1258, [%rd390+16];
	fma.rn.f64 	%fd1259, %fd1257, %fd315, %fd1258;
	ld.global.nc.f64 	%fd1260, [%rd390+24];
	fma.rn.f64 	%fd1261, %fd1259, %fd315, %fd1260;
	ld.global.nc.f64 	%fd1262, [%rd390+32];
	fma.rn.f64 	%fd1263, %fd1261, %fd315, %fd1262;
	ld.global.nc.f64 	%fd1264, [%rd390+40];
	fma.rn.f64 	%fd1265, %fd1263, %fd315, %fd1264;
	ld.global.nc.f64 	%fd1266, [%rd390+48];
	fma.rn.f64 	%fd316, %fd1265, %fd315, %fd1266;
	fma.rn.f64 	%fd2118, %fd316, %fd2116, %fd2116;
	@%p141 bra 	$L__BB0_170;

	fma.rn.f64 	%fd2118, %fd316, %fd315, %fd945;

$L__BB0_170:
	and.b32  	%r561, %r155, 2;
	setp.eq.s32 	%p142, %r561, 0;
	@%p142 bra 	$L__BB0_172;

	mov.f64 	%fd1268, 0d0000000000000000;
	mov.f64 	%fd1269, 0dBFF0000000000000;
	fma.rn.f64 	%fd2118, %fd2118, %fd1269, %fd1268;

$L__BB0_172:
	mul.f64 	%fd322, %fd309, %fd2118;
	mov.u32 	%r811, %r817;
	mov.f64 	%fd2119, %fd2131;
	@%p115 bra 	$L__BB0_174;

	mov.f64 	%fd1270, 0d0000000000000000;
	mul.rn.f64 	%fd2119, %fd2131, %fd1270;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r811}, %fd2119;
	}

$L__BB0_174:
	mul.f64 	%fd1271, %fd2119, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r812, %fd1271;
	st.local.u32 	[%rd18], %r812;
	cvt.rn.f64.s32 	%fd1272, %r812;
	neg.f64 	%fd1273, %fd1272;
	fma.rn.f64 	%fd1275, %fd1273, %fd756, %fd2119;
	fma.rn.f64 	%fd1277, %fd1273, %fd758, %fd1275;
	fma.rn.f64 	%fd2120, %fd1273, %fd760, %fd1277;
	and.b32  	%r562, %r811, 2145386496;
	setp.lt.u32 	%p144, %r562, 1105199104;
	@%p144 bra 	$L__BB0_176;

	{ // callseq 19, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2119;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2120, [retval0+0];
	} // callseq 19
	ld.local.u32 	%r812, [%rd18];

$L__BB0_176:
	add.s32 	%r161, %r812, 1;
	and.b32  	%r563, %r161, 1;
	shl.b32 	%r564, %r161, 3;
	and.b32  	%r565, %r564, 8;
	setp.eq.s32 	%p145, %r563, 0;
	selp.f64 	%fd1279, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p145;
	mul.wide.s32 	%rd392, %r565, 8;
	add.s64 	%rd394, %rd273, %rd392;
	ld.global.nc.f64 	%fd1280, [%rd394+8];
	mul.rn.f64 	%fd328, %fd2120, %fd2120;
	fma.rn.f64 	%fd1281, %fd1279, %fd328, %fd1280;
	ld.global.nc.f64 	%fd1282, [%rd394+16];
	fma.rn.f64 	%fd1283, %fd1281, %fd328, %fd1282;
	ld.global.nc.f64 	%fd1284, [%rd394+24];
	fma.rn.f64 	%fd1285, %fd1283, %fd328, %fd1284;
	ld.global.nc.f64 	%fd1286, [%rd394+32];
	fma.rn.f64 	%fd1287, %fd1285, %fd328, %fd1286;
	ld.global.nc.f64 	%fd1288, [%rd394+40];
	fma.rn.f64 	%fd1289, %fd1287, %fd328, %fd1288;
	ld.global.nc.f64 	%fd1290, [%rd394+48];
	fma.rn.f64 	%fd329, %fd1289, %fd328, %fd1290;
	fma.rn.f64 	%fd2122, %fd329, %fd2120, %fd2120;
	@%p145 bra 	$L__BB0_178;

	fma.rn.f64 	%fd2122, %fd329, %fd328, %fd945;

$L__BB0_178:
	and.b32  	%r566, %r161, 2;
	setp.eq.s32 	%p146, %r566, 0;
	@%p146 bra 	$L__BB0_180;

	mov.f64 	%fd1292, 0d0000000000000000;
	mov.f64 	%fd1293, 0dBFF0000000000000;
	fma.rn.f64 	%fd2122, %fd2122, %fd1293, %fd1292;

$L__BB0_180:
	mov.u32 	%r813, %r819;
	mov.f64 	%fd2123, %fd2135;
	@%p121 bra 	$L__BB0_182;

	mov.f64 	%fd1294, 0d0000000000000000;
	mul.rn.f64 	%fd2123, %fd2135, %fd1294;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r813}, %fd2123;
	}

$L__BB0_182:
	mul.f64 	%fd1295, %fd2123, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r814, %fd1295;
	st.local.u32 	[%rd18], %r814;
	cvt.rn.f64.s32 	%fd1296, %r814;
	neg.f64 	%fd1297, %fd1296;
	fma.rn.f64 	%fd1299, %fd1297, %fd756, %fd2123;
	fma.rn.f64 	%fd1301, %fd1297, %fd758, %fd1299;
	fma.rn.f64 	%fd2124, %fd1297, %fd760, %fd1301;
	and.b32  	%r567, %r813, 2145386496;
	setp.lt.u32 	%p148, %r567, 1105199104;
	@%p148 bra 	$L__BB0_184;

	{ // callseq 20, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2123;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2124, [retval0+0];
	} // callseq 20
	ld.local.u32 	%r814, [%rd18];

$L__BB0_184:
	add.s32 	%r167, %r814, 1;
	and.b32  	%r568, %r167, 1;
	shl.b32 	%r569, %r167, 3;
	and.b32  	%r570, %r569, 8;
	setp.eq.s32 	%p149, %r568, 0;
	selp.f64 	%fd1303, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p149;
	mul.wide.s32 	%rd396, %r570, 8;
	add.s64 	%rd398, %rd273, %rd396;
	ld.global.nc.f64 	%fd1304, [%rd398+8];
	mul.rn.f64 	%fd340, %fd2124, %fd2124;
	fma.rn.f64 	%fd1305, %fd1303, %fd340, %fd1304;
	ld.global.nc.f64 	%fd1306, [%rd398+16];
	fma.rn.f64 	%fd1307, %fd1305, %fd340, %fd1306;
	ld.global.nc.f64 	%fd1308, [%rd398+24];
	fma.rn.f64 	%fd1309, %fd1307, %fd340, %fd1308;
	ld.global.nc.f64 	%fd1310, [%rd398+32];
	fma.rn.f64 	%fd1311, %fd1309, %fd340, %fd1310;
	ld.global.nc.f64 	%fd1312, [%rd398+40];
	fma.rn.f64 	%fd1313, %fd1311, %fd340, %fd1312;
	ld.global.nc.f64 	%fd1314, [%rd398+48];
	fma.rn.f64 	%fd341, %fd1313, %fd340, %fd1314;
	fma.rn.f64 	%fd2126, %fd341, %fd2124, %fd2124;
	@%p149 bra 	$L__BB0_186;

	fma.rn.f64 	%fd2126, %fd341, %fd340, %fd945;

$L__BB0_186:
	and.b32  	%r571, %r167, 2;
	setp.eq.s32 	%p150, %r571, 0;
	@%p150 bra 	$L__BB0_188;

	mov.f64 	%fd1316, 0d0000000000000000;
	mov.f64 	%fd1317, 0dBFF0000000000000;
	fma.rn.f64 	%fd2126, %fd2126, %fd1317, %fd1316;

$L__BB0_188:
	cvt.rn.f64.s32 	%fd2032, %r524;
	mul.f64 	%fd1318, %fd2122, %fd2032;
	mul.f64 	%fd347, %fd1318, %fd2126;
	mov.u32 	%r815, %r821;
	mov.f64 	%fd2127, %fd2139;
	@%p127 bra 	$L__BB0_190;

	mov.f64 	%fd1319, 0d0000000000000000;
	mul.rn.f64 	%fd2127, %fd2139, %fd1319;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r815}, %fd2127;
	}

$L__BB0_190:
	mul.f64 	%fd1320, %fd2127, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r816, %fd1320;
	st.local.u32 	[%rd18], %r816;
	cvt.rn.f64.s32 	%fd1321, %r816;
	neg.f64 	%fd1322, %fd1321;
	fma.rn.f64 	%fd1324, %fd1322, %fd756, %fd2127;
	fma.rn.f64 	%fd1326, %fd1322, %fd758, %fd1324;
	fma.rn.f64 	%fd2128, %fd1322, %fd760, %fd1326;
	and.b32  	%r572, %r815, 2145386496;
	setp.lt.u32 	%p152, %r572, 1105199104;
	@%p152 bra 	$L__BB0_192;

	{ // callseq 21, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2127;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2128, [retval0+0];
	} // callseq 21
	ld.local.u32 	%r816, [%rd18];

$L__BB0_192:
	and.b32  	%r573, %r816, 1;
	shl.b32 	%r574, %r816, 3;
	and.b32  	%r575, %r574, 8;
	setp.eq.s32 	%p153, %r573, 0;
	selp.f64 	%fd1328, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p153;
	mul.wide.s32 	%rd400, %r575, 8;
	add.s64 	%rd402, %rd273, %rd400;
	ld.global.nc.f64 	%fd1329, [%rd402+8];
	mul.rn.f64 	%fd353, %fd2128, %fd2128;
	fma.rn.f64 	%fd1330, %fd1328, %fd353, %fd1329;
	ld.global.nc.f64 	%fd1331, [%rd402+16];
	fma.rn.f64 	%fd1332, %fd1330, %fd353, %fd1331;
	ld.global.nc.f64 	%fd1333, [%rd402+24];
	fma.rn.f64 	%fd1334, %fd1332, %fd353, %fd1333;
	ld.global.nc.f64 	%fd1335, [%rd402+32];
	fma.rn.f64 	%fd1336, %fd1334, %fd353, %fd1335;
	ld.global.nc.f64 	%fd1337, [%rd402+40];
	fma.rn.f64 	%fd1338, %fd1336, %fd353, %fd1337;
	ld.global.nc.f64 	%fd1339, [%rd402+48];
	fma.rn.f64 	%fd354, %fd1338, %fd353, %fd1339;
	fma.rn.f64 	%fd2130, %fd354, %fd2128, %fd2128;
	@%p153 bra 	$L__BB0_194;

	fma.rn.f64 	%fd2130, %fd354, %fd353, %fd945;

$L__BB0_194:
	and.b32  	%r576, %r816, 2;
	setp.eq.s32 	%p154, %r576, 0;
	@%p154 bra 	$L__BB0_196;

	mov.f64 	%fd1341, 0d0000000000000000;
	mov.f64 	%fd1342, 0dBFF0000000000000;
	fma.rn.f64 	%fd2130, %fd2130, %fd1342, %fd1341;

$L__BB0_196:
	mov.u64 	%rd564, 0;
	cvt.s64.s32 	%rd76, %r525;
	mul.wide.s32 	%rd403, %r525, 8;
	add.s64 	%rd404, %rd1, %rd403;
	neg.f64 	%fd1343, %fd284;
	st.local.f64 	[%rd404], %fd1343;
	neg.f64 	%fd1344, %fd322;
	st.local.f64 	[%rd404+24], %fd1344;
	mul.f64 	%fd1345, %fd347, %fd2130;
	neg.f64 	%fd1346, %fd1345;
	st.local.f64 	[%rd404+48], %fd1346;
	st.local.u64 	[%rd17], %rd564;
	st.local.u64 	[%rd17+8], %rd564;
	st.local.u64 	[%rd17+16], %rd564;
	@%p115 bra 	$L__BB0_198;

	mov.f64 	%fd1347, 0d0000000000000000;
	mul.rn.f64 	%fd2131, %fd2131, %fd1347;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r817}, %fd2131;
	}

$L__BB0_198:
	mul.f64 	%fd1348, %fd2131, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r818, %fd1348;
	st.local.u32 	[%rd18], %r818;
	cvt.rn.f64.s32 	%fd1349, %r818;
	neg.f64 	%fd1350, %fd1349;
	fma.rn.f64 	%fd1352, %fd1350, %fd756, %fd2131;
	fma.rn.f64 	%fd1354, %fd1350, %fd758, %fd1352;
	fma.rn.f64 	%fd2132, %fd1350, %fd760, %fd1354;
	and.b32  	%r577, %r817, 2145386496;
	setp.lt.u32 	%p156, %r577, 1105199104;
	@%p156 bra 	$L__BB0_200;

	{ // callseq 22, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2131;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2132, [retval0+0];
	} // callseq 22
	ld.local.u32 	%r818, [%rd18];

$L__BB0_200:
	add.s32 	%r178, %r818, 1;
	and.b32  	%r578, %r178, 1;
	shl.b32 	%r579, %r178, 3;
	and.b32  	%r580, %r579, 8;
	setp.eq.s32 	%p157, %r578, 0;
	selp.f64 	%fd1356, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p157;
	mul.wide.s32 	%rd407, %r580, 8;
	add.s64 	%rd409, %rd273, %rd407;
	ld.global.nc.f64 	%fd1357, [%rd409+8];
	mul.rn.f64 	%fd365, %fd2132, %fd2132;
	fma.rn.f64 	%fd1358, %fd1356, %fd365, %fd1357;
	ld.global.nc.f64 	%fd1359, [%rd409+16];
	fma.rn.f64 	%fd1360, %fd1358, %fd365, %fd1359;
	ld.global.nc.f64 	%fd1361, [%rd409+24];
	fma.rn.f64 	%fd1362, %fd1360, %fd365, %fd1361;
	ld.global.nc.f64 	%fd1363, [%rd409+32];
	fma.rn.f64 	%fd1364, %fd1362, %fd365, %fd1363;
	ld.global.nc.f64 	%fd1365, [%rd409+40];
	fma.rn.f64 	%fd1366, %fd1364, %fd365, %fd1365;
	ld.global.nc.f64 	%fd1367, [%rd409+48];
	fma.rn.f64 	%fd366, %fd1366, %fd365, %fd1367;
	fma.rn.f64 	%fd2134, %fd366, %fd2132, %fd2132;
	@%p157 bra 	$L__BB0_202;

	fma.rn.f64 	%fd2134, %fd366, %fd365, %fd945;

$L__BB0_202:
	and.b32  	%r581, %r178, 2;
	setp.eq.s32 	%p158, %r581, 0;
	@%p158 bra 	$L__BB0_204;

	mov.f64 	%fd1369, 0d0000000000000000;
	mov.f64 	%fd1370, 0dBFF0000000000000;
	fma.rn.f64 	%fd2134, %fd2134, %fd1370, %fd1369;

$L__BB0_204:
	@%p121 bra 	$L__BB0_206;

	mov.f64 	%fd1371, 0d0000000000000000;
	mul.rn.f64 	%fd2135, %fd2135, %fd1371;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r819}, %fd2135;
	}

$L__BB0_206:
	mul.f64 	%fd1372, %fd2135, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r820, %fd1372;
	st.local.u32 	[%rd18], %r820;
	cvt.rn.f64.s32 	%fd1373, %r820;
	neg.f64 	%fd1374, %fd1373;
	fma.rn.f64 	%fd1376, %fd1374, %fd756, %fd2135;
	fma.rn.f64 	%fd1378, %fd1374, %fd758, %fd1376;
	fma.rn.f64 	%fd2136, %fd1374, %fd760, %fd1378;
	and.b32  	%r582, %r819, 2145386496;
	setp.lt.u32 	%p160, %r582, 1105199104;
	@%p160 bra 	$L__BB0_208;

	{ // callseq 23, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2135;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2136, [retval0+0];
	} // callseq 23
	ld.local.u32 	%r820, [%rd18];

$L__BB0_208:
	add.s32 	%r184, %r820, 1;
	and.b32  	%r583, %r184, 1;
	shl.b32 	%r584, %r184, 3;
	and.b32  	%r585, %r584, 8;
	setp.eq.s32 	%p161, %r583, 0;
	selp.f64 	%fd1380, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p161;
	mul.wide.s32 	%rd411, %r585, 8;
	add.s64 	%rd413, %rd273, %rd411;
	ld.global.nc.f64 	%fd1381, [%rd413+8];
	mul.rn.f64 	%fd377, %fd2136, %fd2136;
	fma.rn.f64 	%fd1382, %fd1380, %fd377, %fd1381;
	ld.global.nc.f64 	%fd1383, [%rd413+16];
	fma.rn.f64 	%fd1384, %fd1382, %fd377, %fd1383;
	ld.global.nc.f64 	%fd1385, [%rd413+24];
	fma.rn.f64 	%fd1386, %fd1384, %fd377, %fd1385;
	ld.global.nc.f64 	%fd1387, [%rd413+32];
	fma.rn.f64 	%fd1388, %fd1386, %fd377, %fd1387;
	ld.global.nc.f64 	%fd1389, [%rd413+40];
	fma.rn.f64 	%fd1390, %fd1388, %fd377, %fd1389;
	ld.global.nc.f64 	%fd1391, [%rd413+48];
	fma.rn.f64 	%fd378, %fd1390, %fd377, %fd1391;
	fma.rn.f64 	%fd2138, %fd378, %fd2136, %fd2136;
	@%p161 bra 	$L__BB0_210;

	fma.rn.f64 	%fd2138, %fd378, %fd377, %fd945;

$L__BB0_210:
	and.b32  	%r586, %r184, 2;
	setp.eq.s32 	%p162, %r586, 0;
	@%p162 bra 	$L__BB0_212;

	mov.f64 	%fd1393, 0d0000000000000000;
	mov.f64 	%fd1394, 0dBFF0000000000000;
	fma.rn.f64 	%fd2138, %fd2138, %fd1394, %fd1393;

$L__BB0_212:
	mul.f64 	%fd384, %fd2134, %fd2138;
	@%p127 bra 	$L__BB0_214;

	mov.f64 	%fd1395, 0d0000000000000000;
	mul.rn.f64 	%fd2139, %fd2139, %fd1395;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r821}, %fd2139;
	}

$L__BB0_214:
	mul.f64 	%fd1396, %fd2139, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r822, %fd1396;
	st.local.u32 	[%rd18], %r822;
	cvt.rn.f64.s32 	%fd1397, %r822;
	neg.f64 	%fd1398, %fd1397;
	fma.rn.f64 	%fd1400, %fd1398, %fd756, %fd2139;
	fma.rn.f64 	%fd1402, %fd1398, %fd758, %fd1400;
	fma.rn.f64 	%fd2140, %fd1398, %fd760, %fd1402;
	and.b32  	%r587, %r821, 2145386496;
	setp.lt.u32 	%p164, %r587, 1105199104;
	@%p164 bra 	$L__BB0_216;

	{ // callseq 24, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2139;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2140, [retval0+0];
	} // callseq 24
	ld.local.u32 	%r822, [%rd18];

$L__BB0_216:
	add.s32 	%r190, %r822, 1;
	and.b32  	%r588, %r190, 1;
	shl.b32 	%r589, %r190, 3;
	and.b32  	%r590, %r589, 8;
	setp.eq.s32 	%p165, %r588, 0;
	selp.f64 	%fd1404, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p165;
	mul.wide.s32 	%rd415, %r590, 8;
	add.s64 	%rd417, %rd273, %rd415;
	ld.global.nc.f64 	%fd1405, [%rd417+8];
	mul.rn.f64 	%fd390, %fd2140, %fd2140;
	fma.rn.f64 	%fd1406, %fd1404, %fd390, %fd1405;
	ld.global.nc.f64 	%fd1407, [%rd417+16];
	fma.rn.f64 	%fd1408, %fd1406, %fd390, %fd1407;
	ld.global.nc.f64 	%fd1409, [%rd417+24];
	fma.rn.f64 	%fd1410, %fd1408, %fd390, %fd1409;
	ld.global.nc.f64 	%fd1411, [%rd417+32];
	fma.rn.f64 	%fd1412, %fd1410, %fd390, %fd1411;
	ld.global.nc.f64 	%fd1413, [%rd417+40];
	fma.rn.f64 	%fd1414, %fd1412, %fd390, %fd1413;
	ld.global.nc.f64 	%fd1415, [%rd417+48];
	fma.rn.f64 	%fd391, %fd1414, %fd390, %fd1415;
	fma.rn.f64 	%fd2142, %fd391, %fd2140, %fd2140;
	@%p165 bra 	$L__BB0_218;

	fma.rn.f64 	%fd2142, %fd391, %fd390, %fd945;

$L__BB0_218:
	and.b32  	%r591, %r190, 2;
	setp.eq.s32 	%p166, %r591, 0;
	@%p166 bra 	$L__BB0_220;

	mov.f64 	%fd1417, 0d0000000000000000;
	mov.f64 	%fd1418, 0dBFF0000000000000;
	fma.rn.f64 	%fd2142, %fd2142, %fd1418, %fd1417;

$L__BB0_220:
	cvt.rn.f64.s32 	%fd2008, %r522;
	mov.u64 	%rd565, 0;
	shl.b64 	%rd418, %rd76, 3;
	add.s64 	%rd419, %rd17, %rd418;
	mul.f64 	%fd1419, %fd384, %fd2142;
	st.local.f64 	[%rd419], %fd1419;
	st.local.u64 	[%rd10], %rd565;
	st.local.u64 	[%rd10+8], %rd565;
	st.local.u64 	[%rd10+16], %rd565;
	mul.f64 	%fd2143, %fd42, %fd2008;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r592, %temp}, %fd2143;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r823}, %fd2143;
	}
	and.b32  	%r593, %r823, 2147483647;
	setp.ne.s32 	%p167, %r593, 2146435072;
	setp.ne.s32 	%p168, %r592, 0;
	or.pred  	%p169, %p168, %p167;
	@%p169 bra 	$L__BB0_222;

	mov.f64 	%fd1420, 0d0000000000000000;
	mul.rn.f64 	%fd2143, %fd2143, %fd1420;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r823}, %fd2143;
	}

$L__BB0_222:
	mul.f64 	%fd1421, %fd2143, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r824, %fd1421;
	st.local.u32 	[%rd18], %r824;
	cvt.rn.f64.s32 	%fd1422, %r824;
	neg.f64 	%fd1423, %fd1422;
	fma.rn.f64 	%fd1425, %fd1423, %fd756, %fd2143;
	fma.rn.f64 	%fd1427, %fd1423, %fd758, %fd1425;
	fma.rn.f64 	%fd2144, %fd1423, %fd760, %fd1427;
	and.b32  	%r594, %r823, 2145386496;
	setp.lt.u32 	%p170, %r594, 1105199104;
	@%p170 bra 	$L__BB0_224;

	{ // callseq 25, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2143;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2144, [retval0+0];
	} // callseq 25
	ld.local.u32 	%r824, [%rd18];

$L__BB0_224:
	add.s32 	%r197, %r824, 1;
	and.b32  	%r595, %r197, 1;
	shl.b32 	%r596, %r197, 3;
	and.b32  	%r597, %r596, 8;
	setp.eq.s32 	%p171, %r595, 0;
	selp.f64 	%fd1429, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p171;
	mul.wide.s32 	%rd422, %r597, 8;
	add.s64 	%rd424, %rd273, %rd422;
	ld.global.nc.f64 	%fd1430, [%rd424+8];
	mul.rn.f64 	%fd403, %fd2144, %fd2144;
	fma.rn.f64 	%fd1431, %fd1429, %fd403, %fd1430;
	ld.global.nc.f64 	%fd1432, [%rd424+16];
	fma.rn.f64 	%fd1433, %fd1431, %fd403, %fd1432;
	ld.global.nc.f64 	%fd1434, [%rd424+24];
	fma.rn.f64 	%fd1435, %fd1433, %fd403, %fd1434;
	ld.global.nc.f64 	%fd1436, [%rd424+32];
	fma.rn.f64 	%fd1437, %fd1435, %fd403, %fd1436;
	ld.global.nc.f64 	%fd1438, [%rd424+40];
	fma.rn.f64 	%fd1439, %fd1437, %fd403, %fd1438;
	ld.global.nc.f64 	%fd1440, [%rd424+48];
	fma.rn.f64 	%fd404, %fd1439, %fd403, %fd1440;
	fma.rn.f64 	%fd2146, %fd404, %fd2144, %fd2144;
	@%p171 bra 	$L__BB0_226;

	fma.rn.f64 	%fd2146, %fd404, %fd403, %fd945;

$L__BB0_226:
	and.b32  	%r598, %r197, 2;
	setp.eq.s32 	%p172, %r598, 0;
	@%p172 bra 	$L__BB0_228;

	mov.f64 	%fd1442, 0d0000000000000000;
	mov.f64 	%fd1443, 0dBFF0000000000000;
	fma.rn.f64 	%fd2146, %fd2146, %fd1443, %fd1442;

$L__BB0_228:
	cvt.rn.f64.s32 	%fd2009, %r523;
	mul.f64 	%fd2147, %fd43, %fd2009;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r599, %temp}, %fd2147;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r825}, %fd2147;
	}
	and.b32  	%r600, %r825, 2147483647;
	setp.ne.s32 	%p173, %r600, 2146435072;
	setp.ne.s32 	%p174, %r599, 0;
	or.pred  	%p175, %p174, %p173;
	@%p175 bra 	$L__BB0_230;

	mov.f64 	%fd1444, 0d0000000000000000;
	mul.rn.f64 	%fd2147, %fd2147, %fd1444;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r825}, %fd2147;
	}

$L__BB0_230:
	mul.f64 	%fd1445, %fd2147, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r826, %fd1445;
	st.local.u32 	[%rd18], %r826;
	cvt.rn.f64.s32 	%fd1446, %r826;
	neg.f64 	%fd1447, %fd1446;
	fma.rn.f64 	%fd1449, %fd1447, %fd756, %fd2147;
	fma.rn.f64 	%fd1451, %fd1447, %fd758, %fd1449;
	fma.rn.f64 	%fd2148, %fd1447, %fd760, %fd1451;
	and.b32  	%r601, %r825, 2145386496;
	setp.lt.u32 	%p176, %r601, 1105199104;
	@%p176 bra 	$L__BB0_232;

	{ // callseq 26, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2147;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2148, [retval0+0];
	} // callseq 26
	ld.local.u32 	%r826, [%rd18];

$L__BB0_232:
	add.s32 	%r204, %r826, 1;
	and.b32  	%r602, %r204, 1;
	shl.b32 	%r603, %r204, 3;
	and.b32  	%r604, %r603, 8;
	setp.eq.s32 	%p177, %r602, 0;
	selp.f64 	%fd1453, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p177;
	mul.wide.s32 	%rd426, %r604, 8;
	add.s64 	%rd428, %rd273, %rd426;
	ld.global.nc.f64 	%fd1454, [%rd428+8];
	mul.rn.f64 	%fd416, %fd2148, %fd2148;
	fma.rn.f64 	%fd1455, %fd1453, %fd416, %fd1454;
	ld.global.nc.f64 	%fd1456, [%rd428+16];
	fma.rn.f64 	%fd1457, %fd1455, %fd416, %fd1456;
	ld.global.nc.f64 	%fd1458, [%rd428+24];
	fma.rn.f64 	%fd1459, %fd1457, %fd416, %fd1458;
	ld.global.nc.f64 	%fd1460, [%rd428+32];
	fma.rn.f64 	%fd1461, %fd1459, %fd416, %fd1460;
	ld.global.nc.f64 	%fd1462, [%rd428+40];
	fma.rn.f64 	%fd1463, %fd1461, %fd416, %fd1462;
	ld.global.nc.f64 	%fd1464, [%rd428+48];
	fma.rn.f64 	%fd417, %fd1463, %fd416, %fd1464;
	fma.rn.f64 	%fd2150, %fd417, %fd2148, %fd2148;
	@%p177 bra 	$L__BB0_234;

	fma.rn.f64 	%fd2150, %fd417, %fd416, %fd945;

$L__BB0_234:
	and.b32  	%r605, %r204, 2;
	setp.eq.s32 	%p178, %r605, 0;
	@%p178 bra 	$L__BB0_236;

	mov.f64 	%fd1466, 0d0000000000000000;
	mov.f64 	%fd1467, 0dBFF0000000000000;
	fma.rn.f64 	%fd2150, %fd2150, %fd1467, %fd1466;

$L__BB0_236:
	cvt.rn.f64.s32 	%fd2010, %r524;
	mul.f64 	%fd423, %fd2146, %fd2150;
	mul.f64 	%fd2151, %fd44, %fd2010;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r606, %temp}, %fd2151;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r827}, %fd2151;
	}
	and.b32  	%r607, %r827, 2147483647;
	setp.ne.s32 	%p179, %r607, 2146435072;
	setp.ne.s32 	%p180, %r606, 0;
	or.pred  	%p181, %p180, %p179;
	@%p181 bra 	$L__BB0_238;

	mov.f64 	%fd1468, 0d0000000000000000;
	mul.rn.f64 	%fd2151, %fd2151, %fd1468;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r827}, %fd2151;
	}

$L__BB0_238:
	mul.f64 	%fd1469, %fd2151, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r828, %fd1469;
	st.local.u32 	[%rd18], %r828;
	cvt.rn.f64.s32 	%fd1470, %r828;
	neg.f64 	%fd1471, %fd1470;
	fma.rn.f64 	%fd1473, %fd1471, %fd756, %fd2151;
	fma.rn.f64 	%fd1475, %fd1471, %fd758, %fd1473;
	fma.rn.f64 	%fd2152, %fd1471, %fd760, %fd1475;
	and.b32  	%r608, %r827, 2145386496;
	setp.lt.u32 	%p182, %r608, 1105199104;
	@%p182 bra 	$L__BB0_240;

	{ // callseq 27, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2151;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2152, [retval0+0];
	} // callseq 27
	ld.local.u32 	%r828, [%rd18];

$L__BB0_240:
	add.s32 	%r211, %r828, 1;
	and.b32  	%r609, %r211, 1;
	shl.b32 	%r610, %r211, 3;
	and.b32  	%r611, %r610, 8;
	setp.eq.s32 	%p183, %r609, 0;
	selp.f64 	%fd1477, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p183;
	mul.wide.s32 	%rd430, %r611, 8;
	add.s64 	%rd432, %rd273, %rd430;
	ld.global.nc.f64 	%fd1478, [%rd432+8];
	mul.rn.f64 	%fd430, %fd2152, %fd2152;
	fma.rn.f64 	%fd1479, %fd1477, %fd430, %fd1478;
	ld.global.nc.f64 	%fd1480, [%rd432+16];
	fma.rn.f64 	%fd1481, %fd1479, %fd430, %fd1480;
	ld.global.nc.f64 	%fd1482, [%rd432+24];
	fma.rn.f64 	%fd1483, %fd1481, %fd430, %fd1482;
	ld.global.nc.f64 	%fd1484, [%rd432+32];
	fma.rn.f64 	%fd1485, %fd1483, %fd430, %fd1484;
	ld.global.nc.f64 	%fd1486, [%rd432+40];
	fma.rn.f64 	%fd1487, %fd1485, %fd430, %fd1486;
	ld.global.nc.f64 	%fd1488, [%rd432+48];
	fma.rn.f64 	%fd431, %fd1487, %fd430, %fd1488;
	fma.rn.f64 	%fd2154, %fd431, %fd2152, %fd2152;
	@%p183 bra 	$L__BB0_242;

	fma.rn.f64 	%fd2154, %fd431, %fd430, %fd945;

$L__BB0_242:
	and.b32  	%r612, %r211, 2;
	setp.eq.s32 	%p184, %r612, 0;
	@%p184 bra 	$L__BB0_244;

	mov.f64 	%fd1490, 0d0000000000000000;
	mov.f64 	%fd1491, 0dBFF0000000000000;
	fma.rn.f64 	%fd2154, %fd2154, %fd1491, %fd1490;

$L__BB0_244:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r759}, %fd53;
	}
	setp.lt.s32 	%p295, %r759, 0;
	abs.f64 	%fd2011, %fd53;
	add.s64 	%rd434, %rd10, %rd418;
	mul.f64 	%fd1492, %fd423, %fd2154;
	st.local.f64 	[%rd434], %fd1492;
	mov.f64 	%fd1493, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r212}, %fd1493;
	}
	and.b32  	%r213, %r212, 2146435072;
	setp.eq.s32 	%p185, %r213, 1073741824;
	{ // callseq 28, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2011;
	.param .b64 param1;
	st.param.f64 	[param1+0], %fd1493;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2156, [retval0+0];
	} // callseq 28
	and.pred  	%p5, %p295, %p185;
	not.pred 	%p187, %p5;
	@%p187 bra 	$L__BB0_246;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r613}, %fd2156;
	}
	xor.b32  	%r614, %r613, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r615, %temp}, %fd2156;
	}
	mov.b64 	%fd2156, {%r615, %r614};

$L__BB0_246:
	setp.eq.f64 	%p296, %fd53, 0d0000000000000000;
	@%p296 bra 	$L__BB0_250;
	bra.uni 	$L__BB0_247;

$L__BB0_250:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r765}, %fd53;
	}
	selp.b32 	%r616, %r765, 0, %p185;
	mov.u32 	%r617, 0;
	or.b32  	%r618, %r616, 2146435072;
	setp.lt.s32 	%p192, %r212, 0;
	selp.b32 	%r619, %r618, %r616, %p192;
	mov.b64 	%fd2156, {%r617, %r619};
	bra.uni 	$L__BB0_251;

$L__BB0_247:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r760}, %fd53;
	}
	setp.gt.s32 	%p189, %r760, -1;
	@%p189 bra 	$L__BB0_251;

	cvt.rzi.f64.f64 	%fd1495, %fd1493;
	setp.eq.f64 	%p190, %fd1495, 0d4008000000000000;
	@%p190 bra 	$L__BB0_251;

	mov.f64 	%fd2156, 0dFFF8000000000000;

$L__BB0_251:
	add.f64 	%fd2012, %fd53, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r620}, %fd2012;
	}
	and.b32  	%r621, %r620, 2146435072;
	setp.ne.s32 	%p193, %r621, 2146435072;
	mov.f64 	%fd2157, %fd2156;
	@%p193 bra 	$L__BB0_257;

	add.f64 	%fd2157, %fd53, 0d4008000000000000;
	abs.f64 	%fd2035, %fd53;
	setp.gtu.f64 	%p194, %fd2035, 0d7FF0000000000000;
	@%p194 bra 	$L__BB0_257;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r622, %temp}, %fd1493;
	}
	and.b32  	%r214, %r212, 2147483647;
	setp.eq.s32 	%p195, %r214, 2146435072;
	setp.eq.s32 	%p196, %r622, 0;
	and.pred  	%p197, %p195, %p196;
	@%p197 bra 	$L__BB0_256;
	bra.uni 	$L__BB0_254;

$L__BB0_256:
	abs.f64 	%fd2037, %fd53;
	setp.eq.f64 	%p204, %fd53, 0dBFF0000000000000;
	setp.gt.f64 	%p205, %fd2037, 0d3FF0000000000000;
	selp.b32 	%r629, 2146435072, 0, %p205;
	mov.u32 	%r630, 0;
	xor.b32  	%r631, %r629, 2146435072;
	setp.lt.s32 	%p206, %r212, 0;
	selp.b32 	%r632, %r631, %r629, %p206;
	selp.b32 	%r633, 1072693248, %r632, %p204;
	mov.b64 	%fd2157, {%r630, %r633};
	bra.uni 	$L__BB0_257;

$L__BB0_254:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r764}, %fd53;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r623, %temp}, %fd53;
	}
	and.b32  	%r624, %r764, 2147483647;
	setp.ne.s32 	%p198, %r624, 2146435072;
	setp.ne.s32 	%p199, %r623, 0;
	or.pred  	%p200, %p198, %p199;
	mov.f64 	%fd2157, %fd2156;
	@%p200 bra 	$L__BB0_257;

	setp.gt.s32 	%p201, %r212, -1;
	selp.b32 	%r625, 2146435072, 0, %p201;
	mov.u32 	%r626, 0;
	setp.ne.s32 	%p202, %r214, 1071644672;
	and.pred  	%p203, %p202, %p5;
	or.b32  	%r627, %r625, -2147483648;
	selp.b32 	%r628, %r627, %r625, %p203;
	mov.b64 	%fd2157, {%r626, %r628};

$L__BB0_257:
	add.f64 	%fd2041, %fd669, %fd669;
	setp.eq.f64 	%p297, %fd53, 0d3FF0000000000000;
	sub.f64 	%fd2015, %fd45, %fd42;
	sub.f64 	%fd2014, %fd46, %fd43;
	sub.f64 	%fd2013, %fd47, %fd44;
	cvt.s64.s32 	%rd527, %r786;
	selp.f64 	%fd1498, 0d3FF0000000000000, %fd2157, %p297;
	ld.local.f64 	%fd1499, [%rd1];
	mul.f64 	%fd1500, %fd1499, %fd2015;
	ld.local.f64 	%fd1501, [%rd1+24];
	mul.f64 	%fd1502, %fd1501, %fd2014;
	ld.local.f64 	%fd1503, [%rd1+48];
	mul.f64 	%fd1504, %fd1503, %fd2013;
	neg.f64 	%fd1505, %fd1504;
	sub.f64 	%fd1506, %fd1505, %fd1502;
	sub.f64 	%fd1507, %fd1506, %fd1500;
	ld.local.f64 	%fd1508, [%rd1+8];
	mul.f64 	%fd1509, %fd1508, %fd2015;
	ld.local.f64 	%fd1510, [%rd1+32];
	mul.f64 	%fd1511, %fd1510, %fd2014;
	ld.local.f64 	%fd1512, [%rd1+56];
	mul.f64 	%fd1513, %fd1512, %fd2013;
	neg.f64 	%fd1514, %fd1513;
	sub.f64 	%fd1515, %fd1514, %fd1511;
	sub.f64 	%fd1516, %fd1515, %fd1509;
	ld.local.f64 	%fd1517, [%rd1+16];
	mul.f64 	%fd1518, %fd1517, %fd2015;
	ld.local.f64 	%fd1519, [%rd1+40];
	mul.f64 	%fd1520, %fd1519, %fd2014;
	ld.local.f64 	%fd1521, [%rd1+64];
	mul.f64 	%fd1522, %fd1521, %fd2013;
	neg.f64 	%fd1523, %fd1522;
	sub.f64 	%fd1524, %fd1523, %fd1520;
	sub.f64 	%fd1525, %fd1524, %fd1518;
	ld.local.f64 	%fd1526, [%rd17];
	add.f64 	%fd1527, %fd1507, %fd1526;
	ld.local.f64 	%fd1528, [%rd10];
	sub.f64 	%fd1529, %fd1527, %fd1528;
	mul.f64 	%fd1530, %fd1529, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd1531, %fd1530, %fd1498;
	ld.local.f64 	%fd1532, [%rd17+8];
	add.f64 	%fd1533, %fd1516, %fd1532;
	ld.local.f64 	%fd1534, [%rd10+8];
	sub.f64 	%fd1535, %fd1533, %fd1534;
	mul.f64 	%fd1536, %fd1535, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd1537, %fd1536, %fd1498;
	ld.local.f64 	%fd1538, [%rd17+16];
	add.f64 	%fd1539, %fd1525, %fd1538;
	ld.local.f64 	%fd1540, [%rd10+16];
	sub.f64 	%fd1541, %fd1539, %fd1540;
	mul.f64 	%fd1542, %fd1541, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd1543, %fd1542, %fd1498;
	mul.f64 	%fd1544, %fd676, %fd1543;
	fma.rn.f64 	%fd1545, %fd675, %fd1537, %fd1544;
	fma.rn.f64 	%fd1546, %fd674, %fd1531, %fd1545;
	mul.f64 	%fd1547, %fd1113, %fd1546;
	mul.f64 	%fd1548, %fd239, %fd1547;
	mul.f64 	%fd1549, %fd2041, %fd1548;
	ld.global.f64 	%fd1550, [%rd57];
	mul.f64 	%fd1551, %fd2, %fd1550;
	mul.f64 	%fd1552, %fd239, %fd238;
	mul.f64 	%fd1553, %fd2041, %fd1552;
	sub.f64 	%fd1554, %fd1553, %fd1549;
	mul.f64 	%fd1555, %fd1551, %fd1554;
	shl.b64 	%rd435, %rd527, 2;
	add.s64 	%rd436, %rd45, %rd435;
	ld.local.u32 	%r635, [%rd436];
	mul.wide.s32 	%rd437, %r635, 8;
	add.s64 	%rd80, %rd79, %rd437;
	ld.global.f64 	%fd1556, [%rd80];
	ld.shared.f64 	%fd1557, [%r65];
	mov.u32 	%r829, 0;
	fma.rn.f64 	%fd1558, %fd1556, %fd1555, %fd1557;
	st.shared.f64 	[%r65], %fd1558;

$L__BB0_258:
	add.f64 	%fd2039, %fd669, %fd669;
	mov.u64 	%rd566, 0;
	shl.b32 	%r749, %r772, 2;
	or.b32  	%r748, %r749, 1;
	mul.wide.s32 	%rd531, %r748, 8;
	add.s64 	%rd530, %rd56, %rd531;
	mul.wide.s32 	%rd529, %r749, 8;
	add.s64 	%rd528, %rd56, %rd529;
	mov.u32 	%r640, 2;
	sub.s32 	%r641, %r640, %r829;
	setp.eq.s32 	%p208, %r829, 0;
	selp.b32 	%r642, -1, %r641, %p208;
	cvt.rn.f64.s32 	%fd1564, %r642;
	add.s32 	%r643, %r829, -1;
	cvt.rn.f64.s32 	%fd1565, %r643;
	mul.f64 	%fd1566, %fd30, %fd1564;
	fma.rn.f64 	%fd1567, %fd33, %fd1565, %fd1566;
	mul.f64 	%fd1568, %fd31, %fd1564;
	fma.rn.f64 	%fd1569, %fd34, %fd1565, %fd1568;
	mul.f64 	%fd1570, %fd32, %fd1564;
	fma.rn.f64 	%fd1571, %fd35, %fd1565, %fd1570;
	mul.f64 	%fd1572, %fd672, %fd1571;
	mul.f64 	%fd1573, %fd673, %fd1569;
	sub.f64 	%fd1574, %fd1572, %fd1573;
	mul.f64 	%fd1575, %fd673, %fd1567;
	mul.f64 	%fd1576, %fd671, %fd1571;
	sub.f64 	%fd1577, %fd1575, %fd1576;
	mul.f64 	%fd1578, %fd671, %fd1569;
	mul.f64 	%fd1579, %fd672, %fd1567;
	sub.f64 	%fd1580, %fd1578, %fd1579;
	mul.f64 	%fd445, %fd2039, %fd1574;
	mul.f64 	%fd446, %fd2039, %fd1577;
	mul.f64 	%fd447, %fd2039, %fd1580;
	// begin inline asm
	ld.global.nc.f64 %fd1559, [%rd528];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd1560, [%rd530];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd1561, [%rd528];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd1562, [%rd530];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd1563, [%rd63];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r636, [%rd258];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r637, [%rd259];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r638, [%rd260];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r639, [%rd261];
	// end inline asm
	st.local.u64 	[%rd1], %rd566;
	st.local.u64 	[%rd1+8], %rd566;
	st.local.u64 	[%rd1+16], %rd566;
	cvt.rn.f64.s32 	%fd449, %r636;
	mul.f64 	%fd2158, %fd42, %fd449;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r644, %temp}, %fd2158;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r830}, %fd2158;
	}
	and.b32  	%r645, %r830, 2147483647;
	setp.ne.s32 	%p209, %r645, 2146435072;
	setp.ne.s32 	%p210, %r644, 0;
	or.pred  	%p211, %p210, %p209;
	@%p211 bra 	$L__BB0_260;

	mov.f64 	%fd1581, 0d0000000000000000;
	mul.rn.f64 	%fd2158, %fd2158, %fd1581;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r830}, %fd2158;
	}

$L__BB0_260:
	mul.f64 	%fd1582, %fd2158, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r831, %fd1582;
	st.local.u32 	[%rd10], %r831;
	cvt.rn.f64.s32 	%fd1583, %r831;
	neg.f64 	%fd1584, %fd1583;
	fma.rn.f64 	%fd1586, %fd1584, %fd756, %fd2158;
	fma.rn.f64 	%fd1588, %fd1584, %fd758, %fd1586;
	fma.rn.f64 	%fd2159, %fd1584, %fd760, %fd1588;
	and.b32  	%r646, %r830, 2145386496;
	setp.lt.u32 	%p212, %r646, 1105199104;
	@%p212 bra 	$L__BB0_262;

	{ // callseq 29, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2158;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2159, [retval0+0];
	} // callseq 29
	ld.local.u32 	%r831, [%rd10];

$L__BB0_262:
	add.s32 	%r225, %r831, 1;
	and.b32  	%r647, %r225, 1;
	shl.b32 	%r648, %r225, 3;
	and.b32  	%r649, %r648, 8;
	setp.eq.s32 	%p213, %r647, 0;
	selp.f64 	%fd1590, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p213;
	mul.wide.s32 	%rd449, %r649, 8;
	add.s64 	%rd451, %rd273, %rd449;
	ld.global.nc.f64 	%fd1591, [%rd451+8];
	mul.rn.f64 	%fd456, %fd2159, %fd2159;
	fma.rn.f64 	%fd1592, %fd1590, %fd456, %fd1591;
	ld.global.nc.f64 	%fd1593, [%rd451+16];
	fma.rn.f64 	%fd1594, %fd1592, %fd456, %fd1593;
	ld.global.nc.f64 	%fd1595, [%rd451+24];
	fma.rn.f64 	%fd1596, %fd1594, %fd456, %fd1595;
	ld.global.nc.f64 	%fd1597, [%rd451+32];
	fma.rn.f64 	%fd1598, %fd1596, %fd456, %fd1597;
	ld.global.nc.f64 	%fd1599, [%rd451+40];
	fma.rn.f64 	%fd1600, %fd1598, %fd456, %fd1599;
	ld.global.nc.f64 	%fd1601, [%rd451+48];
	fma.rn.f64 	%fd457, %fd1600, %fd456, %fd1601;
	fma.rn.f64 	%fd2161, %fd457, %fd2159, %fd2159;
	@%p213 bra 	$L__BB0_264;

	fma.rn.f64 	%fd2161, %fd457, %fd456, %fd945;

$L__BB0_264:
	and.b32  	%r650, %r225, 2;
	setp.eq.s32 	%p214, %r650, 0;
	@%p214 bra 	$L__BB0_266;

	mov.f64 	%fd1603, 0d0000000000000000;
	mov.f64 	%fd1604, 0dBFF0000000000000;
	fma.rn.f64 	%fd2161, %fd2161, %fd1604, %fd1603;

$L__BB0_266:
	cvt.rn.f64.s32 	%fd463, %r637;
	mul.f64 	%fd2162, %fd43, %fd463;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r651, %temp}, %fd2162;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r832}, %fd2162;
	}
	and.b32  	%r652, %r832, 2147483647;
	setp.ne.s32 	%p215, %r652, 2146435072;
	setp.ne.s32 	%p216, %r651, 0;
	or.pred  	%p217, %p216, %p215;
	@%p217 bra 	$L__BB0_268;

	mov.f64 	%fd1605, 0d0000000000000000;
	mul.rn.f64 	%fd2162, %fd2162, %fd1605;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r832}, %fd2162;
	}

$L__BB0_268:
	mul.f64 	%fd1606, %fd2162, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r833, %fd1606;
	st.local.u32 	[%rd10], %r833;
	cvt.rn.f64.s32 	%fd1607, %r833;
	neg.f64 	%fd1608, %fd1607;
	fma.rn.f64 	%fd1610, %fd1608, %fd756, %fd2162;
	fma.rn.f64 	%fd1612, %fd1608, %fd758, %fd1610;
	fma.rn.f64 	%fd2163, %fd1608, %fd760, %fd1612;
	and.b32  	%r653, %r832, 2145386496;
	setp.lt.u32 	%p218, %r653, 1105199104;
	@%p218 bra 	$L__BB0_270;

	{ // callseq 30, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2162;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2163, [retval0+0];
	} // callseq 30
	ld.local.u32 	%r833, [%rd10];

$L__BB0_270:
	add.s32 	%r232, %r833, 1;
	and.b32  	%r654, %r232, 1;
	shl.b32 	%r655, %r232, 3;
	and.b32  	%r656, %r655, 8;
	setp.eq.s32 	%p219, %r654, 0;
	selp.f64 	%fd1614, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p219;
	mul.wide.s32 	%rd453, %r656, 8;
	add.s64 	%rd455, %rd273, %rd453;
	ld.global.nc.f64 	%fd1615, [%rd455+8];
	mul.rn.f64 	%fd470, %fd2163, %fd2163;
	fma.rn.f64 	%fd1616, %fd1614, %fd470, %fd1615;
	ld.global.nc.f64 	%fd1617, [%rd455+16];
	fma.rn.f64 	%fd1618, %fd1616, %fd470, %fd1617;
	ld.global.nc.f64 	%fd1619, [%rd455+24];
	fma.rn.f64 	%fd1620, %fd1618, %fd470, %fd1619;
	ld.global.nc.f64 	%fd1621, [%rd455+32];
	fma.rn.f64 	%fd1622, %fd1620, %fd470, %fd1621;
	ld.global.nc.f64 	%fd1623, [%rd455+40];
	fma.rn.f64 	%fd1624, %fd1622, %fd470, %fd1623;
	ld.global.nc.f64 	%fd1625, [%rd455+48];
	fma.rn.f64 	%fd471, %fd1624, %fd470, %fd1625;
	fma.rn.f64 	%fd2165, %fd471, %fd2163, %fd2163;
	@%p219 bra 	$L__BB0_272;

	fma.rn.f64 	%fd2165, %fd471, %fd470, %fd945;

$L__BB0_272:
	and.b32  	%r657, %r232, 2;
	setp.eq.s32 	%p220, %r657, 0;
	@%p220 bra 	$L__BB0_274;

	mov.f64 	%fd1627, 0d0000000000000000;
	mov.f64 	%fd1628, 0dBFF0000000000000;
	fma.rn.f64 	%fd2165, %fd2165, %fd1628, %fd1627;

$L__BB0_274:
	mul.f64 	%fd477, %fd2161, %fd2165;
	cvt.rn.f64.s32 	%fd478, %r638;
	mul.f64 	%fd2166, %fd44, %fd478;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r658, %temp}, %fd2166;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r834}, %fd2166;
	}
	and.b32  	%r659, %r834, 2147483647;
	setp.ne.s32 	%p221, %r659, 2146435072;
	setp.ne.s32 	%p222, %r658, 0;
	or.pred  	%p223, %p222, %p221;
	@%p223 bra 	$L__BB0_276;

	mov.f64 	%fd1629, 0d0000000000000000;
	mul.rn.f64 	%fd2166, %fd2166, %fd1629;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r834}, %fd2166;
	}

$L__BB0_276:
	mul.f64 	%fd1630, %fd2166, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r835, %fd1630;
	st.local.u32 	[%rd10], %r835;
	cvt.rn.f64.s32 	%fd1631, %r835;
	neg.f64 	%fd1632, %fd1631;
	fma.rn.f64 	%fd1634, %fd1632, %fd756, %fd2166;
	fma.rn.f64 	%fd1636, %fd1632, %fd758, %fd1634;
	fma.rn.f64 	%fd2167, %fd1632, %fd760, %fd1636;
	and.b32  	%r660, %r834, 2145386496;
	setp.lt.u32 	%p224, %r660, 1105199104;
	@%p224 bra 	$L__BB0_278;

	{ // callseq 31, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2166;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2167, [retval0+0];
	} // callseq 31
	ld.local.u32 	%r835, [%rd10];

$L__BB0_278:
	add.s32 	%r239, %r835, 1;
	and.b32  	%r661, %r239, 1;
	shl.b32 	%r662, %r239, 3;
	and.b32  	%r663, %r662, 8;
	setp.eq.s32 	%p225, %r661, 0;
	selp.f64 	%fd1638, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p225;
	mul.wide.s32 	%rd457, %r663, 8;
	add.s64 	%rd459, %rd273, %rd457;
	ld.global.nc.f64 	%fd1639, [%rd459+8];
	mul.rn.f64 	%fd485, %fd2167, %fd2167;
	fma.rn.f64 	%fd1640, %fd1638, %fd485, %fd1639;
	ld.global.nc.f64 	%fd1641, [%rd459+16];
	fma.rn.f64 	%fd1642, %fd1640, %fd485, %fd1641;
	ld.global.nc.f64 	%fd1643, [%rd459+24];
	fma.rn.f64 	%fd1644, %fd1642, %fd485, %fd1643;
	ld.global.nc.f64 	%fd1645, [%rd459+32];
	fma.rn.f64 	%fd1646, %fd1644, %fd485, %fd1645;
	ld.global.nc.f64 	%fd1647, [%rd459+40];
	fma.rn.f64 	%fd1648, %fd1646, %fd485, %fd1647;
	ld.global.nc.f64 	%fd1649, [%rd459+48];
	fma.rn.f64 	%fd486, %fd1648, %fd485, %fd1649;
	fma.rn.f64 	%fd2169, %fd486, %fd2167, %fd2167;
	@%p225 bra 	$L__BB0_280;

	fma.rn.f64 	%fd2169, %fd486, %fd485, %fd945;

$L__BB0_280:
	and.b32  	%r664, %r239, 2;
	setp.eq.s32 	%p226, %r664, 0;
	@%p226 bra 	$L__BB0_282;

	mov.f64 	%fd1651, 0d0000000000000000;
	mov.f64 	%fd1652, 0dBFF0000000000000;
	fma.rn.f64 	%fd2169, %fd2169, %fd1652, %fd1651;

$L__BB0_282:
	mov.u64 	%rd567, 0;
	cvt.s64.s32 	%rd82, %r639;
	mul.wide.s32 	%rd460, %r639, 8;
	add.s64 	%rd461, %rd1, %rd460;
	mul.f64 	%fd1653, %fd477, %fd2169;
	st.local.f64 	[%rd461], %fd1653;
	st.local.u64 	[%rd17], %rd567;
	st.local.u64 	[%rd17+8], %rd567;
	st.local.u64 	[%rd17+16], %rd567;
	mul.f64 	%fd2170, %fd45, %fd449;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r665, %temp}, %fd2170;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r836}, %fd2170;
	}
	and.b32  	%r666, %r836, 2147483647;
	setp.ne.s32 	%p227, %r666, 2146435072;
	setp.ne.s32 	%p228, %r665, 0;
	or.pred  	%p229, %p228, %p227;
	@%p229 bra 	$L__BB0_284;

	mov.f64 	%fd1654, 0d0000000000000000;
	mul.rn.f64 	%fd2170, %fd2170, %fd1654;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r836}, %fd2170;
	}

$L__BB0_284:
	mul.f64 	%fd1655, %fd2170, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r837, %fd1655;
	st.local.u32 	[%rd10], %r837;
	cvt.rn.f64.s32 	%fd1656, %r837;
	neg.f64 	%fd1657, %fd1656;
	fma.rn.f64 	%fd1659, %fd1657, %fd756, %fd2170;
	fma.rn.f64 	%fd1661, %fd1657, %fd758, %fd1659;
	fma.rn.f64 	%fd2171, %fd1657, %fd760, %fd1661;
	and.b32  	%r667, %r836, 2145386496;
	setp.lt.u32 	%p230, %r667, 1105199104;
	@%p230 bra 	$L__BB0_286;

	{ // callseq 32, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2170;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2171, [retval0+0];
	} // callseq 32
	ld.local.u32 	%r837, [%rd10];

$L__BB0_286:
	add.s32 	%r246, %r837, 1;
	and.b32  	%r668, %r246, 1;
	shl.b32 	%r669, %r246, 3;
	and.b32  	%r670, %r669, 8;
	setp.eq.s32 	%p231, %r668, 0;
	selp.f64 	%fd1663, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p231;
	mul.wide.s32 	%rd464, %r670, 8;
	add.s64 	%rd466, %rd273, %rd464;
	ld.global.nc.f64 	%fd1664, [%rd466+8];
	mul.rn.f64 	%fd498, %fd2171, %fd2171;
	fma.rn.f64 	%fd1665, %fd1663, %fd498, %fd1664;
	ld.global.nc.f64 	%fd1666, [%rd466+16];
	fma.rn.f64 	%fd1667, %fd1665, %fd498, %fd1666;
	ld.global.nc.f64 	%fd1668, [%rd466+24];
	fma.rn.f64 	%fd1669, %fd1667, %fd498, %fd1668;
	ld.global.nc.f64 	%fd1670, [%rd466+32];
	fma.rn.f64 	%fd1671, %fd1669, %fd498, %fd1670;
	ld.global.nc.f64 	%fd1672, [%rd466+40];
	fma.rn.f64 	%fd1673, %fd1671, %fd498, %fd1672;
	ld.global.nc.f64 	%fd1674, [%rd466+48];
	fma.rn.f64 	%fd499, %fd1673, %fd498, %fd1674;
	fma.rn.f64 	%fd2173, %fd499, %fd2171, %fd2171;
	@%p231 bra 	$L__BB0_288;

	fma.rn.f64 	%fd2173, %fd499, %fd498, %fd945;

$L__BB0_288:
	and.b32  	%r671, %r246, 2;
	setp.eq.s32 	%p232, %r671, 0;
	@%p232 bra 	$L__BB0_290;

	mov.f64 	%fd1676, 0d0000000000000000;
	mov.f64 	%fd1677, 0dBFF0000000000000;
	fma.rn.f64 	%fd2173, %fd2173, %fd1677, %fd1676;

$L__BB0_290:
	mul.f64 	%fd2174, %fd46, %fd463;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r672, %temp}, %fd2174;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r838}, %fd2174;
	}
	and.b32  	%r673, %r838, 2147483647;
	setp.ne.s32 	%p233, %r673, 2146435072;
	setp.ne.s32 	%p234, %r672, 0;
	or.pred  	%p235, %p234, %p233;
	@%p235 bra 	$L__BB0_292;

	mov.f64 	%fd1678, 0d0000000000000000;
	mul.rn.f64 	%fd2174, %fd2174, %fd1678;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r838}, %fd2174;
	}

$L__BB0_292:
	mul.f64 	%fd1679, %fd2174, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r839, %fd1679;
	st.local.u32 	[%rd10], %r839;
	cvt.rn.f64.s32 	%fd1680, %r839;
	neg.f64 	%fd1681, %fd1680;
	fma.rn.f64 	%fd1683, %fd1681, %fd756, %fd2174;
	fma.rn.f64 	%fd1685, %fd1681, %fd758, %fd1683;
	fma.rn.f64 	%fd2175, %fd1681, %fd760, %fd1685;
	and.b32  	%r674, %r838, 2145386496;
	setp.lt.u32 	%p236, %r674, 1105199104;
	@%p236 bra 	$L__BB0_294;

	{ // callseq 33, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2174;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2175, [retval0+0];
	} // callseq 33
	ld.local.u32 	%r839, [%rd10];

$L__BB0_294:
	add.s32 	%r253, %r839, 1;
	and.b32  	%r675, %r253, 1;
	shl.b32 	%r676, %r253, 3;
	and.b32  	%r677, %r676, 8;
	setp.eq.s32 	%p237, %r675, 0;
	selp.f64 	%fd1687, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p237;
	mul.wide.s32 	%rd468, %r677, 8;
	add.s64 	%rd470, %rd273, %rd468;
	ld.global.nc.f64 	%fd1688, [%rd470+8];
	mul.rn.f64 	%fd511, %fd2175, %fd2175;
	fma.rn.f64 	%fd1689, %fd1687, %fd511, %fd1688;
	ld.global.nc.f64 	%fd1690, [%rd470+16];
	fma.rn.f64 	%fd1691, %fd1689, %fd511, %fd1690;
	ld.global.nc.f64 	%fd1692, [%rd470+24];
	fma.rn.f64 	%fd1693, %fd1691, %fd511, %fd1692;
	ld.global.nc.f64 	%fd1694, [%rd470+32];
	fma.rn.f64 	%fd1695, %fd1693, %fd511, %fd1694;
	ld.global.nc.f64 	%fd1696, [%rd470+40];
	fma.rn.f64 	%fd1697, %fd1695, %fd511, %fd1696;
	ld.global.nc.f64 	%fd1698, [%rd470+48];
	fma.rn.f64 	%fd512, %fd1697, %fd511, %fd1698;
	fma.rn.f64 	%fd2177, %fd512, %fd2175, %fd2175;
	@%p237 bra 	$L__BB0_296;

	fma.rn.f64 	%fd2177, %fd512, %fd511, %fd945;

$L__BB0_296:
	and.b32  	%r678, %r253, 2;
	setp.eq.s32 	%p238, %r678, 0;
	@%p238 bra 	$L__BB0_298;

	mov.f64 	%fd1700, 0d0000000000000000;
	mov.f64 	%fd1701, 0dBFF0000000000000;
	fma.rn.f64 	%fd2177, %fd2177, %fd1701, %fd1700;

$L__BB0_298:
	mul.f64 	%fd518, %fd2173, %fd2177;
	mul.f64 	%fd2178, %fd47, %fd478;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r679, %temp}, %fd2178;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r840}, %fd2178;
	}
	and.b32  	%r680, %r840, 2147483647;
	setp.ne.s32 	%p239, %r680, 2146435072;
	setp.ne.s32 	%p240, %r679, 0;
	or.pred  	%p241, %p240, %p239;
	@%p241 bra 	$L__BB0_300;

	mov.f64 	%fd1702, 0d0000000000000000;
	mul.rn.f64 	%fd2178, %fd2178, %fd1702;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r840}, %fd2178;
	}

$L__BB0_300:
	mul.f64 	%fd1703, %fd2178, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r841, %fd1703;
	st.local.u32 	[%rd10], %r841;
	cvt.rn.f64.s32 	%fd1704, %r841;
	neg.f64 	%fd1705, %fd1704;
	fma.rn.f64 	%fd1707, %fd1705, %fd756, %fd2178;
	fma.rn.f64 	%fd1709, %fd1705, %fd758, %fd1707;
	fma.rn.f64 	%fd2179, %fd1705, %fd760, %fd1709;
	and.b32  	%r681, %r840, 2145386496;
	setp.lt.u32 	%p242, %r681, 1105199104;
	@%p242 bra 	$L__BB0_302;

	{ // callseq 34, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2178;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2179, [retval0+0];
	} // callseq 34
	ld.local.u32 	%r841, [%rd10];

$L__BB0_302:
	add.s32 	%r260, %r841, 1;
	and.b32  	%r682, %r260, 1;
	shl.b32 	%r683, %r260, 3;
	and.b32  	%r684, %r683, 8;
	setp.eq.s32 	%p243, %r682, 0;
	selp.f64 	%fd1711, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p243;
	mul.wide.s32 	%rd472, %r684, 8;
	add.s64 	%rd474, %rd273, %rd472;
	ld.global.nc.f64 	%fd1712, [%rd474+8];
	mul.rn.f64 	%fd525, %fd2179, %fd2179;
	fma.rn.f64 	%fd1713, %fd1711, %fd525, %fd1712;
	ld.global.nc.f64 	%fd1714, [%rd474+16];
	fma.rn.f64 	%fd1715, %fd1713, %fd525, %fd1714;
	ld.global.nc.f64 	%fd1716, [%rd474+24];
	fma.rn.f64 	%fd1717, %fd1715, %fd525, %fd1716;
	ld.global.nc.f64 	%fd1718, [%rd474+32];
	fma.rn.f64 	%fd1719, %fd1717, %fd525, %fd1718;
	ld.global.nc.f64 	%fd1720, [%rd474+40];
	fma.rn.f64 	%fd1721, %fd1719, %fd525, %fd1720;
	ld.global.nc.f64 	%fd1722, [%rd474+48];
	fma.rn.f64 	%fd526, %fd1721, %fd525, %fd1722;
	fma.rn.f64 	%fd2181, %fd526, %fd2179, %fd2179;
	@%p243 bra 	$L__BB0_304;

	fma.rn.f64 	%fd2181, %fd526, %fd525, %fd945;

$L__BB0_304:
	and.b32  	%r685, %r260, 2;
	setp.eq.s32 	%p244, %r685, 0;
	@%p244 bra 	$L__BB0_306;

	mov.f64 	%fd1724, 0d0000000000000000;
	mov.f64 	%fd1725, 0dBFF0000000000000;
	fma.rn.f64 	%fd2181, %fd2181, %fd1725, %fd1724;

$L__BB0_306:
	sub.f64 	%fd2018, %fd45, %fd42;
	sub.f64 	%fd2017, %fd46, %fd43;
	sub.f64 	%fd2016, %fd47, %fd44;
	mov.u64 	%rd568, 0;
	mul.f64 	%fd1999, %fd53, %fd53;
	mul.f64 	%fd1998, %fd53, %fd1999;
	shl.b64 	%rd480, %rd82, 3;
	add.s64 	%rd481, %rd17, %rd480;
	mul.f64 	%fd1727, %fd518, %fd2181;
	st.local.f64 	[%rd481], %fd1727;
	ld.local.f64 	%fd1728, [%rd17];
	ld.local.f64 	%fd1729, [%rd1];
	sub.f64 	%fd1730, %fd1729, %fd1728;
	ld.local.f64 	%fd1731, [%rd17+8];
	ld.local.f64 	%fd1732, [%rd1+8];
	sub.f64 	%fd1733, %fd1732, %fd1731;
	ld.local.f64 	%fd1734, [%rd17+16];
	ld.local.f64 	%fd1735, [%rd1+16];
	sub.f64 	%fd1736, %fd1735, %fd1734;
	mul.f64 	%fd1737, %fd2016, %fd1736;
	fma.rn.f64 	%fd1738, %fd2017, %fd1733, %fd1737;
	fma.rn.f64 	%fd1739, %fd2018, %fd1730, %fd1738;
	div.rn.f64 	%fd1740, %fd1739, 0d402921FB54442D18;
	div.rn.f64 	%fd1741, %fd1740, %fd1998;
	mul.f64 	%fd1742, %fd1563, %fd1741;
	mul.f64 	%fd1743, %fd143, %fd447;
	fma.rn.f64 	%fd1744, %fd142, %fd446, %fd1743;
	fma.rn.f64 	%fd1745, %fd141, %fd445, %fd1744;
	mul.f64 	%fd532, %fd1742, %fd1745;
	// begin inline asm
	ld.global.nc.f64 %fd1726, [%rd63];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r686, [%rd258];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r687, [%rd259];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r688, [%rd260];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r689, [%rd261];
	// end inline asm
	st.local.u64 	[%rd47], %rd568;
	st.local.u64 	[%rd47+8], %rd568;
	st.local.u64 	[%rd47+16], %rd568;
	st.local.u64 	[%rd47+24], %rd568;
	st.local.u64 	[%rd47+32], %rd568;
	st.local.u64 	[%rd47+40], %rd568;
	st.local.u64 	[%rd47+48], %rd568;
	st.local.u64 	[%rd47+56], %rd568;
	st.local.u64 	[%rd47+64], %rd568;
	cvt.rn.f64.s32 	%fd534, %r686;
	mul.f64 	%fd2206, %fd45, %fd534;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r690, %temp}, %fd2206;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r854}, %fd2206;
	}
	and.b32  	%r691, %r854, 2147483647;
	setp.eq.s32 	%p245, %r691, 2146435072;
	setp.eq.s32 	%p246, %r690, 0;
	and.pred  	%p6, %p246, %p245;
	not.pred 	%p247, %p6;
	mov.u32 	%r842, %r854;
	mov.f64 	%fd2182, %fd2206;
	@%p247 bra 	$L__BB0_308;

	mov.f64 	%fd1746, 0d0000000000000000;
	mul.rn.f64 	%fd2182, %fd2206, %fd1746;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r842}, %fd2182;
	}

$L__BB0_308:
	mul.f64 	%fd1747, %fd2182, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r843, %fd1747;
	st.local.u32 	[%rd1], %r843;
	cvt.rn.f64.s32 	%fd1748, %r843;
	neg.f64 	%fd1749, %fd1748;
	fma.rn.f64 	%fd1751, %fd1749, %fd756, %fd2182;
	fma.rn.f64 	%fd1753, %fd1749, %fd758, %fd1751;
	fma.rn.f64 	%fd2183, %fd1749, %fd760, %fd1753;
	and.b32  	%r692, %r842, 2145386496;
	setp.lt.u32 	%p248, %r692, 1105199104;
	@%p248 bra 	$L__BB0_310;

	{ // callseq 35, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2182;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2183, [retval0+0];
	} // callseq 35
	ld.local.u32 	%r843, [%rd1];

$L__BB0_310:
	and.b32  	%r693, %r843, 1;
	shl.b32 	%r694, %r843, 3;
	and.b32  	%r695, %r694, 8;
	setp.eq.s32 	%p249, %r693, 0;
	selp.f64 	%fd1755, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p249;
	mul.wide.s32 	%rd484, %r695, 8;
	add.s64 	%rd486, %rd273, %rd484;
	ld.global.nc.f64 	%fd1756, [%rd486+8];
	mul.rn.f64 	%fd541, %fd2183, %fd2183;
	fma.rn.f64 	%fd1757, %fd1755, %fd541, %fd1756;
	ld.global.nc.f64 	%fd1758, [%rd486+16];
	fma.rn.f64 	%fd1759, %fd1757, %fd541, %fd1758;
	ld.global.nc.f64 	%fd1760, [%rd486+24];
	fma.rn.f64 	%fd1761, %fd1759, %fd541, %fd1760;
	ld.global.nc.f64 	%fd1762, [%rd486+32];
	fma.rn.f64 	%fd1763, %fd1761, %fd541, %fd1762;
	ld.global.nc.f64 	%fd1764, [%rd486+40];
	fma.rn.f64 	%fd1765, %fd1763, %fd541, %fd1764;
	ld.global.nc.f64 	%fd1766, [%rd486+48];
	fma.rn.f64 	%fd542, %fd1765, %fd541, %fd1766;
	fma.rn.f64 	%fd2185, %fd542, %fd2183, %fd2183;
	@%p249 bra 	$L__BB0_312;

	fma.rn.f64 	%fd2185, %fd542, %fd541, %fd945;

$L__BB0_312:
	and.b32  	%r696, %r843, 2;
	setp.eq.s32 	%p250, %r696, 0;
	@%p250 bra 	$L__BB0_314;

	mov.f64 	%fd1768, 0d0000000000000000;
	mov.f64 	%fd1769, 0dBFF0000000000000;
	fma.rn.f64 	%fd2185, %fd2185, %fd1769, %fd1768;

$L__BB0_314:
	cvt.rn.f64.s32 	%fd2043, %r686;
	mul.f64 	%fd548, %fd2185, %fd2043;
	cvt.rn.f64.s32 	%fd549, %r687;
	mul.f64 	%fd2210, %fd46, %fd549;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r697, %temp}, %fd2210;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r856}, %fd2210;
	}
	and.b32  	%r698, %r856, 2147483647;
	setp.eq.s32 	%p251, %r698, 2146435072;
	setp.eq.s32 	%p252, %r697, 0;
	and.pred  	%p7, %p252, %p251;
	not.pred 	%p253, %p7;
	mov.u32 	%r844, %r856;
	mov.f64 	%fd2186, %fd2210;
	@%p253 bra 	$L__BB0_316;

	mov.f64 	%fd1770, 0d0000000000000000;
	mul.rn.f64 	%fd2186, %fd2210, %fd1770;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r844}, %fd2186;
	}

$L__BB0_316:
	mul.f64 	%fd1771, %fd2186, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r845, %fd1771;
	st.local.u32 	[%rd1], %r845;
	cvt.rn.f64.s32 	%fd1772, %r845;
	neg.f64 	%fd1773, %fd1772;
	fma.rn.f64 	%fd1775, %fd1773, %fd756, %fd2186;
	fma.rn.f64 	%fd1777, %fd1773, %fd758, %fd1775;
	fma.rn.f64 	%fd2187, %fd1773, %fd760, %fd1777;
	and.b32  	%r699, %r844, 2145386496;
	setp.lt.u32 	%p254, %r699, 1105199104;
	@%p254 bra 	$L__BB0_318;

	{ // callseq 36, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2186;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2187, [retval0+0];
	} // callseq 36
	ld.local.u32 	%r845, [%rd1];

$L__BB0_318:
	add.s32 	%r276, %r845, 1;
	and.b32  	%r700, %r276, 1;
	shl.b32 	%r701, %r276, 3;
	and.b32  	%r702, %r701, 8;
	setp.eq.s32 	%p255, %r700, 0;
	selp.f64 	%fd1779, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p255;
	mul.wide.s32 	%rd488, %r702, 8;
	add.s64 	%rd490, %rd273, %rd488;
	ld.global.nc.f64 	%fd1780, [%rd490+8];
	mul.rn.f64 	%fd556, %fd2187, %fd2187;
	fma.rn.f64 	%fd1781, %fd1779, %fd556, %fd1780;
	ld.global.nc.f64 	%fd1782, [%rd490+16];
	fma.rn.f64 	%fd1783, %fd1781, %fd556, %fd1782;
	ld.global.nc.f64 	%fd1784, [%rd490+24];
	fma.rn.f64 	%fd1785, %fd1783, %fd556, %fd1784;
	ld.global.nc.f64 	%fd1786, [%rd490+32];
	fma.rn.f64 	%fd1787, %fd1785, %fd556, %fd1786;
	ld.global.nc.f64 	%fd1788, [%rd490+40];
	fma.rn.f64 	%fd1789, %fd1787, %fd556, %fd1788;
	ld.global.nc.f64 	%fd1790, [%rd490+48];
	fma.rn.f64 	%fd557, %fd1789, %fd556, %fd1790;
	fma.rn.f64 	%fd2189, %fd557, %fd2187, %fd2187;
	@%p255 bra 	$L__BB0_320;

	fma.rn.f64 	%fd2189, %fd557, %fd556, %fd945;

$L__BB0_320:
	and.b32  	%r703, %r276, 2;
	setp.eq.s32 	%p256, %r703, 0;
	@%p256 bra 	$L__BB0_322;

	mov.f64 	%fd1792, 0d0000000000000000;
	mov.f64 	%fd1793, 0dBFF0000000000000;
	fma.rn.f64 	%fd2189, %fd2189, %fd1793, %fd1792;

$L__BB0_322:
	mul.f64 	%fd563, %fd548, %fd2189;
	cvt.rn.f64.s32 	%fd564, %r688;
	mul.f64 	%fd2214, %fd47, %fd564;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r704, %temp}, %fd2214;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r858}, %fd2214;
	}
	and.b32  	%r705, %r858, 2147483647;
	setp.eq.s32 	%p257, %r705, 2146435072;
	setp.eq.s32 	%p258, %r704, 0;
	and.pred  	%p8, %p258, %p257;
	not.pred 	%p259, %p8;
	mov.u32 	%r846, %r858;
	mov.f64 	%fd2190, %fd2214;
	@%p259 bra 	$L__BB0_324;

	mov.f64 	%fd1794, 0d0000000000000000;
	mul.rn.f64 	%fd2190, %fd2214, %fd1794;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r846}, %fd2190;
	}

$L__BB0_324:
	mul.f64 	%fd1795, %fd2190, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r847, %fd1795;
	st.local.u32 	[%rd1], %r847;
	cvt.rn.f64.s32 	%fd1796, %r847;
	neg.f64 	%fd1797, %fd1796;
	fma.rn.f64 	%fd1799, %fd1797, %fd756, %fd2190;
	fma.rn.f64 	%fd1801, %fd1797, %fd758, %fd1799;
	fma.rn.f64 	%fd2191, %fd1797, %fd760, %fd1801;
	and.b32  	%r706, %r846, 2145386496;
	setp.lt.u32 	%p260, %r706, 1105199104;
	@%p260 bra 	$L__BB0_326;

	{ // callseq 37, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2190;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2191, [retval0+0];
	} // callseq 37
	ld.local.u32 	%r847, [%rd1];

$L__BB0_326:
	add.s32 	%r283, %r847, 1;
	and.b32  	%r707, %r283, 1;
	shl.b32 	%r708, %r283, 3;
	and.b32  	%r709, %r708, 8;
	setp.eq.s32 	%p261, %r707, 0;
	selp.f64 	%fd1803, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p261;
	mul.wide.s32 	%rd492, %r709, 8;
	add.s64 	%rd494, %rd273, %rd492;
	ld.global.nc.f64 	%fd1804, [%rd494+8];
	mul.rn.f64 	%fd571, %fd2191, %fd2191;
	fma.rn.f64 	%fd1805, %fd1803, %fd571, %fd1804;
	ld.global.nc.f64 	%fd1806, [%rd494+16];
	fma.rn.f64 	%fd1807, %fd1805, %fd571, %fd1806;
	ld.global.nc.f64 	%fd1808, [%rd494+24];
	fma.rn.f64 	%fd1809, %fd1807, %fd571, %fd1808;
	ld.global.nc.f64 	%fd1810, [%rd494+32];
	fma.rn.f64 	%fd1811, %fd1809, %fd571, %fd1810;
	ld.global.nc.f64 	%fd1812, [%rd494+40];
	fma.rn.f64 	%fd1813, %fd1811, %fd571, %fd1812;
	ld.global.nc.f64 	%fd1814, [%rd494+48];
	fma.rn.f64 	%fd572, %fd1813, %fd571, %fd1814;
	fma.rn.f64 	%fd2193, %fd572, %fd2191, %fd2191;
	@%p261 bra 	$L__BB0_328;

	fma.rn.f64 	%fd2193, %fd572, %fd571, %fd945;

$L__BB0_328:
	and.b32  	%r710, %r283, 2;
	setp.eq.s32 	%p262, %r710, 0;
	@%p262 bra 	$L__BB0_330;

	mov.f64 	%fd1816, 0d0000000000000000;
	mov.f64 	%fd1817, 0dBFF0000000000000;
	fma.rn.f64 	%fd2193, %fd2193, %fd1817, %fd1816;

$L__BB0_330:
	mul.f64 	%fd578, %fd563, %fd2193;
	mov.u32 	%r848, %r854;
	mov.f64 	%fd2194, %fd2206;
	@%p247 bra 	$L__BB0_332;

	mov.f64 	%fd1818, 0d0000000000000000;
	mul.rn.f64 	%fd2194, %fd2206, %fd1818;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r848}, %fd2194;
	}

$L__BB0_332:
	mul.f64 	%fd1819, %fd2194, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r849, %fd1819;
	st.local.u32 	[%rd1], %r849;
	cvt.rn.f64.s32 	%fd1820, %r849;
	neg.f64 	%fd1821, %fd1820;
	fma.rn.f64 	%fd1823, %fd1821, %fd756, %fd2194;
	fma.rn.f64 	%fd1825, %fd1821, %fd758, %fd1823;
	fma.rn.f64 	%fd2195, %fd1821, %fd760, %fd1825;
	and.b32  	%r711, %r848, 2145386496;
	setp.lt.u32 	%p264, %r711, 1105199104;
	@%p264 bra 	$L__BB0_334;

	{ // callseq 38, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2194;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2195, [retval0+0];
	} // callseq 38
	ld.local.u32 	%r849, [%rd1];

$L__BB0_334:
	add.s32 	%r289, %r849, 1;
	and.b32  	%r712, %r289, 1;
	shl.b32 	%r713, %r289, 3;
	and.b32  	%r714, %r713, 8;
	setp.eq.s32 	%p265, %r712, 0;
	selp.f64 	%fd1827, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p265;
	mul.wide.s32 	%rd496, %r714, 8;
	add.s64 	%rd498, %rd273, %rd496;
	ld.global.nc.f64 	%fd1828, [%rd498+8];
	mul.rn.f64 	%fd584, %fd2195, %fd2195;
	fma.rn.f64 	%fd1829, %fd1827, %fd584, %fd1828;
	ld.global.nc.f64 	%fd1830, [%rd498+16];
	fma.rn.f64 	%fd1831, %fd1829, %fd584, %fd1830;
	ld.global.nc.f64 	%fd1832, [%rd498+24];
	fma.rn.f64 	%fd1833, %fd1831, %fd584, %fd1832;
	ld.global.nc.f64 	%fd1834, [%rd498+32];
	fma.rn.f64 	%fd1835, %fd1833, %fd584, %fd1834;
	ld.global.nc.f64 	%fd1836, [%rd498+40];
	fma.rn.f64 	%fd1837, %fd1835, %fd584, %fd1836;
	ld.global.nc.f64 	%fd1838, [%rd498+48];
	fma.rn.f64 	%fd585, %fd1837, %fd584, %fd1838;
	fma.rn.f64 	%fd2197, %fd585, %fd2195, %fd2195;
	@%p265 bra 	$L__BB0_336;

	fma.rn.f64 	%fd2197, %fd585, %fd584, %fd945;

$L__BB0_336:
	and.b32  	%r715, %r289, 2;
	setp.eq.s32 	%p266, %r715, 0;
	@%p266 bra 	$L__BB0_338;

	mov.f64 	%fd1840, 0d0000000000000000;
	mov.f64 	%fd1841, 0dBFF0000000000000;
	fma.rn.f64 	%fd2197, %fd2197, %fd1841, %fd1840;

$L__BB0_338:
	cvt.rn.f64.s32 	%fd2038, %r687;
	mul.f64 	%fd591, %fd2197, %fd2038;
	mov.u32 	%r850, %r856;
	mov.f64 	%fd2198, %fd2210;
	@%p253 bra 	$L__BB0_340;

	mov.f64 	%fd1842, 0d0000000000000000;
	mul.rn.f64 	%fd2198, %fd2210, %fd1842;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r850}, %fd2198;
	}

$L__BB0_340:
	mul.f64 	%fd1843, %fd2198, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r851, %fd1843;
	st.local.u32 	[%rd1], %r851;
	cvt.rn.f64.s32 	%fd1844, %r851;
	neg.f64 	%fd1845, %fd1844;
	fma.rn.f64 	%fd1847, %fd1845, %fd756, %fd2198;
	fma.rn.f64 	%fd1849, %fd1845, %fd758, %fd1847;
	fma.rn.f64 	%fd2199, %fd1845, %fd760, %fd1849;
	and.b32  	%r716, %r850, 2145386496;
	setp.lt.u32 	%p268, %r716, 1105199104;
	@%p268 bra 	$L__BB0_342;

	{ // callseq 39, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2198;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2199, [retval0+0];
	} // callseq 39
	ld.local.u32 	%r851, [%rd1];

$L__BB0_342:
	and.b32  	%r717, %r851, 1;
	shl.b32 	%r718, %r851, 3;
	and.b32  	%r719, %r718, 8;
	setp.eq.s32 	%p269, %r717, 0;
	selp.f64 	%fd1851, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p269;
	mul.wide.s32 	%rd500, %r719, 8;
	add.s64 	%rd502, %rd273, %rd500;
	ld.global.nc.f64 	%fd1852, [%rd502+8];
	mul.rn.f64 	%fd597, %fd2199, %fd2199;
	fma.rn.f64 	%fd1853, %fd1851, %fd597, %fd1852;
	ld.global.nc.f64 	%fd1854, [%rd502+16];
	fma.rn.f64 	%fd1855, %fd1853, %fd597, %fd1854;
	ld.global.nc.f64 	%fd1856, [%rd502+24];
	fma.rn.f64 	%fd1857, %fd1855, %fd597, %fd1856;
	ld.global.nc.f64 	%fd1858, [%rd502+32];
	fma.rn.f64 	%fd1859, %fd1857, %fd597, %fd1858;
	ld.global.nc.f64 	%fd1860, [%rd502+40];
	fma.rn.f64 	%fd1861, %fd1859, %fd597, %fd1860;
	ld.global.nc.f64 	%fd1862, [%rd502+48];
	fma.rn.f64 	%fd598, %fd1861, %fd597, %fd1862;
	fma.rn.f64 	%fd2201, %fd598, %fd2199, %fd2199;
	@%p269 bra 	$L__BB0_344;

	fma.rn.f64 	%fd2201, %fd598, %fd597, %fd945;

$L__BB0_344:
	and.b32  	%r720, %r851, 2;
	setp.eq.s32 	%p270, %r720, 0;
	@%p270 bra 	$L__BB0_346;

	mov.f64 	%fd1864, 0d0000000000000000;
	mov.f64 	%fd1865, 0dBFF0000000000000;
	fma.rn.f64 	%fd2201, %fd2201, %fd1865, %fd1864;

$L__BB0_346:
	mul.f64 	%fd604, %fd591, %fd2201;
	mov.u32 	%r852, %r858;
	mov.f64 	%fd2202, %fd2214;
	@%p259 bra 	$L__BB0_348;

	mov.f64 	%fd1866, 0d0000000000000000;
	mul.rn.f64 	%fd2202, %fd2214, %fd1866;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r852}, %fd2202;
	}

$L__BB0_348:
	mul.f64 	%fd1867, %fd2202, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r853, %fd1867;
	st.local.u32 	[%rd1], %r853;
	cvt.rn.f64.s32 	%fd1868, %r853;
	neg.f64 	%fd1869, %fd1868;
	fma.rn.f64 	%fd1871, %fd1869, %fd756, %fd2202;
	fma.rn.f64 	%fd1873, %fd1869, %fd758, %fd1871;
	fma.rn.f64 	%fd2203, %fd1869, %fd760, %fd1873;
	and.b32  	%r721, %r852, 2145386496;
	setp.lt.u32 	%p272, %r721, 1105199104;
	@%p272 bra 	$L__BB0_350;

	{ // callseq 40, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2202;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2203, [retval0+0];
	} // callseq 40
	ld.local.u32 	%r853, [%rd1];

$L__BB0_350:
	add.s32 	%r300, %r853, 1;
	and.b32  	%r722, %r300, 1;
	shl.b32 	%r723, %r300, 3;
	and.b32  	%r724, %r723, 8;
	setp.eq.s32 	%p273, %r722, 0;
	selp.f64 	%fd1875, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p273;
	mul.wide.s32 	%rd504, %r724, 8;
	add.s64 	%rd506, %rd273, %rd504;
	ld.global.nc.f64 	%fd1876, [%rd506+8];
	mul.rn.f64 	%fd610, %fd2203, %fd2203;
	fma.rn.f64 	%fd1877, %fd1875, %fd610, %fd1876;
	ld.global.nc.f64 	%fd1878, [%rd506+16];
	fma.rn.f64 	%fd1879, %fd1877, %fd610, %fd1878;
	ld.global.nc.f64 	%fd1880, [%rd506+24];
	fma.rn.f64 	%fd1881, %fd1879, %fd610, %fd1880;
	ld.global.nc.f64 	%fd1882, [%rd506+32];
	fma.rn.f64 	%fd1883, %fd1881, %fd610, %fd1882;
	ld.global.nc.f64 	%fd1884, [%rd506+40];
	fma.rn.f64 	%fd1885, %fd1883, %fd610, %fd1884;
	ld.global.nc.f64 	%fd1886, [%rd506+48];
	fma.rn.f64 	%fd611, %fd1885, %fd610, %fd1886;
	fma.rn.f64 	%fd2205, %fd611, %fd2203, %fd2203;
	@%p273 bra 	$L__BB0_352;

	fma.rn.f64 	%fd2205, %fd611, %fd610, %fd945;

$L__BB0_352:
	and.b32  	%r725, %r300, 2;
	setp.eq.s32 	%p274, %r725, 0;
	@%p274 bra 	$L__BB0_354;

	mov.f64 	%fd1888, 0d0000000000000000;
	mov.f64 	%fd1889, 0dBFF0000000000000;
	fma.rn.f64 	%fd2205, %fd2205, %fd1889, %fd1888;

$L__BB0_354:
	mul.f64 	%fd617, %fd604, %fd2205;
	@%p247 bra 	$L__BB0_356;

	mov.f64 	%fd1890, 0d0000000000000000;
	mul.rn.f64 	%fd2206, %fd2206, %fd1890;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r854}, %fd2206;
	}

$L__BB0_356:
	mul.f64 	%fd1891, %fd2206, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r855, %fd1891;
	st.local.u32 	[%rd1], %r855;
	cvt.rn.f64.s32 	%fd1892, %r855;
	neg.f64 	%fd1893, %fd1892;
	fma.rn.f64 	%fd1895, %fd1893, %fd756, %fd2206;
	fma.rn.f64 	%fd1897, %fd1893, %fd758, %fd1895;
	fma.rn.f64 	%fd2207, %fd1893, %fd760, %fd1897;
	and.b32  	%r726, %r854, 2145386496;
	setp.lt.u32 	%p276, %r726, 1105199104;
	@%p276 bra 	$L__BB0_358;

	{ // callseq 41, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2206;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2207, [retval0+0];
	} // callseq 41
	ld.local.u32 	%r855, [%rd1];

$L__BB0_358:
	add.s32 	%r306, %r855, 1;
	and.b32  	%r727, %r306, 1;
	shl.b32 	%r728, %r306, 3;
	and.b32  	%r729, %r728, 8;
	setp.eq.s32 	%p277, %r727, 0;
	selp.f64 	%fd1899, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p277;
	mul.wide.s32 	%rd508, %r729, 8;
	add.s64 	%rd510, %rd273, %rd508;
	ld.global.nc.f64 	%fd1900, [%rd510+8];
	mul.rn.f64 	%fd623, %fd2207, %fd2207;
	fma.rn.f64 	%fd1901, %fd1899, %fd623, %fd1900;
	ld.global.nc.f64 	%fd1902, [%rd510+16];
	fma.rn.f64 	%fd1903, %fd1901, %fd623, %fd1902;
	ld.global.nc.f64 	%fd1904, [%rd510+24];
	fma.rn.f64 	%fd1905, %fd1903, %fd623, %fd1904;
	ld.global.nc.f64 	%fd1906, [%rd510+32];
	fma.rn.f64 	%fd1907, %fd1905, %fd623, %fd1906;
	ld.global.nc.f64 	%fd1908, [%rd510+40];
	fma.rn.f64 	%fd1909, %fd1907, %fd623, %fd1908;
	ld.global.nc.f64 	%fd1910, [%rd510+48];
	fma.rn.f64 	%fd624, %fd1909, %fd623, %fd1910;
	fma.rn.f64 	%fd2209, %fd624, %fd2207, %fd2207;
	@%p277 bra 	$L__BB0_360;

	fma.rn.f64 	%fd2209, %fd624, %fd623, %fd945;

$L__BB0_360:
	and.b32  	%r730, %r306, 2;
	setp.eq.s32 	%p278, %r730, 0;
	@%p278 bra 	$L__BB0_362;

	mov.f64 	%fd1912, 0d0000000000000000;
	mov.f64 	%fd1913, 0dBFF0000000000000;
	fma.rn.f64 	%fd2209, %fd2209, %fd1913, %fd1912;

$L__BB0_362:
	cvt.rn.f64.s32 	%fd2042, %r688;
	mul.f64 	%fd630, %fd2209, %fd2042;
	@%p253 bra 	$L__BB0_364;

	mov.f64 	%fd1914, 0d0000000000000000;
	mul.rn.f64 	%fd2210, %fd2210, %fd1914;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r856}, %fd2210;
	}

$L__BB0_364:
	mul.f64 	%fd1915, %fd2210, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r857, %fd1915;
	st.local.u32 	[%rd1], %r857;
	cvt.rn.f64.s32 	%fd1916, %r857;
	neg.f64 	%fd1917, %fd1916;
	fma.rn.f64 	%fd1919, %fd1917, %fd756, %fd2210;
	fma.rn.f64 	%fd1921, %fd1917, %fd758, %fd1919;
	fma.rn.f64 	%fd2211, %fd1917, %fd760, %fd1921;
	and.b32  	%r731, %r856, 2145386496;
	setp.lt.u32 	%p280, %r731, 1105199104;
	@%p280 bra 	$L__BB0_366;

	{ // callseq 42, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2210;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2211, [retval0+0];
	} // callseq 42
	ld.local.u32 	%r857, [%rd1];

$L__BB0_366:
	add.s32 	%r312, %r857, 1;
	and.b32  	%r732, %r312, 1;
	shl.b32 	%r733, %r312, 3;
	and.b32  	%r734, %r733, 8;
	setp.eq.s32 	%p281, %r732, 0;
	selp.f64 	%fd1923, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p281;
	mul.wide.s32 	%rd512, %r734, 8;
	add.s64 	%rd514, %rd273, %rd512;
	ld.global.nc.f64 	%fd1924, [%rd514+8];
	mul.rn.f64 	%fd636, %fd2211, %fd2211;
	fma.rn.f64 	%fd1925, %fd1923, %fd636, %fd1924;
	ld.global.nc.f64 	%fd1926, [%rd514+16];
	fma.rn.f64 	%fd1927, %fd1925, %fd636, %fd1926;
	ld.global.nc.f64 	%fd1928, [%rd514+24];
	fma.rn.f64 	%fd1929, %fd1927, %fd636, %fd1928;
	ld.global.nc.f64 	%fd1930, [%rd514+32];
	fma.rn.f64 	%fd1931, %fd1929, %fd636, %fd1930;
	ld.global.nc.f64 	%fd1932, [%rd514+40];
	fma.rn.f64 	%fd1933, %fd1931, %fd636, %fd1932;
	ld.global.nc.f64 	%fd1934, [%rd514+48];
	fma.rn.f64 	%fd637, %fd1933, %fd636, %fd1934;
	fma.rn.f64 	%fd2213, %fd637, %fd2211, %fd2211;
	@%p281 bra 	$L__BB0_368;

	fma.rn.f64 	%fd2213, %fd637, %fd636, %fd945;

$L__BB0_368:
	and.b32  	%r735, %r312, 2;
	setp.eq.s32 	%p282, %r735, 0;
	@%p282 bra 	$L__BB0_370;

	mov.f64 	%fd1936, 0d0000000000000000;
	mov.f64 	%fd1937, 0dBFF0000000000000;
	fma.rn.f64 	%fd2213, %fd2213, %fd1937, %fd1936;

$L__BB0_370:
	mul.f64 	%fd643, %fd630, %fd2213;
	@%p259 bra 	$L__BB0_372;

	mov.f64 	%fd1938, 0d0000000000000000;
	mul.rn.f64 	%fd2214, %fd2214, %fd1938;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r858}, %fd2214;
	}

$L__BB0_372:
	mul.f64 	%fd1939, %fd2214, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r859, %fd1939;
	st.local.u32 	[%rd1], %r859;
	cvt.rn.f64.s32 	%fd1940, %r859;
	neg.f64 	%fd1941, %fd1940;
	fma.rn.f64 	%fd1943, %fd1941, %fd756, %fd2214;
	fma.rn.f64 	%fd1945, %fd1941, %fd758, %fd1943;
	fma.rn.f64 	%fd2215, %fd1941, %fd760, %fd1945;
	and.b32  	%r736, %r858, 2145386496;
	setp.lt.u32 	%p284, %r736, 1105199104;
	@%p284 bra 	$L__BB0_374;

	{ // callseq 43, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2214;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2215, [retval0+0];
	} // callseq 43
	ld.local.u32 	%r859, [%rd1];

$L__BB0_374:
	and.b32  	%r737, %r859, 1;
	shl.b32 	%r738, %r859, 3;
	and.b32  	%r739, %r738, 8;
	setp.eq.s32 	%p285, %r737, 0;
	selp.f64 	%fd1947, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p285;
	mul.wide.s32 	%rd516, %r739, 8;
	add.s64 	%rd518, %rd273, %rd516;
	ld.global.nc.f64 	%fd1948, [%rd518+8];
	mul.rn.f64 	%fd649, %fd2215, %fd2215;
	fma.rn.f64 	%fd1949, %fd1947, %fd649, %fd1948;
	ld.global.nc.f64 	%fd1950, [%rd518+16];
	fma.rn.f64 	%fd1951, %fd1949, %fd649, %fd1950;
	ld.global.nc.f64 	%fd1952, [%rd518+24];
	fma.rn.f64 	%fd1953, %fd1951, %fd649, %fd1952;
	ld.global.nc.f64 	%fd1954, [%rd518+32];
	fma.rn.f64 	%fd1955, %fd1953, %fd649, %fd1954;
	ld.global.nc.f64 	%fd1956, [%rd518+40];
	fma.rn.f64 	%fd1957, %fd1955, %fd649, %fd1956;
	ld.global.nc.f64 	%fd1958, [%rd518+48];
	fma.rn.f64 	%fd650, %fd1957, %fd649, %fd1958;
	fma.rn.f64 	%fd2217, %fd650, %fd2215, %fd2215;
	@%p285 bra 	$L__BB0_376;

	fma.rn.f64 	%fd2217, %fd650, %fd649, %fd945;

$L__BB0_376:
	and.b32  	%r740, %r859, 2;
	setp.eq.s32 	%p286, %r740, 0;
	@%p286 bra 	$L__BB0_378;

	mov.f64 	%fd1960, 0d0000000000000000;
	mov.f64 	%fd1961, 0dBFF0000000000000;
	fma.rn.f64 	%fd2217, %fd2217, %fd1961, %fd1960;

$L__BB0_378:
	mul.wide.s32 	%rd519, %r689, 8;
	add.s64 	%rd520, %rd47, %rd519;
	neg.f64 	%fd1962, %fd578;
	st.local.f64 	[%rd520], %fd1962;
	neg.f64 	%fd1963, %fd617;
	st.local.f64 	[%rd520+24], %fd1963;
	mul.f64 	%fd1964, %fd643, %fd2217;
	neg.f64 	%fd1965, %fd1964;
	st.local.f64 	[%rd520+48], %fd1965;
	ld.local.f64 	%fd1966, [%rd47];
	ld.local.f64 	%fd1967, [%rd47+24];
	ld.local.f64 	%fd1968, [%rd47+48];
	mul.f64 	%fd1969, %fd1968, %fd143;
	fma.rn.f64 	%fd1970, %fd1967, %fd142, %fd1969;
	fma.rn.f64 	%fd1971, %fd1966, %fd141, %fd1970;
	ld.local.f64 	%fd1972, [%rd47+8];
	ld.local.f64 	%fd1973, [%rd47+32];
	ld.local.f64 	%fd1974, [%rd47+56];
	mul.f64 	%fd1975, %fd1974, %fd143;
	fma.rn.f64 	%fd1976, %fd1973, %fd142, %fd1975;
	fma.rn.f64 	%fd1977, %fd1972, %fd141, %fd1976;
	ld.local.f64 	%fd1978, [%rd47+16];
	ld.local.f64 	%fd1979, [%rd47+40];
	ld.local.f64 	%fd1980, [%rd47+64];
	mul.f64 	%fd1981, %fd1980, %fd143;
	fma.rn.f64 	%fd1982, %fd1979, %fd142, %fd1981;
	fma.rn.f64 	%fd1983, %fd1978, %fd141, %fd1982;
	mul.f64 	%fd1984, %fd1983, %fd447;
	fma.rn.f64 	%fd1985, %fd1977, %fd446, %fd1984;
	fma.rn.f64 	%fd1986, %fd1971, %fd445, %fd1985;
	mul.f64 	%fd1987, %fd1726, %fd140;
	mul.f64 	%fd1988, %fd1987, %fd1986;
	mul.wide.s32 	%rd521, %r829, 4;
	add.s64 	%rd522, %rd44, %rd521;
	ld.local.u32 	%r741, [%rd522];
	mul.wide.s32 	%rd523, %r741, 8;
	add.s64 	%rd524, %rd79, %rd523;
	ld.global.f64 	%fd1989, [%rd524];
	mul.f64 	%fd1990, %fd3, %fd1989;
	fma.rn.f64 	%fd1991, %fd1988, 0d4000000000000000, %fd532;
	mul.f64 	%fd1992, %fd1990, %fd1991;
	ld.global.f64 	%fd1993, [%rd80];
	ld.shared.f64 	%fd1994, [%r65];
	fma.rn.f64 	%fd1995, %fd1993, %fd1992, %fd1994;
	st.shared.f64 	[%r65], %fd1995;
	add.s32 	%r829, %r829, 1;
	setp.ne.s32 	%p287, %r829, 3;
	@%p287 bra 	$L__BB0_258;

	add.s32 	%r786, %r786, 1;
	setp.lt.u32 	%p288, %r786, 3;
	@%p288 bra 	$L__BB0_63;

	add.s32 	%r773, %r773, 1;
	setp.lt.s32 	%p289, %r773, %r332;
	@%p289 bra 	$L__BB0_14;

$L__BB0_381:
	add.s32 	%r772, %r772, 1;
	setp.lt.s32 	%p290, %r772, %r17;
	@%p290 bra 	$L__BB0_12;

$L__BB0_382:
	add.s32 	%r771, %r771, 1;
	setp.lt.s32 	%p291, %r771, %r14;
	@%p291 bra 	$L__BB0_9;

$L__BB0_383:
	@%p9 bra 	$L__BB0_388;

	ld.param.u64 	%rd532, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_24];
	mul.lo.s32 	%r323, %r1, %r332;
	cvta.to.global.u64 	%rd85, %rd532;
	mov.u32 	%r860, 0;
	mov.u32 	%r746, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_ddS4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives;

$L__BB0_385:
	mul.wide.s32 	%rd525, %r860, 8;
	add.s64 	%rd86, %rd85, %rd525;
	add.s32 	%r744, %r860, %r323;
	shl.b32 	%r745, %r744, 3;
	add.s32 	%r747, %r746, %r745;
	ld.shared.f64 	%fd656, [%r747];
	ld.global.u64 	%rd573, [%rd86];

$L__BB0_386:
	mov.b64 	%fd1996, %rd573;
	add.f64 	%fd1997, %fd656, %fd1996;
	mov.b64 	%rd526, %fd1997;
	atom.global.cas.b64 	%rd89, [%rd86], %rd573, %rd526;
	setp.ne.s64 	%p293, %rd573, %rd89;
	mov.u64 	%rd573, %rd89;
	@%p293 bra 	$L__BB0_386;

	add.s32 	%r860, %r860, 1;
	setp.lt.s32 	%p294, %r860, %r332;
	@%p294 bra 	$L__BB0_385;

$L__BB0_388:
	ret;

}
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<29>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<79>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd18, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	bfe.u32 	%r2, %r1, 20, 11;
	setp.eq.s32 	%p1, %r2, 2047;
	@%p1 bra 	$L__BB1_7;

	add.s32 	%r3, %r2, -1024;
	shr.u32 	%r10, %r3, 6;
	mov.u32 	%r11, 16;
	sub.s32 	%r4, %r11, %r10;
	mov.u32 	%r12, 19;
	sub.s32 	%r13, %r12, %r10;
	setp.gt.s32 	%p2, %r4, 14;
	selp.b32 	%r5, 18, %r13, %p2;
	setp.gt.s32 	%p3, %r4, %r5;
	mov.u64 	%rd75, 0;
	mov.u64 	%rd76, %rd1;
	@%p3 bra 	$L__BB1_4;

	add.s32 	%r6, %r4, -1;
	mov.b64 	%rd22, %fd4;
	shl.b64 	%rd23, %rd22, 11;
	or.b64  	%rd4, %rd23, -9223372036854775808;
	mov.u64 	%rd25, __cudart_i2opi_d;
	mov.u64 	%rd76, %rd1;
	mov.u32 	%r28, %r6;

$L__BB1_3:
	.pragma "nounroll";
	mul.wide.s32 	%rd24, %r28, 8;
	add.s64 	%rd26, %rd25, %rd24;
	ld.global.nc.u64 	%rd27, [%rd26];
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi, %clo, %chi;
	mov.b64 	{%alo,%ahi}, %rd27;
	mov.b64 	{%blo,%bhi}, %rd4;
	mov.b64 	{%clo,%chi}, %rd75;
	mad.lo.cc.u32 	%r0, %alo, %blo, %clo;
	madc.hi.cc.u32 	%r1, %alo, %blo, %chi;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd28, {%r0,%r1};
	mov.b64 	%rd75, {%r2,%r3};
	}
	st.local.u64 	[%rd76], %rd28;
	add.s32 	%r28, %r28, 1;
	sub.s32 	%r14, %r28, %r6;
	mul.wide.s32 	%rd29, %r14, 8;
	add.s64 	%rd76, %rd1, %rd29;
	setp.lt.s32 	%p4, %r28, %r5;
	@%p4 bra 	$L__BB1_3;

$L__BB1_4:
	st.local.u64 	[%rd76], %rd75;
	ld.local.u64 	%rd78, [%rd1+16];
	ld.local.u64 	%rd77, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32 	%p5, %r9, 0;
	@%p5 bra 	$L__BB1_6;

	mov.u32 	%r15, 64;
	sub.s32 	%r16, %r15, %r9;
	shl.b64 	%rd30, %rd77, %r9;
	shr.u64 	%rd31, %rd78, %r16;
	or.b64  	%rd77, %rd30, %rd31;
	shl.b64 	%rd32, %rd78, %r9;
	ld.local.u64 	%rd33, [%rd1+8];
	shr.u64 	%rd34, %rd33, %r16;
	or.b64  	%rd78, %rd34, %rd32;

$L__BB1_6:
	and.b32  	%r17, %r1, -2147483648;
	shr.u64 	%rd35, %rd77, 62;
	cvt.u32.u64 	%r18, %rd35;
	shr.u64 	%rd36, %rd78, 62;
	shl.b64 	%rd37, %rd77, 2;
	or.b64  	%rd38, %rd36, %rd37;
	shr.u64 	%rd39, %rd77, 61;
	cvt.u32.u64 	%r19, %rd39;
	and.b32  	%r20, %r19, 1;
	add.s32 	%r21, %r20, %r18;
	neg.s32 	%r22, %r21;
	setp.eq.s32 	%p6, %r17, 0;
	selp.b32 	%r23, %r21, %r22, %p6;
	cvta.to.local.u64 	%rd40, %rd18;
	mov.u64 	%rd41, 0;
	st.local.u32 	[%rd40], %r23;
	setp.eq.s32 	%p7, %r20, 0;
	shl.b64 	%rd42, %rd78, 2;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd41;
	mov.b64 	{%a2,%a3}, %rd41;
	mov.b64 	{%b0,%b1}, %rd42;
	mov.b64 	{%b2,%b3}, %rd38;
	sub.cc.u32 	%r0, %a0, %b0;
	subc.cc.u32 	%r1, %a1, %b1;
	subc.cc.u32 	%r2, %a2, %b2;
	subc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd43, {%r0,%r1};
	mov.b64 	%rd44, {%r2,%r3};
	}
	selp.b64 	%rd45, %rd38, %rd44, %p7;
	selp.b64 	%rd46, %rd42, %rd43, %p7;
	xor.b32  	%r24, %r17, -2147483648;
	selp.b32 	%r25, %r17, %r24, %p7;
	clz.b64 	%r26, %rd45;
	cvt.u64.u32 	%rd47, %r26;
	setp.eq.s64 	%p8, %rd47, 0;
	shl.b64 	%rd48, %rd45, %r26;
	mov.u64 	%rd49, 64;
	sub.s64 	%rd50, %rd49, %rd47;
	cvt.u32.u64 	%r27, %rd50;
	shr.u64 	%rd51, %rd46, %r27;
	or.b64  	%rd52, %rd51, %rd48;
	selp.b64 	%rd53, %rd45, %rd52, %p8;
	mov.u64 	%rd54, -3958705157555305931;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi;
	mov.b64 	{%alo,%ahi}, %rd53;
	mov.b64 	{%blo,%bhi}, %rd54;
	mul.lo.u32 	%r0, %alo, %blo;
	mul.hi.u32 	%r1, %alo, %blo;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd55, {%r0,%r1};
	mov.b64 	%rd56, {%r2,%r3};
	}
	setp.gt.s64 	%p9, %rd56, 0;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd55;
	mov.b64 	{%a2,%a3}, %rd56;
	mov.b64 	{%b0,%b1}, %rd55;
	mov.b64 	{%b2,%b3}, %rd56;
	add.cc.u32 	%r0, %a0, %b0;
	addc.cc.u32 	%r1, %a1, %b1;
	addc.cc.u32 	%r2, %a2, %b2;
	addc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd57, {%r0,%r1};
	mov.b64 	%rd58, {%r2,%r3};
	}
	selp.b64 	%rd59, %rd58, %rd56, %p9;
	selp.u64 	%rd60, 1, 0, %p9;
	add.s64 	%rd61, %rd47, %rd60;
	cvt.u64.u32 	%rd62, %r25;
	shl.b64 	%rd63, %rd62, 32;
	shl.b64 	%rd64, %rd61, 52;
	mov.u64 	%rd65, 4602678819172646912;
	sub.s64 	%rd66, %rd65, %rd64;
	add.s64 	%rd67, %rd59, 1;
	shr.u64 	%rd68, %rd67, 10;
	add.s64 	%rd69, %rd68, 1;
	shr.u64 	%rd70, %rd69, 1;
	add.s64 	%rd71, %rd66, %rd70;
	or.b64  	%rd72, %rd71, %rd63;
	mov.b64 	%fd4, %rd72;

$L__BB1_7:
	st.param.f64 	[func_retval0+0], %fd4;
	ret;

}
.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	ld.param.f64 	%fd13, [__internal_accurate_pow_param_1];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32 	%p1, %r51, 0;
	@%p1 bra 	$L__BB2_2;

	mul.f64 	%fd14, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd14;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd14;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

$L__BB2_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32 	%p2, %r18, 1073127583;
	@%p2 bra 	$L__BB2_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

$L__BB2_4:
	add.f64 	%fd15, %fd135, 0d3FF0000000000000;
	mov.f64 	%fd16, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd17, %fd15;
	neg.f64 	%fd18, %fd15;
	fma.rn.f64 	%fd19, %fd18, %fd17, %fd16;
	fma.rn.f64 	%fd20, %fd19, %fd19, %fd19;
	fma.rn.f64 	%fd21, %fd20, %fd17, %fd17;
	add.f64 	%fd22, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd23, %fd22, %fd21;
	fma.rn.f64 	%fd24, %fd22, %fd21, %fd23;
	mul.f64 	%fd25, %fd24, %fd24;
	mov.f64 	%fd26, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd27, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd28, %fd27, %fd25, %fd26;
	mov.f64 	%fd29, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd30, %fd28, %fd25, %fd29;
	mov.f64 	%fd31, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd32, %fd30, %fd25, %fd31;
	mov.f64 	%fd33, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd34, %fd32, %fd25, %fd33;
	mov.f64 	%fd35, 0d3F6249249242B910;
	fma.rn.f64 	%fd36, %fd34, %fd25, %fd35;
	mov.f64 	%fd37, 0d3F89999999999DFB;
	fma.rn.f64 	%fd38, %fd36, %fd25, %fd37;
	sub.f64 	%fd39, %fd22, %fd24;
	add.f64 	%fd40, %fd39, %fd39;
	neg.f64 	%fd41, %fd24;
	fma.rn.f64 	%fd42, %fd41, %fd22, %fd40;
	mul.f64 	%fd43, %fd21, %fd42;
	fma.rn.f64 	%fd44, %fd25, %fd38, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd25, %fd38, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd24, %fd24;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd24, %fd24, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd24, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd24;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd24, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd24, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd24, %fd68;
	sub.f64 	%fd72, %fd24, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, -2147483648;
	mov.u32 	%r27, 1127219200;
	mov.b64 	%fd79, {%r25, %r27};
	mov.b64 	%fd80, {%r26, %r27};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd13;
	}
	shl.b32 	%r29, %r28, 1;
	setp.gt.u32 	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32 	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd13;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd16;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd16;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	%f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p4, %f1, 0f4086232B;
	@%p4 bra 	$L__BB2_7;

	setp.lt.f64 	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64 	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32 	%p6, %f1, 0f40874800;
	@%p6 bra 	$L__BB2_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r15, %r39;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

$L__BB2_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.eq.s32 	%p7, %r46, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32 	%p8, %r47, 0;
	and.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB2_9;

	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

$L__BB2_9:
	st.param.f64 	[func_retval0+0], %fd136;
	ret;

}

