#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Sat Oct  9 18:56:06 2021
# Process ID: 23180
# Current directory: E:/Github_repository/COMP3601/VHDL Work/3601project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1496 E:\Github_repository\COMP3601\VHDL Work\3601project\3601project.xpr
# Log file: E:/Github_repository/COMP3601/VHDL Work/3601project/vivado.log
# Journal file: E:/Github_repository/COMP3601/VHDL Work/3601project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.sim/sim_1/behav/xsim'
"xelab -wto 7cfad730da2240c88178d1def861b8c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_TB_behav xil_defaultlib.Processor_TB -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfad730da2240c88178d1def861b8c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_TB_behav xil_defaultlib.Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_TB_behav -key {Behavioral:sim_1:Functional:Processor_TB} -tclbatch {Processor_TB.tcl} -view {{E:/Github_repository/COMP3601/VHDL Work/3601project/Processor_TB_behav 10-09.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
open_wave_config {E:/Github_repository/COMP3601/VHDL Work/3601project/Processor_TB_behav 10-09.wcfg}
