{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 18:14:02 2017 " "Info: Processing started: Thu Jun 15 18:14:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PipelineCPU -c PipelineCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PipelineCPU -c PipelineCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[5\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[5\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[6\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[6\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[7\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[7\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "pipemem:mem_stage\|datamem:comb_8\|dmem_clk " "Info: Detected gated clock \"pipemem:mem_stage\|datamem:comb_8\|dmem_clk\" as buffer" {  } { { "datamem.v" "" { Text "D:/FPGA/pipeline/datamem.v" 18 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipemem:mem_stage\|datamem:comb_8\|dmem_clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|Equal1~0 " "Info: Detected gated clock \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|Equal1~0\" as buffer" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 32 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|Equal1~1 " "Info: Detected gated clock \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|Equal1~1\" as buffer" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 32 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pipemem:mem_stage\|clk " "Info: Detected ripple clock \"pipemem:mem_stage\|clk\" as buffer" {  } { { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 15 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipemem:mem_stage\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pipeemreg:em_reg\|malu\[6\] " "Info: Detected ripple clock \"pipeemreg:em_reg\|malu\[6\]\" as buffer" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipeemreg:em_reg\|malu\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pipeemreg:em_reg\|malu\[5\] " "Info: Detected ripple clock \"pipeemreg:em_reg\|malu\[5\]\" as buffer" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipeemreg:em_reg\|malu\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pipeemreg:em_reg\|malu\[4\] " "Info: Detected ripple clock \"pipeemreg:em_reg\|malu\[4\]\" as buffer" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipeemreg:em_reg\|malu\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pipeemreg:em_reg\|malu\[7\] " "Info: Detected ripple clock \"pipeemreg:em_reg\|malu\[7\]\" as buffer" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipeemreg:em_reg\|malu\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pipeemreg:em_reg\|malu\[3\] " "Info: Detected ripple clock \"pipeemreg:em_reg\|malu\[3\]\" as buffer" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipeemreg:em_reg\|malu\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register pipeid:id_stage\|regfile:rf\|register\[17\]\[4\] register pipepc:prog_cnt\|pc\[9\] 40.58 MHz 24.642 ns Internal " "Info: Clock \"clock\" has Internal fmax of 40.58 MHz between source register \"pipeid:id_stage\|regfile:rf\|register\[17\]\[4\]\" and destination register \"pipepc:prog_cnt\|pc\[9\]\" (period= 24.642 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.094 ns + Longest register register " "Info: + Longest register to register delay is 12.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipeid:id_stage\|regfile:rf\|register\[17\]\[4\] 1 REG LCFF_X23_Y18_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N15; Fanout = 2; REG Node = 'pipeid:id_stage\|regfile:rf\|register\[17\]\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipeid:id_stage|regfile:rf|register[17][4] } "NODE_NAME" } } { "regfile.v" "" { Text "D:/FPGA/pipeline/regfile.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.150 ns) 0.656 ns pipeid:id_stage\|mux4x32:get_db\|Mux27~2 2 COMB LCCOMB_X24_Y18_N16 1 " "Info: 2: + IC(0.506 ns) + CELL(0.150 ns) = 0.656 ns; Loc. = LCCOMB_X24_Y18_N16; Fanout = 1; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux27~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { pipeid:id_stage|regfile:rf|register[17][4] pipeid:id_stage|mux4x32:get_db|Mux27~2 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 1.354 ns pipeid:id_stage\|mux4x32:get_db\|Mux27~3 3 COMB LCCOMB_X24_Y18_N26 1 " "Info: 3: + IC(0.260 ns) + CELL(0.438 ns) = 1.354 ns; Loc. = LCCOMB_X24_Y18_N26; Fanout = 1; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux27~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { pipeid:id_stage|mux4x32:get_db|Mux27~2 pipeid:id_stage|mux4x32:get_db|Mux27~3 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.437 ns) 2.746 ns pipeid:id_stage\|mux4x32:get_db\|Mux27~6 4 COMB LCCOMB_X31_Y18_N24 1 " "Info: 4: + IC(0.955 ns) + CELL(0.437 ns) = 2.746 ns; Loc. = LCCOMB_X31_Y18_N24; Fanout = 1; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux27~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { pipeid:id_stage|mux4x32:get_db|Mux27~3 pipeid:id_stage|mux4x32:get_db|Mux27~6 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.215 ns) + CELL(0.438 ns) 5.399 ns pipeid:id_stage\|mux4x32:get_db\|Mux27~9 5 COMB LCCOMB_X31_Y18_N28 1 " "Info: 5: + IC(2.215 ns) + CELL(0.438 ns) = 5.399 ns; Loc. = LCCOMB_X31_Y18_N28; Fanout = 1; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux27~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { pipeid:id_stage|mux4x32:get_db|Mux27~6 pipeid:id_stage|mux4x32:get_db|Mux27~9 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 6.067 ns pipeid:id_stage\|mux4x32:get_db\|Mux27~19 6 COMB LCCOMB_X31_Y18_N30 1 " "Info: 6: + IC(0.248 ns) + CELL(0.420 ns) = 6.067 ns; Loc. = LCCOMB_X31_Y18_N30; Fanout = 1; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux27~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pipeid:id_stage|mux4x32:get_db|Mux27~9 pipeid:id_stage|mux4x32:get_db|Mux27~19 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.150 ns) 7.177 ns pipeid:id_stage\|mux4x32:get_db\|Mux27~20 7 COMB LCCOMB_X34_Y17_N30 1 " "Info: 7: + IC(0.960 ns) + CELL(0.150 ns) = 7.177 ns; Loc. = LCCOMB_X34_Y17_N30; Fanout = 1; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux27~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { pipeid:id_stage|mux4x32:get_db|Mux27~19 pipeid:id_stage|mux4x32:get_db|Mux27~20 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 7.583 ns pipeid:id_stage\|mux4x32:get_db\|Mux27 8 COMB LCCOMB_X34_Y17_N24 2 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 7.583 ns; Loc. = LCCOMB_X34_Y17_N24; Fanout = 2; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { pipeid:id_stage|mux4x32:get_db|Mux27~20 pipeid:id_stage|mux4x32:get_db|Mux27 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.410 ns) 8.259 ns pipeid:id_stage\|Equal0~12 9 COMB LCCOMB_X34_Y17_N20 1 " "Info: 9: + IC(0.266 ns) + CELL(0.410 ns) = 8.259 ns; Loc. = LCCOMB_X34_Y17_N20; Fanout = 1; COMB Node = 'pipeid:id_stage\|Equal0~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { pipeid:id_stage|mux4x32:get_db|Mux27 pipeid:id_stage|Equal0~12 } "NODE_NAME" } } { "pipeid.v" "" { Text "D:/FPGA/pipeline/pipeid.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.410 ns) 9.118 ns pipeid:id_stage\|Equal0~14 10 COMB LCCOMB_X35_Y17_N26 1 " "Info: 10: + IC(0.449 ns) + CELL(0.410 ns) = 9.118 ns; Loc. = LCCOMB_X35_Y17_N26; Fanout = 1; COMB Node = 'pipeid:id_stage\|Equal0~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { pipeid:id_stage|Equal0~12 pipeid:id_stage|Equal0~14 } "NODE_NAME" } } { "pipeid.v" "" { Text "D:/FPGA/pipeline/pipeid.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 9.521 ns pipeid:id_stage\|Equal0~20 11 COMB LCCOMB_X35_Y17_N6 2 " "Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 9.521 ns; Loc. = LCCOMB_X35_Y17_N6; Fanout = 2; COMB Node = 'pipeid:id_stage\|Equal0~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { pipeid:id_stage|Equal0~14 pipeid:id_stage|Equal0~20 } "NODE_NAME" } } { "pipeid.v" "" { Text "D:/FPGA/pipeline/pipeid.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 9.931 ns pipeid:id_stage\|cu:control_unit\|pcsource\[0\]~9 12 COMB LCCOMB_X35_Y17_N0 45 " "Info: 12: + IC(0.260 ns) + CELL(0.150 ns) = 9.931 ns; Loc. = LCCOMB_X35_Y17_N0; Fanout = 45; COMB Node = 'pipeid:id_stage\|cu:control_unit\|pcsource\[0\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeid:id_stage|Equal0~20 pipeid:id_stage|cu:control_unit|pcsource[0]~9 } "NODE_NAME" } } { "cu.v" "" { Text "D:/FPGA/pipeline/cu.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.150 ns) 11.125 ns pipepc:prog_cnt\|pc~124 13 COMB LCCOMB_X38_Y19_N6 1 " "Info: 13: + IC(1.044 ns) + CELL(0.150 ns) = 11.125 ns; Loc. = LCCOMB_X38_Y19_N6; Fanout = 1; COMB Node = 'pipepc:prog_cnt\|pc~124'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { pipeid:id_stage|cu:control_unit|pcsource[0]~9 pipepc:prog_cnt|pc~124 } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.150 ns) 12.010 ns pipepc:prog_cnt\|pc~125 14 COMB LCCOMB_X38_Y18_N8 1 " "Info: 14: + IC(0.735 ns) + CELL(0.150 ns) = 12.010 ns; Loc. = LCCOMB_X38_Y18_N8; Fanout = 1; COMB Node = 'pipepc:prog_cnt\|pc~125'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pipepc:prog_cnt|pc~124 pipepc:prog_cnt|pc~125 } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.094 ns pipepc:prog_cnt\|pc\[9\] 15 REG LCFF_X38_Y18_N9 2 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 12.094 ns; Loc. = LCFF_X38_Y18_N9; Fanout = 2; REG Node = 'pipepc:prog_cnt\|pc\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pipepc:prog_cnt|pc~125 pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.687 ns ( 30.49 % ) " "Info: Total cell delay = 3.687 ns ( 30.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.407 ns ( 69.51 % ) " "Info: Total interconnect delay = 8.407 ns ( 69.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.094 ns" { pipeid:id_stage|regfile:rf|register[17][4] pipeid:id_stage|mux4x32:get_db|Mux27~2 pipeid:id_stage|mux4x32:get_db|Mux27~3 pipeid:id_stage|mux4x32:get_db|Mux27~6 pipeid:id_stage|mux4x32:get_db|Mux27~9 pipeid:id_stage|mux4x32:get_db|Mux27~19 pipeid:id_stage|mux4x32:get_db|Mux27~20 pipeid:id_stage|mux4x32:get_db|Mux27 pipeid:id_stage|Equal0~12 pipeid:id_stage|Equal0~14 pipeid:id_stage|Equal0~20 pipeid:id_stage|cu:control_unit|pcsource[0]~9 pipepc:prog_cnt|pc~124 pipepc:prog_cnt|pc~125 pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.094 ns" { pipeid:id_stage|regfile:rf|register[17][4] {} pipeid:id_stage|mux4x32:get_db|Mux27~2 {} pipeid:id_stage|mux4x32:get_db|Mux27~3 {} pipeid:id_stage|mux4x32:get_db|Mux27~6 {} pipeid:id_stage|mux4x32:get_db|Mux27~9 {} pipeid:id_stage|mux4x32:get_db|Mux27~19 {} pipeid:id_stage|mux4x32:get_db|Mux27~20 {} pipeid:id_stage|mux4x32:get_db|Mux27 {} pipeid:id_stage|Equal0~12 {} pipeid:id_stage|Equal0~14 {} pipeid:id_stage|Equal0~20 {} pipeid:id_stage|cu:control_unit|pcsource[0]~9 {} pipepc:prog_cnt|pc~124 {} pipepc:prog_cnt|pc~125 {} pipepc:prog_cnt|pc[9] {} } { 0.000ns 0.506ns 0.260ns 0.955ns 2.215ns 0.248ns 0.960ns 0.256ns 0.266ns 0.449ns 0.253ns 0.260ns 1.044ns 0.735ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.437ns 0.438ns 0.420ns 0.150ns 0.150ns 0.410ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.013 ns - Smallest " "Info: - Smallest clock skew is -0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.678 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1443 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1443; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns pipepc:prog_cnt\|pc\[9\] 3 REG LCFF_X38_Y18_N9 2 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X38_Y18_N9; Fanout = 2; REG Node = 'pipepc:prog_cnt\|pc\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clock~clkctrl pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clock clock~clkctrl pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clock {} clock~combout {} clock~clkctrl {} pipepc:prog_cnt|pc[9] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.691 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1443 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1443; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns pipeid:id_stage\|regfile:rf\|register\[17\]\[4\] 3 REG LCFF_X23_Y18_N15 2 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X23_Y18_N15; Fanout = 2; REG Node = 'pipeid:id_stage\|regfile:rf\|register\[17\]\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clock~clkctrl pipeid:id_stage|regfile:rf|register[17][4] } "NODE_NAME" } } { "regfile.v" "" { Text "D:/FPGA/pipeline/regfile.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clock clock~clkctrl pipeid:id_stage|regfile:rf|register[17][4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clock {} clock~combout {} clock~clkctrl {} pipeid:id_stage|regfile:rf|register[17][4] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clock clock~clkctrl pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clock {} clock~combout {} clock~clkctrl {} pipepc:prog_cnt|pc[9] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clock clock~clkctrl pipeid:id_stage|regfile:rf|register[17][4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clock {} clock~combout {} clock~clkctrl {} pipeid:id_stage|regfile:rf|register[17][4] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "regfile.v" "" { Text "D:/FPGA/pipeline/regfile.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile.v" "" { Text "D:/FPGA/pipeline/regfile.v" 19 -1 0 } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 8 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.094 ns" { pipeid:id_stage|regfile:rf|register[17][4] pipeid:id_stage|mux4x32:get_db|Mux27~2 pipeid:id_stage|mux4x32:get_db|Mux27~3 pipeid:id_stage|mux4x32:get_db|Mux27~6 pipeid:id_stage|mux4x32:get_db|Mux27~9 pipeid:id_stage|mux4x32:get_db|Mux27~19 pipeid:id_stage|mux4x32:get_db|Mux27~20 pipeid:id_stage|mux4x32:get_db|Mux27 pipeid:id_stage|Equal0~12 pipeid:id_stage|Equal0~14 pipeid:id_stage|Equal0~20 pipeid:id_stage|cu:control_unit|pcsource[0]~9 pipepc:prog_cnt|pc~124 pipepc:prog_cnt|pc~125 pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.094 ns" { pipeid:id_stage|regfile:rf|register[17][4] {} pipeid:id_stage|mux4x32:get_db|Mux27~2 {} pipeid:id_stage|mux4x32:get_db|Mux27~3 {} pipeid:id_stage|mux4x32:get_db|Mux27~6 {} pipeid:id_stage|mux4x32:get_db|Mux27~9 {} pipeid:id_stage|mux4x32:get_db|Mux27~19 {} pipeid:id_stage|mux4x32:get_db|Mux27~20 {} pipeid:id_stage|mux4x32:get_db|Mux27 {} pipeid:id_stage|Equal0~12 {} pipeid:id_stage|Equal0~14 {} pipeid:id_stage|Equal0~20 {} pipeid:id_stage|cu:control_unit|pcsource[0]~9 {} pipepc:prog_cnt|pc~124 {} pipepc:prog_cnt|pc~125 {} pipepc:prog_cnt|pc[9] {} } { 0.000ns 0.506ns 0.260ns 0.955ns 2.215ns 0.248ns 0.960ns 0.256ns 0.266ns 0.449ns 0.253ns 0.260ns 1.044ns 0.735ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.437ns 0.438ns 0.420ns 0.150ns 0.150ns 0.410ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clock clock~clkctrl pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clock {} clock~combout {} clock~clkctrl {} pipepc:prog_cnt|pc[9] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clock clock~clkctrl pipeid:id_stage|regfile:rf|register[17][4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clock {} clock~combout {} clock~clkctrl {} pipeid:id_stage|regfile:rf|register[17][4] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 71 " "Warning: Circuit may not operate. Detected 71 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "pipeemreg:em_reg\|mb\[6\] pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2\|out_port0\[6\] clock 3.511 ns " "Info: Found hold time violation between source  pin or register \"pipeemreg:em_reg\|mb\[6\]\" and destination pin or register \"pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2\|out_port0\[6\]\" for clock \"clock\" (Hold time is 3.511 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.388 ns + Largest " "Info: + Largest clock skew is 4.388 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.060 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.787 ns) 3.305 ns pipemem:mem_stage\|clk 2 REG LCFF_X35_Y20_N25 4 " "Info: 2: + IC(1.519 ns) + CELL(0.787 ns) = 3.305 ns; Loc. = LCFF_X35_Y20_N25; Fanout = 4; REG Node = 'pipemem:mem_stage\|clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clock pipemem:mem_stage|clk } "NODE_NAME" } } { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.150 ns) 3.950 ns pipemem:mem_stage\|datamem:comb_8\|dmem_clk 3 COMB LCCOMB_X35_Y20_N18 1 " "Info: 3: + IC(0.495 ns) + CELL(0.150 ns) = 3.950 ns; Loc. = LCCOMB_X35_Y20_N18; Fanout = 1; COMB Node = 'pipemem:mem_stage\|datamem:comb_8\|dmem_clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { pipemem:mem_stage|clk pipemem:mem_stage|datamem:comb_8|dmem_clk } "NODE_NAME" } } { "datamem.v" "" { Text "D:/FPGA/pipeline/datamem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.000 ns) 5.498 ns pipemem:mem_stage\|datamem:comb_8\|dmem_clk~clkctrl 4 COMB CLKCTRL_G13 16 " "Info: 4: + IC(1.548 ns) + CELL(0.000 ns) = 5.498 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'pipemem:mem_stage\|datamem:comb_8\|dmem_clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { pipemem:mem_stage|datamem:comb_8|dmem_clk pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl } "NODE_NAME" } } { "datamem.v" "" { Text "D:/FPGA/pipeline/datamem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 7.060 ns pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2\|out_port0\[6\] 5 REG LCFF_X42_Y14_N7 3 " "Info: 5: + IC(1.025 ns) + CELL(0.537 ns) = 7.060 ns; Loc. = LCFF_X42_Y14_N7; Fanout = 3; REG Node = 'pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2\|out_port0\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] } "NODE_NAME" } } { "io_output_reg.v" "" { Text "D:/FPGA/pipeline/io_output_reg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.473 ns ( 35.03 % ) " "Info: Total cell delay = 2.473 ns ( 35.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.587 ns ( 64.97 % ) " "Info: Total interconnect delay = 4.587 ns ( 64.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { clock pipemem:mem_stage|clk pipemem:mem_stage|datamem:comb_8|dmem_clk pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { clock {} clock~combout {} pipemem:mem_stage|clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl {} pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] {} } { 0.000ns 0.000ns 1.519ns 0.495ns 1.548ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.672 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1443 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1443; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns pipeemreg:em_reg\|mb\[6\] 3 REG LCFF_X42_Y14_N29 2 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X42_Y14_N29; Fanout = 2; REG Node = 'pipeemreg:em_reg\|mb\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock~clkctrl pipeemreg:em_reg|mb[6] } "NODE_NAME" } } { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clock clock~clkctrl pipeemreg:em_reg|mb[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clock {} clock~combout {} clock~clkctrl {} pipeemreg:em_reg|mb[6] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { clock pipemem:mem_stage|clk pipemem:mem_stage|datamem:comb_8|dmem_clk pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { clock {} clock~combout {} pipemem:mem_stage|clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl {} pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] {} } { 0.000ns 0.000ns 1.519ns 0.495ns 1.548ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clock clock~clkctrl pipeemreg:em_reg|mb[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clock {} clock~combout {} clock~clkctrl {} pipeemreg:em_reg|mb[6] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.893 ns - Shortest register register " "Info: - Shortest register to register delay is 0.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipeemreg:em_reg\|mb\[6\] 1 REG LCFF_X42_Y14_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y14_N29; Fanout = 2; REG Node = 'pipeemreg:em_reg\|mb\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipeemreg:em_reg|mb[6] } "NODE_NAME" } } { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.366 ns) 0.893 ns pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2\|out_port0\[6\] 2 REG LCFF_X42_Y14_N7 3 " "Info: 2: + IC(0.527 ns) + CELL(0.366 ns) = 0.893 ns; Loc. = LCFF_X42_Y14_N7; Fanout = 3; REG Node = 'pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2\|out_port0\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { pipeemreg:em_reg|mb[6] pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] } "NODE_NAME" } } { "io_output_reg.v" "" { Text "D:/FPGA/pipeline/io_output_reg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 40.99 % ) " "Info: Total cell delay = 0.366 ns ( 40.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.527 ns ( 59.01 % ) " "Info: Total interconnect delay = 0.527 ns ( 59.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { pipeemreg:em_reg|mb[6] pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.893 ns" { pipeemreg:em_reg|mb[6] {} pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] {} } { 0.000ns 0.527ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "io_output_reg.v" "" { Text "D:/FPGA/pipeline/io_output_reg.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { clock pipemem:mem_stage|clk pipemem:mem_stage|datamem:comb_8|dmem_clk pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { clock {} clock~combout {} pipemem:mem_stage|clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl {} pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] {} } { 0.000ns 0.000ns 1.519ns 0.495ns 1.548ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clock clock~clkctrl pipeemreg:em_reg|mb[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clock {} clock~combout {} clock~clkctrl {} pipeemreg:em_reg|mb[6] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { pipeemreg:em_reg|mb[6] pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.893 ns" { pipeemreg:em_reg|mb[6] {} pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] {} } { 0.000ns 0.527ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pipeir:inst_reg\|inst\[15\] resetn clock 6.711 ns register " "Info: tsu for register \"pipeir:inst_reg\|inst\[15\]\" (data pin = \"resetn\", clock pin = \"clock\") is 6.711 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.412 ns + Longest pin register " "Info: + Longest pin to register delay is 9.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns resetn 1 PIN PIN_G26 1369 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1369; PIN Node = 'resetn'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.345 ns) + CELL(0.150 ns) 7.357 ns pipeir:inst_reg\|inst\[14\]~65 2 COMB LCCOMB_X35_Y17_N18 94 " "Info: 2: + IC(6.345 ns) + CELL(0.150 ns) = 7.357 ns; Loc. = LCCOMB_X35_Y17_N18; Fanout = 94; COMB Node = 'pipeir:inst_reg\|inst\[14\]~65'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.495 ns" { resetn pipeir:inst_reg|inst[14]~65 } "NODE_NAME" } } { "pipeir.v" "" { Text "D:/FPGA/pipeline/pipeir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.660 ns) 9.412 ns pipeir:inst_reg\|inst\[15\] 3 REG LCFF_X34_Y16_N5 6 " "Info: 3: + IC(1.395 ns) + CELL(0.660 ns) = 9.412 ns; Loc. = LCFF_X34_Y16_N5; Fanout = 6; REG Node = 'pipeir:inst_reg\|inst\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.055 ns" { pipeir:inst_reg|inst[14]~65 pipeir:inst_reg|inst[15] } "NODE_NAME" } } { "pipeir.v" "" { Text "D:/FPGA/pipeline/pipeir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 17.76 % ) " "Info: Total cell delay = 1.672 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.740 ns ( 82.24 % ) " "Info: Total interconnect delay = 7.740 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.412 ns" { resetn pipeir:inst_reg|inst[14]~65 pipeir:inst_reg|inst[15] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.412 ns" { resetn {} resetn~combout {} pipeir:inst_reg|inst[14]~65 {} pipeir:inst_reg|inst[15] {} } { 0.000ns 0.000ns 6.345ns 1.395ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pipeir.v" "" { Text "D:/FPGA/pipeline/pipeir.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.665 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1443 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1443; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns pipeir:inst_reg\|inst\[15\] 3 REG LCFF_X34_Y16_N5 6 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X34_Y16_N5; Fanout = 6; REG Node = 'pipeir:inst_reg\|inst\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { clock~clkctrl pipeir:inst_reg|inst[15] } "NODE_NAME" } } { "pipeir.v" "" { Text "D:/FPGA/pipeline/pipeir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { clock clock~clkctrl pipeir:inst_reg|inst[15] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { clock {} clock~combout {} clock~clkctrl {} pipeir:inst_reg|inst[15] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.412 ns" { resetn pipeir:inst_reg|inst[14]~65 pipeir:inst_reg|inst[15] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.412 ns" { resetn {} resetn~combout {} pipeir:inst_reg|inst[14]~65 {} pipeir:inst_reg|inst[15] {} } { 0.000ns 0.000ns 6.345ns 1.395ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { clock clock~clkctrl pipeir:inst_reg|inst[15] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { clock {} clock~combout {} clock~clkctrl {} pipeir:inst_reg|inst[15] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock hex3\[3\] binary_to_sevenseg:LED8_out_port0\|ledsegments1\[3\] 8.048 ns register " "Info: tco from clock \"clock\" to destination pin \"hex3\[3\]\" through register \"binary_to_sevenseg:LED8_out_port0\|ledsegments1\[3\]\" is 8.048 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.672 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1443 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1443; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns binary_to_sevenseg:LED8_out_port0\|ledsegments1\[3\] 3 REG LCFF_X44_Y14_N23 1 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X44_Y14_N23; Fanout = 1; REG Node = 'binary_to_sevenseg:LED8_out_port0\|ledsegments1\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock~clkctrl binary_to_sevenseg:LED8_out_port0|ledsegments1[3] } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clock clock~clkctrl binary_to_sevenseg:LED8_out_port0|ledsegments1[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clock {} clock~combout {} clock~clkctrl {} binary_to_sevenseg:LED8_out_port0|ledsegments1[3] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.126 ns + Longest register pin " "Info: + Longest register to pin delay is 5.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns binary_to_sevenseg:LED8_out_port0\|ledsegments1\[3\] 1 REG LCFF_X44_Y14_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y14_N23; Fanout = 1; REG Node = 'binary_to_sevenseg:LED8_out_port0\|ledsegments1\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { binary_to_sevenseg:LED8_out_port0|ledsegments1[3] } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(2.652 ns) 5.126 ns hex3\[3\] 2 PIN PIN_Y26 0 " "Info: 2: + IC(2.474 ns) + CELL(2.652 ns) = 5.126 ns; Loc. = PIN_Y26; Fanout = 0; PIN Node = 'hex3\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { binary_to_sevenseg:LED8_out_port0|ledsegments1[3] hex3[3] } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 51.74 % ) " "Info: Total cell delay = 2.652 ns ( 51.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.474 ns ( 48.26 % ) " "Info: Total interconnect delay = 2.474 ns ( 48.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { binary_to_sevenseg:LED8_out_port0|ledsegments1[3] hex3[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.126 ns" { binary_to_sevenseg:LED8_out_port0|ledsegments1[3] {} hex3[3] {} } { 0.000ns 2.474ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clock clock~clkctrl binary_to_sevenseg:LED8_out_port0|ledsegments1[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clock {} clock~combout {} clock~clkctrl {} binary_to_sevenseg:LED8_out_port0|ledsegments1[3] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { binary_to_sevenseg:LED8_out_port0|ledsegments1[3] hex3[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.126 ns" { binary_to_sevenseg:LED8_out_port0|ledsegments1[3] {} hex3[3] {} } { 0.000ns 2.474ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "resetn led 9.965 ns Longest " "Info: Longest tpd from source pin \"resetn\" to destination pin \"led\" is 9.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns resetn 1 PIN PIN_G26 1369 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1369; PIN Node = 'resetn'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.295 ns) + CELL(2.808 ns) 9.965 ns led 2 PIN PIN_AE22 0 " "Info: 2: + IC(6.295 ns) + CELL(2.808 ns) = 9.965 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'led'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.103 ns" { resetn led } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.670 ns ( 36.83 % ) " "Info: Total cell delay = 3.670 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.295 ns ( 63.17 % ) " "Info: Total interconnect delay = 6.295 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.965 ns" { resetn led } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.965 ns" { resetn {} resetn~combout {} led {} } { 0.000ns 0.000ns 6.295ns } { 0.000ns 0.862ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|in_reg0\[5\] operand0\[5\] clock 4.830 ns register " "Info: th for register \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|in_reg0\[5\]\" (data pin = \"operand0\[5\]\", clock pin = \"clock\") is 4.830 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.041 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.787 ns) 3.305 ns pipemem:mem_stage\|clk 2 REG LCFF_X35_Y20_N25 4 " "Info: 2: + IC(1.519 ns) + CELL(0.787 ns) = 3.305 ns; Loc. = LCFF_X35_Y20_N25; Fanout = 4; REG Node = 'pipemem:mem_stage\|clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clock pipemem:mem_stage|clk } "NODE_NAME" } } { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.150 ns) 3.950 ns pipemem:mem_stage\|datamem:comb_8\|dmem_clk 3 COMB LCCOMB_X35_Y20_N18 1 " "Info: 3: + IC(0.495 ns) + CELL(0.150 ns) = 3.950 ns; Loc. = LCCOMB_X35_Y20_N18; Fanout = 1; COMB Node = 'pipemem:mem_stage\|datamem:comb_8\|dmem_clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { pipemem:mem_stage|clk pipemem:mem_stage|datamem:comb_8|dmem_clk } "NODE_NAME" } } { "datamem.v" "" { Text "D:/FPGA/pipeline/datamem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.000 ns) 5.498 ns pipemem:mem_stage\|datamem:comb_8\|dmem_clk~clkctrl 4 COMB CLKCTRL_G13 16 " "Info: 4: + IC(1.548 ns) + CELL(0.000 ns) = 5.498 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'pipemem:mem_stage\|datamem:comb_8\|dmem_clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { pipemem:mem_stage|datamem:comb_8|dmem_clk pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl } "NODE_NAME" } } { "datamem.v" "" { Text "D:/FPGA/pipeline/datamem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 7.041 ns pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|in_reg0\[5\] 5 REG LCFF_X33_Y13_N9 1 " "Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 7.041 ns; Loc. = LCFF_X33_Y13_N9; Fanout = 1; REG Node = 'pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|in_reg0\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] } "NODE_NAME" } } { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.473 ns ( 35.12 % ) " "Info: Total cell delay = 2.473 ns ( 35.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.568 ns ( 64.88 % ) " "Info: Total interconnect delay = 4.568 ns ( 64.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.041 ns" { clock pipemem:mem_stage|clk pipemem:mem_stage|datamem:comb_8|dmem_clk pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.041 ns" { clock {} clock~combout {} pipemem:mem_stage|clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl {} pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] {} } { 0.000ns 0.000ns 1.519ns 0.495ns 1.548ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.477 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns operand0\[5\] 1 PIN PIN_AD13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; PIN Node = 'operand0\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { operand0[5] } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.366 ns) 2.477 ns pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|in_reg0\[5\] 2 REG LCFF_X33_Y13_N9 1 " "Info: 2: + IC(1.122 ns) + CELL(0.366 ns) = 2.477 ns; Loc. = LCFF_X33_Y13_N9; Fanout = 1; REG Node = 'pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|in_reg0\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { operand0[5] pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] } "NODE_NAME" } } { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 54.70 % ) " "Info: Total cell delay = 1.355 ns ( 54.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 45.30 % ) " "Info: Total interconnect delay = 1.122 ns ( 45.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { operand0[5] pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { operand0[5] {} operand0[5]~combout {} pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] {} } { 0.000ns 0.000ns 1.122ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.041 ns" { clock pipemem:mem_stage|clk pipemem:mem_stage|datamem:comb_8|dmem_clk pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.041 ns" { clock {} clock~combout {} pipemem:mem_stage|clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl {} pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] {} } { 0.000ns 0.000ns 1.519ns 0.495ns 1.548ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { operand0[5] pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { operand0[5] {} operand0[5]~combout {} pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] {} } { 0.000ns 0.000ns 1.122ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 18:14:03 2017 " "Info: Processing ended: Thu Jun 15 18:14:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
