#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Thu Aug 24 21:24:29 2023
# Process ID: 256030
# Current directory: /home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.runs/synth_1
# Command line: vivado -log dflipflop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dflipflop.tcl
# Log file: /home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.runs/synth_1/dflipflop.vds
# Journal file: /home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.runs/synth_1/vivado.jou
# Running On: kanish-G3-3500, OS: Linux, CPU Frequency: 3346.626 MHz, CPU Physical cores: 4, Host memory: 8100 MB
#-----------------------------------------------------------
source dflipflop.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1345.828 ; gain = 0.023 ; free physical = 1516 ; free virtual = 4709
Command: synth_design -top dflipflop -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 256067
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2063.754 ; gain = 376.770 ; free physical = 542 ; free virtual = 3738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dflipflop' [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/sources_1/imports/src/dff.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.runs/synth_1/.Xil/Vivado-256030-kanish-G3-3500/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.runs/synth_1/.Xil/Vivado-256030-kanish-G3-3500/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.runs/synth_1/.Xil/Vivado-256030-kanish-G3-3500/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.runs/synth_1/.Xil/Vivado-256030-kanish-G3-3500/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/sources_1/imports/src/dff.v:24]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.runs/synth_1/.Xil/Vivado-256030-kanish-G3-3500/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.runs/synth_1/.Xil/Vivado-256030-kanish-G3-3500/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dflipflop' (0#1) [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/sources_1/imports/src/dff.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio'. This will prevent further optimization [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/sources_1/imports/src/dff.v:17]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila'. This will prevent further optimization [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/sources_1/imports/src/dff.v:24]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz'. This will prevent further optimization [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/sources_1/imports/src/dff.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2132.691 ; gain = 445.707 ; free physical = 451 ; free virtual = 3648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2144.566 ; gain = 457.582 ; free physical = 450 ; free virtual = 3646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2144.566 ; gain = 457.582 ; free physical = 450 ; free virtual = 3646
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.566 ; gain = 0.000 ; free physical = 450 ; free virtual = 3646
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio'
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio'
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila'
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila'
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/constrs_1/imports/new/constraints.xdc:4]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/constrs_1/imports/new/constraints.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'd'. [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/constrs_1/imports/new/constraints.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'd'. [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/constrs_1/imports/new/constraints.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'q'. [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/constrs_1/imports/new/constraints.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'q'. [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/constrs_1/imports/new/constraints.xdc:16]
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/constrs_1/imports/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/constrs_1/imports/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/dflipflop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/constrs_1/imports/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dflipflop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dflipflop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.504 ; gain = 0.000 ; free physical = 441 ; free virtual = 3639
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.504 ; gain = 0.000 ; free physical = 441 ; free virtual = 3639
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 438 ; free virtual = 3637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 438 ; free virtual = 3637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for vio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 438 ; free virtual = 3637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 438 ; free virtual = 3637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 442 ; free virtual = 3645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 441 ; free virtual = 3644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 441 ; free virtual = 3644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 441 ; free virtual = 3644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.srcs/sources_1/imports/src/dff.v:19]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 441 ; free virtual = 3645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 441 ; free virtual = 3645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 441 ; free virtual = 3645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 441 ; free virtual = 3645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 441 ; free virtual = 3645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 441 ; free virtual = 3645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |vio_0         |         1|
|3     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |ila     |     1|
|3     |vio     |     1|
|4     |FDCE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 441 ; free virtual = 3645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2217.504 ; gain = 457.582 ; free physical = 441 ; free virtual = 3645
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2217.504 ; gain = 530.520 ; free physical = 441 ; free virtual = 3645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.504 ; gain = 0.000 ; free physical = 441 ; free virtual = 3645
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.504 ; gain = 0.000 ; free physical = 718 ; free virtual = 3921
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c15d1db4
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2217.504 ; gain = 847.652 ; free physical = 718 ; free virtual = 3921
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1808.115; main = 1486.768; forked = 374.828
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3189.199; main = 2185.492; forked = 1003.707
INFO: [Common 17-1381] The checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/clock_wizard_demo/clock_wizard_demo.runs/synth_1/dflipflop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dflipflop_utilization_synth.rpt -pb dflipflop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 24 21:25:01 2023...
