# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap altera_mf ../../src/altera_mf 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:09:09 on Dec 13,2019
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 13:09:10 on Dec 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:09:10 on Dec 13,2019
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 13:09:10 on Dec 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:09:10 on Dec 13,2019
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 13:09:10 on Dec 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:09:11 on Dec 13,2019
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 13:09:11 on Dec 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:09:11 on Dec 13,2019
# vcom -reportprogress 300 -93 -work work ../src/dj_roomba_3000_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000_tb
# -- Compiling architecture arch of dj_roomba_3000_tb
# ** Warning: ../src/dj_roomba_3000_tb.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 13:09:11 on Dec 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" dj_roomba_3000_tb 
# Start time: 13:09:11 on Dec 13,2019
# ** Error: (vsim-7) Failed to open  file "S:/2019 Fall/HDL Lab/HDL/lab8/sim/script/work/@_opt/_deps" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-56) Problem with optimized design dependency file "S:/2019 Fall/HDL Lab/HDL/lab8/sim/script/work/@_opt/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000_tb(arch)#1
# Loading work.dj_roomba_3000(beh)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.rom_instructions(syn)#1
# Loading altera_mf.altsyncram(translated)#2
# Loading work.rising_edge_synchronizer(beh)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: ****************** TB Start ****************
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb
# ** Note: ****************** TB Finish ****************
#    Time: 2 us  Iteration: 0  Instance: /dj_roomba_3000_tb
# Causality operation skipped due to absence of debug database file
# End time: 13:17:32 on Dec 13,2019, Elapsed time: 0:08:21
# Errors: 3, Warnings: 2
