`timescale 1ns / 1ps
module mydesign_tb();
	wire [15:0]fout;
	reg [7:0]x,y;
	wire cout;
	
	multiblication mu(x,y,fout,cout);
	
	
	
	

	
	initial
	begin
	x=8'd4;y=8'd8;
	
	end

	
	initial
	begin
	
	#10;x=8'd10;y=8'd2;
	#10;x=8'd4;y=8'd3;
	#10;x=8'd100;y=8'd8;
	
	
	
	
	
	
	
	
	
	end
	
	
	
	initial
	begin
	#1000 $stop;
	end
	
	
	
	initial
	begin
	
	end
endmodule
