design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/data/projects/toy-sram-mpw7/openlane/toysram,toysram_site,22_08_29_12_20,flow completed,0h6m5s0ms,0h2m24s0ms,-2.0,0.54,-1,1.2,2641.68,-1,0,0,0,0,0,0,0,6,0,-1,-1,37134,5076,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,11528903.0,0.0,1.98,1.72,1.44,0.79,-1,408,3814,188,3594,0,0,0,364,5,0,3,12,63,56,13,36,165,135,8,644,7290,0,7934,517248.23040000006,0.000303,8.49e-05,4.64e-06,0.000384,0.000111,3.22e-08,0.000443,0.000132,3.35e-08,3.12,21.0,47.61904761904762,20,AREA 0,5,50,1,153.6,153.18,0.80,0.3,sky130_fd_sc_hd,4,4
