Analysis & Synthesis report for pbl3
Thu Sep 19 13:44:12 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 18. Source assignments for cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 19. Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 20. Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 21. Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 22. Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 23. Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 24. Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 25. Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 26. Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 27. Source assignments for cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated
 28. Source assignments for cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram
 29. Source assignments for cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram
 30. Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux
 31. Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux_001
 32. Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux
 33. Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001
 34. Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_002
 35. Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_003
 36. Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_004
 37. Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_005
 38. Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_006
 39. Source assignments for altera_reset_controller:rst_controller
 40. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|altsyncram:ram_block1a0|altsyncram_fu93:auto_generated
 43. Parameter Settings for User Entity Instance: cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo
 44. Parameter Settings for User Entity Instance: cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r|scfifo:rfifo
 45. Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a
 46. Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b
 48. Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 49. Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 50. Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram
 51. Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 52. Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 53. Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 54. Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 55. Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 56. Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy
 57. Parameter Settings for User Entity Instance: cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 58. Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0
 59. Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer
 60. Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
 61. Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
 62. Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
 63. Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer
 64. Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
 65. Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
 66. Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
 67. Parameter Settings for User Entity Instance: vga_ic:vga_0
 68. Parameter Settings for User Entity Instance: altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator
 69. Parameter Settings for User Entity Instance: altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0
 70. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 71. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 72. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 73. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator
 74. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 75. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 76. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator
 77. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 78. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buzzer_s1_translator
 79. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 80. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 81. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 82. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 83. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 84. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent
 85. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 86. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo
 87. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 88. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 91. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent
 94. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
 97. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buzzer_s1_agent
100. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router_001|cpu_mm_interconnect_0_router_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_003|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
106. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_004|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_005|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_006|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_007|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_008|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
112. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
113. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
114. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
115. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
116. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
117. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
118. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
119. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
120. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
121. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
122. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
123. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
124. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
125. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
126. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
127. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
128. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
129. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
130. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
131. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
132. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
133. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
134. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
135. Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
136. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
137. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
138. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
139. Parameter Settings for Inferred Entity Instance: cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|altsyncram:ram_block1a0
140. scfifo Parameter Settings by Entity Instance
141. altsyncram Parameter Settings by Entity Instance
142. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
143. Port Connectivity Checks: "altera_reset_controller:rst_controller"
144. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
145. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
146. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode"
147. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode"
148. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo"
149. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buzzer_s1_agent"
150. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
151. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
152. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo"
153. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent"
154. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
155. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
156. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
157. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
158. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo"
159. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent"
160. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
161. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
162. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
163. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
164. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buzzer_s1_translator"
165. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
166. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator"
167. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
168. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
169. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator"
170. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
171. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
172. Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
173. Port Connectivity Checks: "altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"
174. Port Connectivity Checks: "cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect"
175. Port Connectivity Checks: "altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator"
176. Port Connectivity Checks: "cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters"
177. Port Connectivity Checks: "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"
178. Port Connectivity Checks: "cpu_onchip_memory2_0:onchip_memory2_0"
179. Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy"
180. Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
181. Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
182. Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_cpu_nios2_gen2_0_cpu_nios2_oci_pib"
183. Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
184. Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace|cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
185. Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_itrace"
186. Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk"
187. Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk"
188. Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug"
189. Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci"
190. Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_test_bench:the_cpu_nios2_gen2_0_cpu_test_bench"
191. Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu"
192. Port Connectivity Checks: "cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic"
193. Port Connectivity Checks: "cpu_jtag_uart_0:jtag_uart_0"
194. Post-Synthesis Netlist Statistics for Top Partition
195. Elapsed Time Per Partition
196. Analysis & Synthesis Messages
197. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Sep 19 13:44:12 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; pbl3                                        ;
; Top-level Entity Name              ; cpu                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,479                                       ;
;     Total combinational functions  ; 2,254                                       ;
;     Dedicated logic registers      ; 1,211                                       ;
; Total registers                    ; 1211                                        ;
; Total pins                         ; 29                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 177,152                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; cpu                ; pbl3               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                 ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                     ; Library     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; buzzer.v                                                                                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/buzzer.v                                                                          ;             ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v                                                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v                                                                   ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_avalon_sc_fifo.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_avalon_sc_fifo.v                                      ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_master_translator.v                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_master_translator.v                         ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_slave_translator.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_slave_translator.sv                         ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_arbitrator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_arbitrator.sv                                  ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv                          ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_master_agent.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_master_agent.sv                                ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_master_translator.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_master_translator.sv                           ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_slave_agent.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_slave_agent.sv                                 ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_slave_translator.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_slave_translator.sv                            ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_reset_controller.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_reset_controller.v                                    ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_reset_synchronizer.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_reset_synchronizer.v                                  ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_counters.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_counters.v                                   ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_in_deserializer.v                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_in_deserializer.v                            ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_out_serializer.v                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_out_serializer.v                             ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_sync_fifo.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_sync_fifo.v                                        ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_irq_mapper.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_irq_mapper.sv                                            ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v                                            ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v                                      ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v                    ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv   ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv                           ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv                             ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv                              ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv                          ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv                           ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv                             ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0.v                                           ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v                                       ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v                    ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v                       ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v                   ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v                            ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v                                       ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_pio.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_pio.v                                                    ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_pio_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_pio_0.v                                                  ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_pio_buzzer.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_pio_buzzer.v                                             ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_rs232_0.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_rs232_0.v                                                ; cpu         ;
; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/vga_ic.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/thelu/documents/github/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/vga_ic.v                                                     ; cpu         ;
; scfifo.tdf                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                ;             ;
; a_regfifo.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                             ;             ;
; a_dpfifo.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                              ;             ;
; a_i2fifo.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                              ;             ;
; a_fffifo.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                              ;             ;
; a_f2fifo.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                              ;             ;
; aglobal181.inc                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                            ;             ;
; db/scfifo_jr21.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/scfifo_jr21.tdf                                                                ;             ;
; db/a_dpfifo_l011.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_l011.tdf                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_fefifo_7cf.tdf                                                               ;             ;
; db/cntr_do7.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cntr_do7.tdf                                                                   ;             ;
; db/altsyncram_nio1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_nio1.tdf                                                            ;             ;
; db/cntr_1ob.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cntr_1ob.tdf                                                                   ;             ;
; alt_jtag_atlantic.v                                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                         ;             ;
; altsyncram.tdf                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                            ;             ;
; stratix_ram_block.inc                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                     ;             ;
; lpm_mux.inc                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                               ;             ;
; lpm_decode.inc                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                            ;             ;
; a_rdenreg.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                             ;             ;
; altrom.inc                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                ;             ;
; altram.inc                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                ;             ;
; altdpram.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                              ;             ;
; db/altsyncram_6mc1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_6mc1.tdf                                                            ;             ;
; altera_std_synchronizer.v                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                 ;             ;
; db/altsyncram_ac71.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_ac71.tdf                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                  ;             ;
; db/altsyncram_bad1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf                                                            ;             ;
; db/scfifo_a341.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/scfifo_a341.tdf                                                                ;             ;
; db/a_dpfifo_tq31.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_tq31.tdf                                                              ;             ;
; db/altsyncram_dqb1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_dqb1.tdf                                                            ;             ;
; db/cmpr_ks8.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cmpr_ks8.tdf                                                                   ;             ;
; db/cntr_v9b.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cntr_v9b.tdf                                                                   ;             ;
; db/cntr_ca7.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cntr_ca7.tdf                                                                   ;             ;
; db/cntr_0ab.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cntr_0ab.tdf                                                                   ;             ;
; sld_hub.vhd                                                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                               ; altera_sld  ;
; db/ip/sldd144d38a/alt_sld_fab.v                                                                                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/alt_sld_fab.v                                                   ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v                                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v                            ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv                     ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                  ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                               ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                          ;             ;
; sld_rom_sr.vhd                                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                            ;             ;
; db/altsyncram_fu93.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_fu93.tdf                                                            ;             ;
; db/decode_osa.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/decode_osa.tdf                                                                 ;             ;
; db/mux_lob.tdf                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/mux_lob.tdf                                                                    ;             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2,479         ;
;                                             ;               ;
; Total combinational functions               ; 2254          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1108          ;
;     -- 3 input functions                    ; 644           ;
;     -- <=2 input functions                  ; 502           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1974          ;
;     -- arithmetic mode                      ; 280           ;
;                                             ;               ;
; Total registers                             ; 1211          ;
;     -- Dedicated logic registers            ; 1211          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 29            ;
; Total memory bits                           ; 177152        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 1267          ;
; Total fan-out                               ; 15819         ;
; Average fan-out                             ; 4.14          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+
; |cpu                                                                                                                                    ; 2254 (1)            ; 1211 (0)                  ; 177152      ; 0            ; 0       ; 0         ; 29   ; 0            ; |cpu                                                                                                                                                                                                                                                                                                                                                         ; cpu                                                       ; cpu          ;
;    |altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0|                                   ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0                                                                                                                                                                                                                                                        ; altera_customins_slave_translator                         ; cpu          ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                   ; cpu          ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                 ; cpu          ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                 ; cpu          ;
;    |cpu_jtag_uart_0:jtag_uart_0|                                                                                                        ; 142 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                             ; cpu_jtag_uart_0                                           ; cpu          ;
;       |alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|                                                                             ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                                         ; work         ;
;       |cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r|                                                                           ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                       ; cpu_jtag_uart_0_scfifo_r                                  ; cpu          ;
;          |scfifo:rfifo|                                                                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                          ; scfifo                                                    ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                               ; scfifo_jr21                                               ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                          ; a_dpfifo_l011                                             ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; a_fefifo_7cf                                              ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                             ; cntr_do7                                                  ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                  ; altsyncram_nio1                                           ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                    ; cntr_1ob                                                  ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                          ; cntr_1ob                                                  ; work         ;
;       |cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|                                                                           ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                       ; cpu_jtag_uart_0_scfifo_w                                  ; cpu          ;
;          |scfifo:wfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                          ; scfifo                                                    ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                               ; scfifo_jr21                                               ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                          ; a_dpfifo_l011                                             ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; a_fefifo_7cf                                              ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                             ; cntr_do7                                                  ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                  ; altsyncram_nio1                                           ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                    ; cntr_1ob                                                  ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                          ; cntr_1ob                                                  ; work         ;
;    |cpu_mm_interconnect_0:mm_interconnect_0|                                                                                            ; 401 (0)             ; 161 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                 ; cpu_mm_interconnect_0                                     ; cpu          ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                     ; cpu          ;
;       |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                     ; cpu          ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                     ; cpu          ;
;       |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                   ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                     ; cpu          ;
;       |altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                     ; cpu          ;
;       |altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                     ; cpu          ;
;       |altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|                                                                 ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                     ; cpu          ;
;       |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                                ; cpu          ;
;       |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                                ; cpu          ;
;       |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                             ; altera_merlin_master_translator                           ; cpu          ;
;       |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                      ; 13 (13)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                      ; altera_merlin_master_translator                           ; cpu          ;
;       |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                 ; cpu          ;
;       |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                 ; cpu          ;
;       |altera_merlin_slave_agent:pio_buzzer_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buzzer_s1_agent                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                 ; cpu          ;
;       |altera_merlin_slave_agent:pio_s1_agent|                                                                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                 ; cpu          ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 9 (9)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                            ; cpu          ;
;       |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                            ; cpu          ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                            ; cpu          ;
;       |altera_merlin_slave_translator:pio_0_s1_translator|                                                                              ; 6 (6)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                            ; cpu          ;
;       |altera_merlin_slave_translator:pio_buzzer_s1_translator|                                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buzzer_s1_translator                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                            ; cpu          ;
;       |altera_merlin_slave_translator:pio_s1_translator|                                                                                ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                            ; cpu          ;
;       |altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                            ; cpu          ;
;       |cpu_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                   ; cpu_mm_interconnect_0_cmd_demux                           ; cpu          ;
;       |cpu_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                       ; cpu_mm_interconnect_0_cmd_demux                           ; cpu          ;
;       |cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                       ; 19 (15)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                       ; cpu_mm_interconnect_0_cmd_mux                             ; cpu          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                  ; cpu          ;
;       |cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                       ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                       ; cpu_mm_interconnect_0_cmd_mux                             ; cpu          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                  ; cpu          ;
;       |cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                       ; 57 (53)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                       ; cpu_mm_interconnect_0_cmd_mux                             ; cpu          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                  ; cpu          ;
;       |cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                                       ; 12 (8)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                       ; cpu_mm_interconnect_0_cmd_mux                             ; cpu          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                  ; cpu          ;
;       |cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                                       ; 12 (8)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                       ; cpu_mm_interconnect_0_cmd_mux                             ; cpu          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                  ; cpu          ;
;       |cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                                       ; 12 (8)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                       ; cpu_mm_interconnect_0_cmd_mux                             ; cpu          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                  ; cpu          ;
;       |cpu_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                           ; 20 (16)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                           ; cpu_mm_interconnect_0_cmd_mux                             ; cpu          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                                  ; cpu          ;
;       |cpu_mm_interconnect_0_router:router_001|                                                                                         ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                         ; cpu_mm_interconnect_0_router                              ; cpu          ;
;       |cpu_mm_interconnect_0_router:router|                                                                                             ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                             ; cpu_mm_interconnect_0_router                              ; cpu          ;
;       |cpu_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                   ; cpu_mm_interconnect_0_rsp_demux                           ; cpu          ;
;       |cpu_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                   ; cpu_mm_interconnect_0_rsp_demux                           ; cpu          ;
;       |cpu_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                   ; cpu_mm_interconnect_0_rsp_demux                           ; cpu          ;
;       |cpu_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                   ; cpu_mm_interconnect_0_rsp_demux                           ; cpu          ;
;       |cpu_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                   ; cpu_mm_interconnect_0_rsp_demux                           ; cpu          ;
;       |cpu_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                   ; cpu_mm_interconnect_0_rsp_demux                           ; cpu          ;
;       |cpu_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                       ; cpu_mm_interconnect_0_rsp_demux                           ; cpu          ;
;       |cpu_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                       ; cpu_mm_interconnect_0_rsp_mux                             ; cpu          ;
;       |cpu_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                           ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                           ; cpu_mm_interconnect_0_rsp_mux                             ; cpu          ;
;    |cpu_nios2_gen2_0:nios2_gen2_0|                                                                                                      ; 1020 (0)            ; 581 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                           ; cpu_nios2_gen2_0                                          ; cpu          ;
;       |cpu_nios2_gen2_0_cpu:cpu|                                                                                                        ; 1020 (730)          ; 581 (311)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                  ; cpu_nios2_gen2_0_cpu                                      ; cpu          ;
;          |cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|                                                            ; 290 (35)            ; 270 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                ; cpu_nios2_gen2_0_cpu_nios2_oci                            ; cpu          ;
;             |cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|                                     ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                          ; cpu_nios2_gen2_0_cpu_debug_slave_wrapper                  ; cpu          ;
;                |cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|                                    ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; cpu_nios2_gen2_0_cpu_debug_slave_sysclk                   ; cpu          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                   ; work         ;
;                |cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|                                          ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck                                                            ; cpu_nios2_gen2_0_cpu_debug_slave_tck                      ; cpu          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                   ; work         ;
;                |sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy|                                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy                                                                              ; sld_virtual_jtag_basic                                    ; work         ;
;             |cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|                                           ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                ; cpu_nios2_gen2_0_cpu_nios2_avalon_reg                     ; cpu          ;
;             |cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break|                                             ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                  ; cpu_nios2_gen2_0_cpu_nios2_oci_break                      ; cpu          ;
;             |cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug|                                             ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                  ; cpu_nios2_gen2_0_cpu_nios2_oci_debug                      ; cpu          ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; altera_std_synchronizer                                   ; work         ;
;             |cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|                                                   ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                        ; cpu_nios2_gen2_0_cpu_nios2_ocimem                         ; cpu          ;
;                |cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram|                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; cpu_nios2_gen2_0_cpu_ociram_sp_ram_module                 ; cpu          ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                ; work         ;
;                      |altsyncram_ac71:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                           ; work         ;
;          |cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a|                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                 ; cpu_nios2_gen2_0_cpu_register_bank_a_module               ; cpu          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                                ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                        ; altsyncram_6mc1                                           ; work         ;
;          |cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b|                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                 ; cpu_nios2_gen2_0_cpu_register_bank_b_module               ; cpu          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                                ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                        ; altsyncram_6mc1                                           ; work         ;
;    |cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect                                                                                                                                                                                                                                         ; cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect ; cpu          ;
;    |cpu_onchip_memory2_0:onchip_memory2_0|                                                                                              ; 103 (1)             ; 3 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                   ; cpu_onchip_memory2_0                                      ; cpu          ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 102 (0)             ; 3 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                         ; altsyncram                                                ; work         ;
;          |altsyncram_bad1:auto_generated|                                                                                               ; 102 (0)             ; 3 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_bad1                                           ; work         ;
;             |altsyncram:ram_block1a0|                                                                                                   ; 102 (0)             ; 3 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                                                                                                  ; altsyncram                                                ; work         ;
;                |altsyncram_fu93:auto_generated|                                                                                         ; 102 (1)             ; 3 (3)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|altsyncram:ram_block1a0|altsyncram_fu93:auto_generated                                                                                                                                                                                                   ; altsyncram_fu93                                           ; work         ;
;                   |decode_osa:decode3|                                                                                                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|altsyncram:ram_block1a0|altsyncram_fu93:auto_generated|decode_osa:decode3                                                                                                                                                                                ; decode_osa                                                ; work         ;
;                   |mux_lob:mux2|                                                                                                        ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|altsyncram:ram_block1a0|altsyncram_fu93:auto_generated|mux_lob:mux2                                                                                                                                                                                      ; mux_lob                                                   ; work         ;
;    |cpu_pio:pio|                                                                                                                        ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_pio:pio                                                                                                                                                                                                                                                                                                                                             ; cpu_pio                                                   ; cpu          ;
;    |cpu_pio_0:pio_0|                                                                                                                    ; 15 (15)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                         ; cpu_pio_0                                                 ; cpu          ;
;    |cpu_pio_buzzer:pio_buzzer|                                                                                                          ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_pio_buzzer:pio_buzzer                                                                                                                                                                                                                                                                                                                               ; cpu_pio_buzzer                                            ; cpu          ;
;    |cpu_rs232_0:rs232_0|                                                                                                                ; 234 (29)            ; 174 (33)                  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0                                                                                                                                                                                                                                                                                                                                     ; cpu_rs232_0                                               ; cpu          ;
;       |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                                                                           ; 103 (22)            ; 70 (18)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                                                                                                               ; altera_up_rs232_in_deserializer                           ; cpu          ;
;          |altera_up_rs232_counters:RS232_In_Counters|                                                                                   ; 30 (30)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                                                                                                                    ; altera_up_rs232_counters                                  ; cpu          ;
;          |altera_up_sync_fifo:RS232_In_FIFO|                                                                                            ; 51 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                                                                                                             ; altera_up_sync_fifo                                       ; cpu          ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 51 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                            ; scfifo                                                    ; work         ;
;                |scfifo_a341:auto_generated|                                                                                             ; 51 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated                                                                                                                                                                                                 ; scfifo_a341                                               ; work         ;
;                   |a_dpfifo_tq31:dpfifo|                                                                                                ; 51 (29)             ; 33 (13)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo                                                                                                                                                                            ; a_dpfifo_tq31                                             ; work         ;
;                      |altsyncram_dqb1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram                                                                                                                                                    ; altsyncram_dqb1                                           ; work         ;
;                      |cntr_0ab:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                                            ; cntr_0ab                                                  ; work         ;
;                      |cntr_ca7:usedw_counter|                                                                                           ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter                                                                                                                                                     ; cntr_ca7                                                  ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                                        ; cntr_v9b                                                  ; work         ;
;       |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                                             ; 102 (23)            ; 71 (19)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                                                                 ; altera_up_rs232_out_serializer                            ; cpu          ;
;          |altera_up_rs232_counters:RS232_Out_Counters|                                                                                  ; 28 (28)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                                                                     ; altera_up_rs232_counters                                  ; cpu          ;
;          |altera_up_sync_fifo:RS232_Out_FIFO|                                                                                           ; 51 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                                                              ; altera_up_sync_fifo                                       ; cpu          ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 51 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                             ; scfifo                                                    ; work         ;
;                |scfifo_a341:auto_generated|                                                                                             ; 51 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated                                                                                                                                                                                                  ; scfifo_a341                                               ; work         ;
;                   |a_dpfifo_tq31:dpfifo|                                                                                                ; 51 (28)             ; 33 (13)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo                                                                                                                                                                             ; a_dpfifo_tq31                                             ; work         ;
;                      |altsyncram_dqb1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram                                                                                                                                                     ; altsyncram_dqb1                                           ; work         ;
;                      |cntr_0ab:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                                             ; cntr_0ab                                                  ; work         ;
;                      |cntr_ca7:usedw_counter|                                                                                           ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter                                                                                                                                                      ; cntr_ca7                                                  ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                                         ; cntr_v9b                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                     ; alt_sld_fab                                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                 ; alt_sld_fab_alt_sld_fab                                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric                         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                        ; sld_jtag_hub                                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                ; sld_rom_sr                                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm              ; sld_shadow_jsm                                            ; altera_sld   ;
;    |vga_ic:vga_0|                                                                                                                       ; 167 (167)           ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|vga_ic:vga_0                                                                                                                                                                                                                                                                                                                                            ; vga_ic                                                    ; cpu          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|altsyncram:ram_block1a0|altsyncram_fu93:auto_generated|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Single Port      ; 5120         ; 32           ; --           ; --           ; 163840 ; None ;
; cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None ;
; cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File                                                         ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |cpu                                                                                                                                                                                                                                                                     ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                         ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                         ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                         ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                         ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                         ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_irq_mapper:irq_mapper                                                                                                                                                                                                                                           ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                         ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                             ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                   ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                           ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                       ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                       ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                       ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                       ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                       ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                       ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                   ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                       ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                   ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                   ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                   ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                   ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                   ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                   ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                          ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                     ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                   ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                         ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                           ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                      ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                            ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                         ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                    ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                    ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                          ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buzzer_s1_agent                                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo                                                                                                                                                                          ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buzzer_s1_translator                                                                                                                                                                     ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent                                                                                                                                                                                      ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo                                                                                                                                                                                 ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator                                                                                                                                                                            ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router                                                                                                                                                                                         ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router_001                                                                                                                                                                                     ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002                                                                                                                                                                                 ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_003                                                                                                                                                                                 ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_004                                                                                                                                                                                 ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_005                                                                                                                                                                                 ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_006                                                                                                                                                                                 ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_007                                                                                                                                                                                 ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_008                                                                                                                                                                                 ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent                                                                                                                                                                  ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo                                                                                                                                                             ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator                                                                                                                                                        ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                   ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                       ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                   ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_nios2_gen2                  ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                       ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_nios2_gen2_unit             ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                              ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_customins_slave_translator  ; 18.1    ; N/A          ; N/A          ; |cpu|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0                                                                                                                                                                    ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_customins_xconnect          ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect                                                                                                                                                     ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_customins_master_translator ; 18.1    ; N/A          ; N/A          ; |cpu|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator                                                                                                                                                                                ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                               ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_pio:pio                                                                                                                                                                                                                                                         ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_pio_0:pio_0                                                                                                                                                                                                                                                     ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |cpu|cpu_pio_buzzer:pio_buzzer                                                                                                                                                                                                                                           ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |cpu|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/cpu.qsys ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                       ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buzzer_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buzzer_s1_translator|av_chipselect_pre                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[11..31]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator|av_chipselect_pre                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_pio:pio|readdata[1..31]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_im:the_cpu_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_im:the_cpu_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                 ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                 ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                 ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                 ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                 ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                 ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                 ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                   ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                   ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                   ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                   ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                        ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                        ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                        ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                          ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                          ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                          ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                          ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                          ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                          ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                          ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                          ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                             ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                             ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                             ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                             ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                    ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                    ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                    ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                    ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                      ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                      ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                      ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                      ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; vga_ic:vga_0|data[0,1]                                                                                                                                                                                                                                                                                  ; Merged with vga_ic:vga_0|data[2]                                                                                                                                                                                                                                                                                    ;
; cpu_rs232_0:rs232_0|readdata[11..14,24..31]                                                                                                                                                                                                                                                             ; Merged with cpu_rs232_0:rs232_0|readdata[10]                                                                                                                                                                                                                                                                        ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|R_ctrl_custom_multi                                                                                                                                                                                                                              ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ; Merged with cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                               ; Merged with cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                              ; Merged with cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                               ; Merged with cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buzzer_s1_translator|waitrequest_reset_override                                                                                                                                                                              ; Merged with cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                     ; Merged with cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                   ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                   ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                   ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                   ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                      ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                      ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                      ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                      ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                      ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                      ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                      ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                      ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                    ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                    ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                    ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                    ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                             ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                             ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                             ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                             ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                             ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                             ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                             ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                             ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                          ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                          ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                          ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                          ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                          ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                          ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                          ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                          ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                        ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                        ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                        ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                        ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                        ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                        ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                        ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                        ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                   ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                   ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                   ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                   ; Merged with cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                   ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_rs232_0:rs232_0|readdata[10]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 487                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                 ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                    ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                      ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                           ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                           ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                  ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                 ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                           ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                      ;
; cpu_pio:pio|readdata[24]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[24]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[23]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[23]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[22]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[22]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[21]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[21]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[20]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[20]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[19]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[19]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[18]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[18]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[17]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[17]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[16]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[16]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[15]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[15]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[14]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[14]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[13]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[13]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[12]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[12]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[11]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[11]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[10]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[10]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[9]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[9]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[8]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[8]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[7]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[7]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[6]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[6]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[5]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[5]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[4]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[4]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[3]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[3]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[2]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[2]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[1]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[1]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                               ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator|av_chipselect_pre                                                                                                                                                                        ; Stuck at GND              ; cpu_rs232_0:rs232_0|readdata[10]                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[31]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[31]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[30]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[30]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[29]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[29]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[28]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[28]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[27]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[27]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[26]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[26]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_pio:pio|readdata[25]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[25]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                 ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                    ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                  ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                           ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                        ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                      ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                 ; Stuck at GND              ; cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                   ; Stuck at VCC              ; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1211  ;
; Number of registers using Synchronous Clear  ; 124   ;
; Number of registers using Synchronous Load   ; 208   ;
; Number of registers using Asynchronous Clear ; 640   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 555   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ; 30      ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                   ; 6       ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                 ; 2       ;
; vga_ic:vga_0|pad_y_2_begin[5]                                                                                                                                                                                                                                                                                                   ; 3       ;
; vga_ic:vga_0|pad_y_2_begin[1]                                                                                                                                                                                                                                                                                                   ; 2       ;
; vga_ic:vga_0|bola_y_begin[8]                                                                                                                                                                                                                                                                                                    ; 2       ;
; vga_ic:vga_0|bola_y_begin[3]                                                                                                                                                                                                                                                                                                    ; 2       ;
; vga_ic:vga_0|bola_y_begin[1]                                                                                                                                                                                                                                                                                                    ; 2       ;
; vga_ic:vga_0|bola_x_begin[8]                                                                                                                                                                                                                                                                                                    ; 2       ;
; vga_ic:vga_0|bola_x_begin[7]                                                                                                                                                                                                                                                                                                    ; 2       ;
; vga_ic:vga_0|bola_x_begin[6]                                                                                                                                                                                                                                                                                                    ; 2       ;
; vga_ic:vga_0|bola_x_begin[2]                                                                                                                                                                                                                                                                                                    ; 2       ;
; vga_ic:vga_0|bola_x_begin[1]                                                                                                                                                                                                                                                                                                    ; 2       ;
; vga_ic:vga_0|bola_x_begin[0]                                                                                                                                                                                                                                                                                                    ; 2       ;
; vga_ic:vga_0|pad_y_1_begin[5]                                                                                                                                                                                                                                                                                                   ; 3       ;
; vga_ic:vga_0|pad_y_1_begin[1]                                                                                                                                                                                                                                                                                                   ; 2       ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                              ; 2       ;
; cpu_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                                      ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                              ; 2       ;
; altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0|count[-1]                                                                                                                                                                                                                      ; 3       ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                           ; 9       ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                        ; 11      ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                              ; 2       ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                  ; 2       ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                              ; 2       ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                              ; 2       ;
; cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                              ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                         ; 2       ;
; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                         ; 2       ;
; cpu_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                               ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                            ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 43                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buzzer_s1_translator|wait_latency_counter[1]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |cpu|cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cpu|cpu_rs232_0:rs232_0|read_interrupt_en                                                                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cpu|cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[3]                                                                                                                                                                 ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[1]                                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |cpu|cpu_rs232_0:rs232_0|readdata[6]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cpu|cpu_rs232_0:rs232_0|readdata[8]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |cpu|cpu_rs232_0:rs232_0|readdata[21]                                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                                                                                                                             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |cpu|cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |cpu|cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |cpu|cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|E_logic_result[2]                                                                                                                                                                                                                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cpu|cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router_001|src_channel[3]                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|altsyncram:ram_block1a0|altsyncram_fu93:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                 ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                               ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                               ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                               ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                               ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 5120                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 5120                 ; Signed Integer                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_bad1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0 ;
+----------------------+-------+-----------------------------------+
; Parameter Name       ; Value ; Type                              ;
+----------------------+-------+-----------------------------------+
; CW                   ; 13    ; Signed Integer                    ;
; BAUD_TICK_COUNT      ; 5208  ; Signed Integer                    ;
; HALF_BAUD_TICK_COUNT ; 2604  ; Signed Integer                    ;
; TDW                  ; 10    ; Signed Integer                    ;
; DW                   ; 8     ; Signed Integer                    ;
; ODD_PARITY           ; 0     ; Unsigned Binary                   ;
+----------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer ;
+----------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------+
; CW                   ; 13    ; Signed Integer                                                                          ;
; BAUD_TICK_COUNT      ; 5208  ; Signed Integer                                                                          ;
; HALF_BAUD_TICK_COUNT ; 2604  ; Signed Integer                                                                          ;
; TDW                  ; 10    ; Signed Integer                                                                          ;
; DW                   ; 7     ; Signed Integer                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 13    ; Signed Integer                                                                                                                     ;
; BAUD_TICK_COUNT      ; 5208  ; Signed Integer                                                                                                                     ;
; HALF_BAUD_TICK_COUNT ; 2604  ; Signed Integer                                                                                                                     ;
; TDW                  ; 10    ; Signed Integer                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                  ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                  ;
; AW             ; 6     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                             ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                          ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_a341  ; Untyped                                                                                                                          ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer ;
+----------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------+
; CW                   ; 13    ; Signed Integer                                                                        ;
; BAUD_TICK_COUNT      ; 5208  ; Signed Integer                                                                        ;
; HALF_BAUD_TICK_COUNT ; 2604  ; Signed Integer                                                                        ;
; TDW                  ; 10    ; Signed Integer                                                                        ;
; DW                   ; 7     ; Signed Integer                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 13    ; Signed Integer                                                                                                                    ;
; BAUD_TICK_COUNT      ; 5208  ; Signed Integer                                                                                                                    ;
; HALF_BAUD_TICK_COUNT ; 2604  ; Signed Integer                                                                                                                    ;
; TDW                  ; 10    ; Signed Integer                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                 ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                 ;
; AW             ; 6     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_a341  ; Untyped                                                                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ic:vga_0 ;
+----------------+--------------+---------------------------+
; Parameter Name ; Value        ; Type                      ;
+----------------+--------------+---------------------------+
; hsync_end      ; 000001011111 ; Unsigned Binary           ;
; hdat_begin     ; 000010001111 ; Unsigned Binary           ;
; hdat_end       ; 001100001111 ; Unsigned Binary           ;
; hpixel_end     ; 001100011111 ; Unsigned Binary           ;
; vsync_end      ; 000000000001 ; Unsigned Binary           ;
; vdat_begin     ; 000000100010 ; Unsigned Binary           ;
; vdat_end       ; 001000000010 ; Unsigned Binary           ;
; vline_end      ; 001000001100 ; Unsigned Binary           ;
+----------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                              ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 1     ; Signed Integer                                                                                    ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0 ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                               ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 8     ; Signed Integer                                                                                                     ;
; USE_DONE         ; 0     ; Signed Integer                                                                                                     ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                     ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                               ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                 ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buzzer_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                      ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                          ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                          ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                          ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                          ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                          ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                          ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                          ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                          ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                          ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                          ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                          ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                          ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                          ;
; ADDR_W                    ; 17    ; Signed Integer                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                          ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                     ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                     ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                            ;
; ADDR_W                    ; 17    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buzzer_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                 ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                             ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router_001|cpu_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                 ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_003|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_004|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_005|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_006|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_007|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_008|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                      ;
+------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                     ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 13                     ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 5120                   ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                      ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                      ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ;                        ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 1024                   ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; NORMAL                 ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                 ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_fu93        ; Untyped                                                                                                   ;
+------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                            ;
; Entity Instance            ; cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo                               ;
;     -- FIFO Type           ; Single Clock                                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                           ;
; Entity Instance            ; cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r|scfifo:rfifo                               ;
;     -- FIFO Type           ; Single Clock                                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                           ;
; Entity Instance            ; cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                           ;
; Entity Instance            ; cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                           ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 5120                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 5120                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buzzer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buzzer_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buzzer_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0" ;
+---------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------+
; ci_master_result    ; Input  ; Info     ; Explicitly unconnected                                                             ;
; ci_master_reset     ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_n         ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_start     ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_done      ; Input  ; Info     ; Stuck at GND                                                                       ;
+---------------------+--------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect" ;
+-------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                              ;
+-------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; ci_slave_ipending ; Input ; Info     ; Explicitly unconnected                                                                               ;
; ci_slave_estatus  ; Input ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator" ;
+-------------------------+--------+----------+--------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                            ;
+-------------------------+--------+----------+--------------------------------------------------------------------+
; comb_ci_master_dataa    ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_datab    ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_result   ; Input  ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_n        ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_a        ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_b        ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_c        ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                             ;
; ci_slave_multi_dataa    ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_datab    ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_result   ; Output ; Info     ; Explicitly unconnected                                             ;
; ci_slave_multi_n        ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_readra   ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_readrb   ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_writerc  ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_a        ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_b        ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_c        ; Input  ; Info     ; Stuck at GND                                                       ;
+-------------------------+--------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                           ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; baud_clock_falling_edge ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; baud_clock_rising_edge ; Output ; Info     ; Explicitly unconnected                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                       ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_cpu_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace|cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_test_bench:the_cpu_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                          ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu"                                                         ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; W_ci_status ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic"                                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_jtag_uart_0:jtag_uart_0"                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 68                          ;
; cycloneiii_ff         ; 1126                        ;
;     CLR               ; 269                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 75                          ;
;     ENA               ; 218                         ;
;     ENA CLR           ; 205                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 10                          ;
;     ENA SLD           ; 55                          ;
;     SCLR              ; 51                          ;
;     SLD               ; 12                          ;
;     plain             ; 172                         ;
; cycloneiii_lcell_comb ; 2104                        ;
;     arith             ; 272                         ;
;         2 data inputs ; 143                         ;
;         3 data inputs ; 129                         ;
;     normal            ; 1832                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 61                          ;
;         2 data inputs ; 253                         ;
;         3 data inputs ; 478                         ;
;         4 data inputs ; 1037                        ;
; cycloneiii_ram_block  ; 288                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 3.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Sep 19 13:40:01 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "cpu.qsys"
Info (12250): 2019.09.19.13:40:35 Progress: Loading sdpbldabagaceira_teamchinchila/cpu.qsys
Info (12250): 2019.09.19.13:40:37 Progress: Reading input file
Info (12250): 2019.09.19.13:40:37 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2019.09.19.13:40:39 Progress: Parameterizing module clk_0
Info (12250): 2019.09.19.13:40:39 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2019.09.19.13:40:39 Progress: Parameterizing module jtag_uart_0
Info (12250): 2019.09.19.13:40:39 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2019.09.19.13:40:40 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2019.09.19.13:40:40 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2019.09.19.13:40:40 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2019.09.19.13:40:40 Progress: Adding pio [altera_avalon_pio 18.1]
Info (12250): 2019.09.19.13:40:40 Progress: Parameterizing module pio
Info (12250): 2019.09.19.13:40:40 Progress: Adding pio_0 [altera_avalon_pio 18.1]
Info (12250): 2019.09.19.13:40:40 Progress: Parameterizing module pio_0
Info (12250): 2019.09.19.13:40:40 Progress: Adding pio_buzzer [altera_avalon_pio 18.1]
Info (12250): 2019.09.19.13:40:40 Progress: Parameterizing module pio_buzzer
Info (12250): 2019.09.19.13:40:40 Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Info (12250): 2019.09.19.13:40:40 Progress: Parameterizing module rs232_0
Info (12250): 2019.09.19.13:40:40 Progress: Adding vga_0 [vga 1.0]
Info (12250): 2019.09.19.13:40:40 Progress: Parameterizing module vga_0
Info (12250): 2019.09.19.13:40:40 Progress: Building connections
Info (12250): 2019.09.19.13:40:41 Progress: Parameterizing connections
Info (12250): 2019.09.19.13:40:41 Progress: Validating
Info (12250): 2019.09.19.13:40:45 Progress: Done reading input file
Info (12250): Cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Cpu.pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Warning (12251): Cpu: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning (12251): Cpu: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning (12251): Cpu: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_slave_translator0:ci_master:ci_master_result (result)"
Warning (12251): Cpu: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_slave_translator0:ci_master:ci_master_reset (reset)"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'cpu_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart_0 --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0002_jtag_uart_0_gen//cpu_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'cpu_jtag_uart_0'
Info (12250): Jtag_uart_0: "cpu" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2_gen2_0: "cpu" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'cpu_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_onchip_memory2_0 --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0003_onchip_memory2_0_gen//cpu_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'cpu_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "cpu" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Pio: Starting RTL generation for module 'cpu_pio'
Info (12250): Pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0004_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0004_pio_gen//cpu_pio_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio: Done RTL generation for module 'cpu_pio'
Info (12250): Pio: "cpu" instantiated altera_avalon_pio "pio"
Info (12250): Pio_0: Starting RTL generation for module 'cpu_pio_0'
Info (12250): Pio_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_0 --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0005_pio_0_gen//cpu_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'cpu_pio_0'
Info (12250): Pio_0: "cpu" instantiated altera_avalon_pio "pio_0"
Info (12250): Pio_buzzer: Starting RTL generation for module 'cpu_pio_buzzer'
Info (12250): Pio_buzzer:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_buzzer --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0006_pio_buzzer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0006_pio_buzzer_gen//cpu_pio_buzzer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_buzzer: Done RTL generation for module 'cpu_pio_buzzer'
Info (12250): Pio_buzzer: "cpu" instantiated altera_avalon_pio "pio_buzzer"
Info (12250): Rs232_0: Starting Generation of RS232 UART
Info (12250): Rs232_0: "cpu" instantiated altera_up_avalon_rs232 "rs232_0"
Info (12250): Vga_0: "cpu" instantiated vga "vga_0"
Info (12250): Nios2_gen2_0_custom_instruction_master_translator: "cpu" instantiated altera_customins_master_translator "nios2_gen2_0_custom_instruction_master_translator"
Info (12250): Nios2_gen2_0_custom_instruction_master_multi_xconnect: "cpu" instantiated altera_customins_xconnect "nios2_gen2_0_custom_instruction_master_multi_xconnect"
Info (12250): Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: "cpu" instantiated altera_customins_slave_translator "nios2_gen2_0_custom_instruction_master_multi_slave_translator0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'cpu_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_nios2_gen2_0_cpu --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0014_cpu_gen//cpu_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2019.09.19 13:42:17 (*) Starting Nios II generation
Info (12250): Cpu: # 2019.09.19 13:42:17 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2019.09.19 13:42:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2019.09.19 13:42:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2019.09.19 13:42:26 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2019.09.19 13:42:26 (*)   Plaintext license not found.
Info (12250): Cpu: # 2019.09.19 13:42:26 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2019.09.19 13:42:26 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2019.09.19 13:42:26 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2019.09.19 13:42:29 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2019.09.19 13:42:29 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2019.09.19 13:42:31 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'cpu_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Cpu: Done "cpu" with 29 modules, 45 files
Info (12249): Finished elaborating Platform Designer system entity "cpu.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file chinchila.bdf
    Info (12023): Found entity 1: chinchila
Info (12021): Found 1 design units, including 1 entities, in source file vga_ic.v
    Info (12023): Found entity 1: vga_ic File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/vga_ic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buzzer.v
    Info (12023): Found entity 1: buzzer File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/buzzer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/cpu.v
    Info (12023): Found entity 1: cpu File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_irq_mapper.sv
    Info (12023): Found entity 1: cpu_irq_mapper File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/cpu_jtag_uart_0.v
    Info (12023): Found entity 1: cpu_jtag_uart_0_sim_scfifo_w File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: cpu_jtag_uart_0_scfifo_w File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: cpu_jtag_uart_0_sim_scfifo_r File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: cpu_jtag_uart_0_scfifo_r File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: cpu_jtag_uart_0 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: cpu_mm_interconnect_0 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_demux File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_mux File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_default_decode File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_002_default_decode File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_002 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_demux File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_mux File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0.v
    Info (12023): Found entity 1: cpu_nios2_gen2_0 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: cpu_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: cpu_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: cpu_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: cpu_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: cpu_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: cpu_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: cpu_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: cpu_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: cpu_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: cpu_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: cpu_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: cpu_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: cpu_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: cpu_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: cpu_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: cpu_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: cpu_nios2_gen2_0_cpu_nios2_oci File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: cpu_nios2_gen2_0_cpu File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: cpu_nios2_gen2_0_cpu_test_bench File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_onchip_memory2_0.v
    Info (12023): Found entity 1: cpu_onchip_memory2_0 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio.v
    Info (12023): Found entity 1: cpu_pio File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio_0.v
    Info (12023): Found entity 1: cpu_pio_0 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio_buzzer.v
    Info (12023): Found entity 1: cpu_pio_buzzer File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_pio_buzzer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_rs232_0.v
    Info (12023): Found entity 1: cpu_rs232_0 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_rs232_0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/vga_ic.v
    Info (12023): Found entity 1: vga_ic File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/vga_ic.v Line: 1
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Info (12128): Elaborating entity "cpu_jtag_uart_0" for hierarchy "cpu_jtag_uart_0:jtag_uart_0" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v Line: 146
Info (12128): Elaborating entity "cpu_jtag_uart_0_scfifo_w" for hierarchy "cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "cpu_jtag_uart_0_scfifo_r" for hierarchy "cpu_jtag_uart_0:jtag_uart_0|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "cpu_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "cpu_nios2_gen2_0" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v Line: 192
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0.v Line: 99
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_test_bench" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_test_bench:the_cpu_nios2_gen2_0_cpu_test_bench" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 3598
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 4128
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 4146
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_oci" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 4665
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace|cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo|cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_cpu_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_oci_im:the_cpu_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "cpu_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "cpu_nios2_gen2_0:nios2_gen2_0|cpu_nios2_gen2_0_cpu:cpu|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "cpu_onchip_memory2_0" for hierarchy "cpu_onchip_memory2_0:onchip_memory2_0" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v Line: 206
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v Line: 66
Info (12133): Instantiated megafunction "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5120"
    Info (12134): Parameter "numwords_a" = "5120"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bad1.tdf
    Info (12023): Found entity 1: altsyncram_bad1 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bad1" for hierarchy "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_pio" for hierarchy "cpu_pio:pio" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v Line: 214
Info (12128): Elaborating entity "cpu_pio_0" for hierarchy "cpu_pio_0:pio_0" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v Line: 225
Info (12128): Elaborating entity "cpu_pio_buzzer" for hierarchy "cpu_pio_buzzer:pio_buzzer" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v Line: 236
Info (12128): Elaborating entity "cpu_rs232_0" for hierarchy "cpu_rs232_0:rs232_0" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v Line: 251
Warning (10036): Verilog HDL or VHDL warning at cpu_rs232_0.v(104): object "write_data_parity" assigned a value but never read File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_rs232_0.v Line: 104
Info (12128): Elaborating entity "altera_up_rs232_in_deserializer" for hierarchy "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_rs232_0.v Line: 249
Info (12128): Elaborating entity "altera_up_rs232_counters" for hierarchy "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_in_deserializer.v Line: 162
Warning (10230): Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (13) File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_counters.v Line: 105
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_in_deserializer.v Line: 187
Info (12128): Elaborating entity "scfifo" for hierarchy "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf
    Info (12023): Found entity 1: scfifo_a341 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/scfifo_a341.tdf Line: 24
Info (12128): Elaborating entity "scfifo_a341" for hierarchy "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf
    Info (12023): Found entity 1: a_dpfifo_tq31 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_tq31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_tq31" for hierarchy "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/scfifo_a341.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf
    Info (12023): Found entity 1: altsyncram_dqb1 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_dqb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dqb1" for hierarchy "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_tq31.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cmpr_ks8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_ks8:almost_full_comparer" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_tq31.tdf Line: 54
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_ks8:three_comparison" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_tq31.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cntr_v9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_tq31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cntr_ca7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_tq31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cntr_0ab.tdf Line: 25
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_tq31.tdf Line: 58
Info (12128): Elaborating entity "altera_up_rs232_out_serializer" for hierarchy "cpu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_rs232_0.v Line: 271
Info (12128): Elaborating entity "vga_ic" for hierarchy "vga_ic:vga_0" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v Line: 271
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v Line: 332
Warning (10034): Output port "ci_slave_multi_result" at altera_customins_master_translator.v(51) has no driver File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_master_translator.v Line: 51
Info (12128): Elaborating entity "cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect" for hierarchy "cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v Line: 371
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v Line: 414
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2) File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_slave_translator.sv Line: 126
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2) File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_slave_translator.sv Line: 132
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2) File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_slave_translator.sv Line: 135
Info (12128): Elaborating entity "cpu_mm_interconnect_0" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v Line: 472
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 665
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 725
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 789
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 853
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 917
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 981
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1045
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1254
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1335
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1419
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1460
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2226
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_default_decode" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv Line: 190
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_002" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2258
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_002_default_decode" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_demux" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2407
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_mux" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2483
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_demux" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2644
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_mux" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2835
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "cpu_mm_interconnect_0_avalon_st_adapter" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2917
Info (12128): Elaborating entity "cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "cpu_irq_mapper" for hierarchy "cpu_irq_mapper:irq_mapper" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v Line: 480
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v Line: 543
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.09.19.13:43:36 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (270021): Converted the following 1 logical RAM block slices to smaller depth
    Info (270020): Converted the following logical RAM block "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 1024
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a6" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 158
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a7" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 178
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a8" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 198
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a9" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 218
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a10" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 238
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a11" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 258
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a4" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 118
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 38
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a1" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 58
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a2" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 78
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a3" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 98
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a27" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 578
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a28" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 598
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a29" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 618
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a30" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 638
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a31" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 658
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a13" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 298
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a12" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 278
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a5" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 138
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a15" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 338
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a14" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 318
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a16" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 358
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a22" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 478
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a23" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 498
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a24" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 518
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a25" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 538
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a26" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 558
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a20" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 438
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a21" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 458
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a19" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 418
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a18" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 398
        Info (270019): RAM block slice "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a17" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 378
Info (12130): Elaborated megafunction instantiation "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|altsyncram:ram_block1a0" File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 38
Info (12133): Instantiated megafunction "cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|altsyncram:ram_block1a0" with the following parameter: File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf Line: 38
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "5120"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "1"
    Info (12134): Parameter "INDATA_REG_B" = "UNUSED"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "RDCONTROL_REG_B" = "UNUSED"
    Info (12134): Parameter "ADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "BYTEENA_REG_B" = "UNUSED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "INIT_FILE" = ""
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "1024"
    Info (12134): Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info (12134): Parameter "INSTANCE_NAME" = "UNUSED"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "CLOCK_ENABLE_ECC_STATUS" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fu93.tdf
    Info (12023): Found entity 1: altsyncram_fu93 File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_fu93.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_osa.tdf
    Info (12023): Found entity 1: decode_osa File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/decode_osa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf
    Info (12023): Found entity 1: mux_lob File: C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/mux_lob.tdf Line: 22
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 210
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/output_files/pbl3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2866 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 2544 logic cells
    Info (21064): Implemented 288 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Thu Sep 19 13:44:12 2019
    Info: Elapsed time: 00:04:11
    Info: Total CPU time (on all processors): 00:04:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/output_files/pbl3.map.smsg.


