Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 17:21:13 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 main/distance_calc/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_mults_out_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 2.683ns (38.822%)  route 4.228ns (61.178%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1935, unplaced)      0.584     2.920    main/distance_calc/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  main/distance_calc/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  main/distance_calc/j_reg[1]/Q
                         net (fo=84, unplaced)        1.060     4.436    main/distance_calc/intermediate_subs_out_reg_0_3_6_11/ADDRB0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.323     4.759 r  main/distance_calc/intermediate_subs_out_reg_0_3_6_11/RAMB/O
                         net (fo=5, unplaced)         1.139     5.898    main/distance_calc/intermediate_subs_out_reg_0_3_6_11_n_3
                         LUT5 (Prop_lut5_I0_O)        0.124     6.022 r  main/distance_calc/intermediate_mults_out[0][23]_i_17/O
                         net (fo=3, unplaced)         0.467     6.489    main/distance_calc/intermediate_mults_out[0][23]_i_17_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.613 r  main/distance_calc/intermediate_mults_out[0][19]_i_17/O
                         net (fo=2, unplaced)         0.460     7.073    main/distance_calc/intermediate_mults_out[0][19]_i_17_n_0
                         LUT3 (Prop_lut3_I2_O)        0.118     7.191 r  main/distance_calc/intermediate_mults_out[0][19]_i_15/O
                         net (fo=2, unplaced)         0.460     7.651    main/distance_calc/intermediate_mults_out[0][19]_i_15_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.775 r  main/distance_calc/intermediate_mults_out[0][19]_i_11/O
                         net (fo=1, unplaced)         0.000     7.775    main/distance_calc/intermediate_mults_out[0][19]_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.325 r  main/distance_calc/intermediate_mults_out_reg[0][19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.325    main/distance_calc/intermediate_mults_out_reg[0][19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  main/distance_calc/intermediate_mults_out_reg[0][23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.439    main/distance_calc/intermediate_mults_out_reg[0][23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  main/distance_calc/intermediate_mults_out_reg[0][27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.553    main/distance_calc/intermediate_mults_out_reg[0][27]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.882 r  main/distance_calc/intermediate_mults_out_reg[0][31]_i_5/O[3]
                         net (fo=4, unplaced)         0.642     9.524    main/distance_calc/p_2_out[31]
                         LUT6 (Prop_lut6_I5_O)        0.307     9.831 r  main/distance_calc/intermediate_mults_out[0][31]_i_1/O
                         net (fo=1, unplaced)         0.000     9.831    main/distance_calc/intermediate_mults_out[31]
                         FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1935, unplaced)      0.439    12.660    main/distance_calc/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[0][31]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.029    12.769    main/distance_calc/intermediate_mults_out_reg[0][31]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  2.938    




