
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F4)
	S7= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F5)
	S8= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F7)
	S10= FU.OutID1=>A_EX.In                                     Premise(F8)
	S11= A_MEM.Out=>A_WB.In                                     Premise(F9)
	S12= LIMMEXT.Out=>B_EX.In                                   Premise(F10)
	S13= B_MEM.Out=>B_WB.In                                     Premise(F11)
	S14= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F12)
	S15= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F13)
	S16= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F14)
	S17= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F15)
	S18= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F16)
	S19= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F17)
	S20= FU.Bub_ID=>CU_ID.Bub                                   Premise(F18)
	S21= FU.Halt_ID=>CU_ID.Halt                                 Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F21)
	S24= FU.Bub_IF=>CU_IF.Bub                                   Premise(F22)
	S25= FU.Halt_IF=>CU_IF.Halt                                 Premise(F23)
	S26= ICache.Hit=>CU_IF.ICacheHit                            Premise(F24)
	S27= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F25)
	S28= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S30= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F28)
	S31= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F29)
	S32= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F30)
	S33= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F31)
	S34= ICache.Hit=>FU.ICacheHit                               Premise(F32)
	S35= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F33)
	S36= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F34)
	S37= IR_ID.Out=>FU.IR_ID                                    Premise(F35)
	S38= IR_MEM.Out=>FU.IR_MEM                                  Premise(F36)
	S39= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F37)
	S40= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F38)
	S41= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F39)
	S42= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F40)
	S43= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F41)
	S44= GPR.Rdata1=>FU.InID1                                   Premise(F42)
	S45= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F43)
	S46= ALUOut_MEM.Out=>FU.InMEM                               Premise(F44)
	S47= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F45)
	S48= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F46)
	S49= IR_ID.Out25_21=>GPR.RReg1                              Premise(F47)
	S50= IR_WB.Out20_16=>GPR.WReg                               Premise(F48)
	S51= IMMU.Addr=>IAddrReg.In                                 Premise(F49)
	S52= PC.Out=>ICache.IEA                                     Premise(F50)
	S53= ICache.IEA=addr                                        Path(S5,S52)
	S54= ICache.Hit=ICacheHit(addr)                             ICache-Search(S53)
	S55= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S53,S3)
	S56= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S54,S26)
	S57= FU.ICacheHit=ICacheHit(addr)                           Path(S54,S34)
	S58= ICache.Out=>ICacheReg.In                               Premise(F51)
	S59= ICacheReg.In={12,rS,rD,UIMM}                           Path(S55,S58)
	S60= PC.Out=>IMMU.IEA                                       Premise(F52)
	S61= IMMU.IEA=addr                                          Path(S5,S60)
	S62= CP0.ASID=>IMMU.PID                                     Premise(F53)
	S63= IMMU.PID=pid                                           Path(S4,S62)
	S64= IMMU.Addr={pid,addr}                                   IMMU-Search(S63,S61)
	S65= IAddrReg.In={pid,addr}                                 Path(S64,S51)
	S66= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S63,S61)
	S67= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S66,S27)
	S68= IR_MEM.Out=>IR_DMMU1.In                                Premise(F54)
	S69= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F55)
	S70= IR_ID.Out=>IR_EX.In                                    Premise(F56)
	S71= ICache.Out=>IR_ID.In                                   Premise(F57)
	S72= IR_ID.In={12,rS,rD,UIMM}                               Path(S55,S71)
	S73= ICache.Out=>IR_IMMU.In                                 Premise(F58)
	S74= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S55,S73)
	S75= IR_DMMU2.Out=>IR_WB.In                                 Premise(F59)
	S76= IR_MEM.Out=>IR_WB.In                                   Premise(F60)
	S77= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F61)
	S78= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F62)
	S79= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F63)
	S80= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F64)
	S81= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F65)
	S82= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F66)
	S83= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F67)
	S84= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F68)
	S85= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F69)
	S86= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F70)
	S87= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F71)
	S88= IR_EX.Out31_26=>CU_EX.Op                               Premise(F72)
	S89= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F73)
	S90= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F74)
	S91= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F75)
	S92= IR_ID.Out31_26=>CU_ID.Op                               Premise(F76)
	S93= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F77)
	S94= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F78)
	S95= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F79)
	S96= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F80)
	S97= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F81)
	S98= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F82)
	S99= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F83)
	S100= IR_WB.Out31_26=>CU_WB.Op                              Premise(F84)
	S101= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F85)
	S102= CtrlA_EX=0                                            Premise(F86)
	S103= CtrlB_EX=0                                            Premise(F87)
	S104= CtrlALUOut_MEM=0                                      Premise(F88)
	S105= CtrlALUOut_DMMU1=0                                    Premise(F89)
	S106= CtrlALUOut_DMMU2=0                                    Premise(F90)
	S107= CtrlALUOut_WB=0                                       Premise(F91)
	S108= CtrlA_MEM=0                                           Premise(F92)
	S109= CtrlA_WB=0                                            Premise(F93)
	S110= CtrlB_MEM=0                                           Premise(F94)
	S111= CtrlB_WB=0                                            Premise(F95)
	S112= CtrlICache=0                                          Premise(F96)
	S113= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S112)
	S114= CtrlIMMU=0                                            Premise(F97)
	S115= CtrlIR_DMMU1=0                                        Premise(F98)
	S116= CtrlIR_DMMU2=0                                        Premise(F99)
	S117= CtrlIR_EX=0                                           Premise(F100)
	S118= CtrlIR_ID=1                                           Premise(F101)
	S119= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S72,S118)
	S120= CtrlIR_IMMU=0                                         Premise(F102)
	S121= CtrlIR_MEM=0                                          Premise(F103)
	S122= CtrlIR_WB=0                                           Premise(F104)
	S123= CtrlGPR=0                                             Premise(F105)
	S124= CtrlIAddrReg=0                                        Premise(F106)
	S125= CtrlPC=0                                              Premise(F107)
	S126= CtrlPCInc=1                                           Premise(F108)
	S127= PC[Out]=addr+4                                        PC-Inc(S1,S125,S126)
	S128= PC[CIA]=addr                                          PC-Inc(S1,S125,S126)
	S129= CtrlIMem=0                                            Premise(F109)
	S130= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S129)
	S131= CtrlICacheReg=0                                       Premise(F110)
	S132= CtrlASIDIn=0                                          Premise(F111)
	S133= CtrlCP0=0                                             Premise(F112)
	S134= CP0[ASID]=pid                                         CP0-Hold(S0,S133)
	S135= CtrlEPCIn=0                                           Premise(F113)
	S136= CtrlExCodeIn=0                                        Premise(F114)
	S137= CtrlIRMux=0                                           Premise(F115)
	S138= GPR[rS]=a                                             Premise(F116)

ID	S139= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S119)
	S140= IR_ID.Out31_26=12                                     IR-Out(S119)
	S141= IR_ID.Out25_21=rS                                     IR-Out(S119)
	S142= IR_ID.Out20_16=rD                                     IR-Out(S119)
	S143= IR_ID.Out15_0=UIMM                                    IR-Out(S119)
	S144= PC.Out=addr+4                                         PC-Out(S127)
	S145= PC.CIA=addr                                           PC-Out(S128)
	S146= PC.CIA31_28=addr[31:28]                               PC-Out(S128)
	S147= CP0.ASID=pid                                          CP0-Read-ASID(S134)
	S148= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F229)
	S149= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F230)
	S150= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F231)
	S151= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F232)
	S152= FU.OutID1=>A_EX.In                                    Premise(F233)
	S153= A_MEM.Out=>A_WB.In                                    Premise(F234)
	S154= LIMMEXT.Out=>B_EX.In                                  Premise(F235)
	S155= B_MEM.Out=>B_WB.In                                    Premise(F236)
	S156= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F237)
	S157= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F238)
	S158= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F239)
	S159= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F240)
	S160= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F241)
	S161= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F242)
	S162= FU.Bub_ID=>CU_ID.Bub                                  Premise(F243)
	S163= FU.Halt_ID=>CU_ID.Halt                                Premise(F244)
	S164= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F245)
	S165= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F246)
	S166= FU.Bub_IF=>CU_IF.Bub                                  Premise(F247)
	S167= FU.Halt_IF=>CU_IF.Halt                                Premise(F248)
	S168= ICache.Hit=>CU_IF.ICacheHit                           Premise(F249)
	S169= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F250)
	S170= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F251)
	S171= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F252)
	S172= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F253)
	S173= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F254)
	S174= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F255)
	S175= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F256)
	S176= ICache.Hit=>FU.ICacheHit                              Premise(F257)
	S177= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F258)
	S178= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F259)
	S179= IR_ID.Out=>FU.IR_ID                                   Premise(F260)
	S180= FU.IR_ID={12,rS,rD,UIMM}                              Path(S139,S179)
	S181= IR_MEM.Out=>FU.IR_MEM                                 Premise(F261)
	S182= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F262)
	S183= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F263)
	S184= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F264)
	S185= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F265)
	S186= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F266)
	S187= GPR.Rdata1=>FU.InID1                                  Premise(F267)
	S188= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F268)
	S189= FU.InID1_RReg=rS                                      Path(S141,S188)
	S190= FU.InID2_RReg=5'b00000                                Premise(F269)
	S191= ALUOut_MEM.Out=>FU.InMEM                              Premise(F270)
	S192= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F271)
	S193= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F272)
	S194= IR_ID.Out25_21=>GPR.RReg1                             Premise(F273)
	S195= GPR.RReg1=rS                                          Path(S141,S194)
	S196= GPR.Rdata1=a                                          GPR-Read(S195,S138)
	S197= FU.InID1=a                                            Path(S196,S187)
	S198= FU.OutID1=FU(a)                                       FU-Forward(S197)
	S199= A_EX.In=FU(a)                                         Path(S198,S152)
	S200= IR_WB.Out20_16=>GPR.WReg                              Premise(F274)
	S201= IMMU.Addr=>IAddrReg.In                                Premise(F275)
	S202= PC.Out=>ICache.IEA                                    Premise(F276)
	S203= ICache.IEA=addr+4                                     Path(S144,S202)
	S204= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S203)
	S205= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S204,S168)
	S206= FU.ICacheHit=ICacheHit(addr+4)                        Path(S204,S176)
	S207= ICache.Out=>ICacheReg.In                              Premise(F277)
	S208= PC.Out=>IMMU.IEA                                      Premise(F278)
	S209= IMMU.IEA=addr+4                                       Path(S144,S208)
	S210= CP0.ASID=>IMMU.PID                                    Premise(F279)
	S211= IMMU.PID=pid                                          Path(S147,S210)
	S212= IMMU.Addr={pid,addr+4}                                IMMU-Search(S211,S209)
	S213= IAddrReg.In={pid,addr+4}                              Path(S212,S201)
	S214= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S211,S209)
	S215= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S214,S169)
	S216= IR_MEM.Out=>IR_DMMU1.In                               Premise(F280)
	S217= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F281)
	S218= IR_ID.Out=>IR_EX.In                                   Premise(F282)
	S219= IR_EX.In={12,rS,rD,UIMM}                              Path(S139,S218)
	S220= ICache.Out=>IR_ID.In                                  Premise(F283)
	S221= ICache.Out=>IR_IMMU.In                                Premise(F284)
	S222= IR_DMMU2.Out=>IR_WB.In                                Premise(F285)
	S223= IR_MEM.Out=>IR_WB.In                                  Premise(F286)
	S224= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F287)
	S225= LIMMEXT.In=UIMM                                       Path(S143,S224)
	S226= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S225)
	S227= B_EX.In={16{0},UIMM}                                  Path(S226,S154)
	S228= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F288)
	S229= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F289)
	S230= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F290)
	S231= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F291)
	S232= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F292)
	S233= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F293)
	S234= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F294)
	S235= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F295)
	S236= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F296)
	S237= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F297)
	S238= IR_EX.Out31_26=>CU_EX.Op                              Premise(F298)
	S239= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F299)
	S240= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F300)
	S241= CU_ID.IRFunc1=rD                                      Path(S142,S240)
	S242= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F301)
	S243= CU_ID.IRFunc2=rS                                      Path(S141,S242)
	S244= IR_ID.Out31_26=>CU_ID.Op                              Premise(F302)
	S245= CU_ID.Op=12                                           Path(S140,S244)
	S246= CU_ID.Func=alu_add                                    CU_ID(S245)
	S247= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F303)
	S248= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F304)
	S249= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F305)
	S250= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F306)
	S251= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F307)
	S252= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F308)
	S253= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F309)
	S254= IR_WB.Out31_26=>CU_WB.Op                              Premise(F310)
	S255= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F311)
	S256= CtrlA_EX=1                                            Premise(F312)
	S257= [A_EX]=FU(a)                                          A_EX-Write(S199,S256)
	S258= CtrlB_EX=1                                            Premise(F313)
	S259= [B_EX]={16{0},UIMM}                                   B_EX-Write(S227,S258)
	S260= CtrlALUOut_MEM=0                                      Premise(F314)
	S261= CtrlALUOut_DMMU1=0                                    Premise(F315)
	S262= CtrlALUOut_DMMU2=0                                    Premise(F316)
	S263= CtrlALUOut_WB=0                                       Premise(F317)
	S264= CtrlA_MEM=0                                           Premise(F318)
	S265= CtrlA_WB=0                                            Premise(F319)
	S266= CtrlB_MEM=0                                           Premise(F320)
	S267= CtrlB_WB=0                                            Premise(F321)
	S268= CtrlICache=0                                          Premise(F322)
	S269= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S113,S268)
	S270= CtrlIMMU=0                                            Premise(F323)
	S271= CtrlIR_DMMU1=0                                        Premise(F324)
	S272= CtrlIR_DMMU2=0                                        Premise(F325)
	S273= CtrlIR_EX=1                                           Premise(F326)
	S274= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S219,S273)
	S275= CtrlIR_ID=0                                           Premise(F327)
	S276= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S119,S275)
	S277= CtrlIR_IMMU=0                                         Premise(F328)
	S278= CtrlIR_MEM=0                                          Premise(F329)
	S279= CtrlIR_WB=0                                           Premise(F330)
	S280= CtrlGPR=0                                             Premise(F331)
	S281= GPR[rS]=a                                             GPR-Hold(S138,S280)
	S282= CtrlIAddrReg=0                                        Premise(F332)
	S283= CtrlPC=0                                              Premise(F333)
	S284= CtrlPCInc=0                                           Premise(F334)
	S285= PC[CIA]=addr                                          PC-Hold(S128,S284)
	S286= PC[Out]=addr+4                                        PC-Hold(S127,S283,S284)
	S287= CtrlIMem=0                                            Premise(F335)
	S288= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S130,S287)
	S289= CtrlICacheReg=0                                       Premise(F336)
	S290= CtrlASIDIn=0                                          Premise(F337)
	S291= CtrlCP0=0                                             Premise(F338)
	S292= CP0[ASID]=pid                                         CP0-Hold(S134,S291)
	S293= CtrlEPCIn=0                                           Premise(F339)
	S294= CtrlExCodeIn=0                                        Premise(F340)
	S295= CtrlIRMux=0                                           Premise(F341)

EX	S296= A_EX.Out=FU(a)                                        A_EX-Out(S257)
	S297= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S257)
	S298= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S257)
	S299= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S259)
	S300= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S259)
	S301= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S259)
	S302= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S274)
	S303= IR_EX.Out31_26=12                                     IR_EX-Out(S274)
	S304= IR_EX.Out25_21=rS                                     IR_EX-Out(S274)
	S305= IR_EX.Out20_16=rD                                     IR_EX-Out(S274)
	S306= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S274)
	S307= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S276)
	S308= IR_ID.Out31_26=12                                     IR-Out(S276)
	S309= IR_ID.Out25_21=rS                                     IR-Out(S276)
	S310= IR_ID.Out20_16=rD                                     IR-Out(S276)
	S311= IR_ID.Out15_0=UIMM                                    IR-Out(S276)
	S312= PC.CIA=addr                                           PC-Out(S285)
	S313= PC.CIA31_28=addr[31:28]                               PC-Out(S285)
	S314= PC.Out=addr+4                                         PC-Out(S286)
	S315= CP0.ASID=pid                                          CP0-Read-ASID(S292)
	S316= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F342)
	S317= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F343)
	S318= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F344)
	S319= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F345)
	S320= FU.OutID1=>A_EX.In                                    Premise(F346)
	S321= A_MEM.Out=>A_WB.In                                    Premise(F347)
	S322= LIMMEXT.Out=>B_EX.In                                  Premise(F348)
	S323= B_MEM.Out=>B_WB.In                                    Premise(F349)
	S324= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F350)
	S325= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F351)
	S326= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F352)
	S327= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F353)
	S328= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F354)
	S329= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F355)
	S330= FU.Bub_ID=>CU_ID.Bub                                  Premise(F356)
	S331= FU.Halt_ID=>CU_ID.Halt                                Premise(F357)
	S332= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F358)
	S333= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F359)
	S334= FU.Bub_IF=>CU_IF.Bub                                  Premise(F360)
	S335= FU.Halt_IF=>CU_IF.Halt                                Premise(F361)
	S336= ICache.Hit=>CU_IF.ICacheHit                           Premise(F362)
	S337= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F363)
	S338= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F364)
	S339= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F365)
	S340= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F366)
	S341= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F367)
	S342= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F368)
	S343= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F369)
	S344= ICache.Hit=>FU.ICacheHit                              Premise(F370)
	S345= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F371)
	S346= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F372)
	S347= IR_ID.Out=>FU.IR_ID                                   Premise(F373)
	S348= FU.IR_ID={12,rS,rD,UIMM}                              Path(S307,S347)
	S349= IR_MEM.Out=>FU.IR_MEM                                 Premise(F374)
	S350= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F375)
	S351= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F376)
	S352= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F377)
	S353= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F378)
	S354= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F379)
	S355= FU.InEX_WReg=rD                                       Path(S305,S354)
	S356= GPR.Rdata1=>FU.InID1                                  Premise(F380)
	S357= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F381)
	S358= FU.InID1_RReg=rS                                      Path(S309,S357)
	S359= ALUOut_MEM.Out=>FU.InMEM                              Premise(F382)
	S360= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F383)
	S361= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F384)
	S362= IR_ID.Out25_21=>GPR.RReg1                             Premise(F385)
	S363= GPR.RReg1=rS                                          Path(S309,S362)
	S364= GPR.Rdata1=a                                          GPR-Read(S363,S281)
	S365= FU.InID1=a                                            Path(S364,S356)
	S366= FU.OutID1=FU(a)                                       FU-Forward(S365)
	S367= A_EX.In=FU(a)                                         Path(S366,S320)
	S368= IR_WB.Out20_16=>GPR.WReg                              Premise(F386)
	S369= IMMU.Addr=>IAddrReg.In                                Premise(F387)
	S370= PC.Out=>ICache.IEA                                    Premise(F388)
	S371= ICache.IEA=addr+4                                     Path(S314,S370)
	S372= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S371)
	S373= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S372,S336)
	S374= FU.ICacheHit=ICacheHit(addr+4)                        Path(S372,S344)
	S375= ICache.Out=>ICacheReg.In                              Premise(F389)
	S376= PC.Out=>IMMU.IEA                                      Premise(F390)
	S377= IMMU.IEA=addr+4                                       Path(S314,S376)
	S378= CP0.ASID=>IMMU.PID                                    Premise(F391)
	S379= IMMU.PID=pid                                          Path(S315,S378)
	S380= IMMU.Addr={pid,addr+4}                                IMMU-Search(S379,S377)
	S381= IAddrReg.In={pid,addr+4}                              Path(S380,S369)
	S382= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S379,S377)
	S383= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S382,S337)
	S384= IR_MEM.Out=>IR_DMMU1.In                               Premise(F392)
	S385= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F393)
	S386= IR_ID.Out=>IR_EX.In                                   Premise(F394)
	S387= IR_EX.In={12,rS,rD,UIMM}                              Path(S307,S386)
	S388= ICache.Out=>IR_ID.In                                  Premise(F395)
	S389= ICache.Out=>IR_IMMU.In                                Premise(F396)
	S390= IR_DMMU2.Out=>IR_WB.In                                Premise(F397)
	S391= IR_MEM.Out=>IR_WB.In                                  Premise(F398)
	S392= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F399)
	S393= LIMMEXT.In=UIMM                                       Path(S311,S392)
	S394= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S393)
	S395= B_EX.In={16{0},UIMM}                                  Path(S394,S322)
	S396= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F400)
	S397= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F401)
	S398= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F402)
	S399= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F403)
	S400= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F404)
	S401= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F405)
	S402= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F406)
	S403= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F407)
	S404= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F408)
	S405= CU_EX.IRFunc1=rD                                      Path(S305,S404)
	S406= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F409)
	S407= CU_EX.IRFunc2=rS                                      Path(S304,S406)
	S408= IR_EX.Out31_26=>CU_EX.Op                              Premise(F410)
	S409= CU_EX.Op=12                                           Path(S303,S408)
	S410= CU_EX.Func=alu_add                                    CU_EX(S409)
	S411= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F411)
	S412= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F412)
	S413= CU_ID.IRFunc1=rD                                      Path(S310,S412)
	S414= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F413)
	S415= CU_ID.IRFunc2=rS                                      Path(S309,S414)
	S416= IR_ID.Out31_26=>CU_ID.Op                              Premise(F414)
	S417= CU_ID.Op=12                                           Path(S308,S416)
	S418= CU_ID.Func=alu_add                                    CU_ID(S417)
	S419= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F415)
	S420= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F416)
	S421= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F417)
	S422= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F418)
	S423= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F419)
	S424= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F420)
	S425= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F421)
	S426= IR_WB.Out31_26=>CU_WB.Op                              Premise(F422)
	S427= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F423)
	S428= CtrlA_EX=0                                            Premise(F424)
	S429= [A_EX]=FU(a)                                          A_EX-Hold(S257,S428)
	S430= CtrlB_EX=0                                            Premise(F425)
	S431= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S259,S430)
	S432= CtrlALUOut_MEM=1                                      Premise(F426)
	S433= CtrlALUOut_DMMU1=0                                    Premise(F427)
	S434= CtrlALUOut_DMMU2=0                                    Premise(F428)
	S435= CtrlALUOut_WB=0                                       Premise(F429)
	S436= CtrlA_MEM=0                                           Premise(F430)
	S437= CtrlA_WB=0                                            Premise(F431)
	S438= CtrlB_MEM=0                                           Premise(F432)
	S439= CtrlB_WB=0                                            Premise(F433)
	S440= CtrlICache=0                                          Premise(F434)
	S441= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S269,S440)
	S442= CtrlIMMU=0                                            Premise(F435)
	S443= CtrlIR_DMMU1=0                                        Premise(F436)
	S444= CtrlIR_DMMU2=0                                        Premise(F437)
	S445= CtrlIR_EX=0                                           Premise(F438)
	S446= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S274,S445)
	S447= CtrlIR_ID=0                                           Premise(F439)
	S448= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S276,S447)
	S449= CtrlIR_IMMU=0                                         Premise(F440)
	S450= CtrlIR_MEM=1                                          Premise(F441)
	S451= CtrlIR_WB=0                                           Premise(F442)
	S452= CtrlGPR=0                                             Premise(F443)
	S453= GPR[rS]=a                                             GPR-Hold(S281,S452)
	S454= CtrlIAddrReg=0                                        Premise(F444)
	S455= CtrlPC=0                                              Premise(F445)
	S456= CtrlPCInc=0                                           Premise(F446)
	S457= PC[CIA]=addr                                          PC-Hold(S285,S456)
	S458= PC[Out]=addr+4                                        PC-Hold(S286,S455,S456)
	S459= CtrlIMem=0                                            Premise(F447)
	S460= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S288,S459)
	S461= CtrlICacheReg=0                                       Premise(F448)
	S462= CtrlASIDIn=0                                          Premise(F449)
	S463= CtrlCP0=0                                             Premise(F450)
	S464= CP0[ASID]=pid                                         CP0-Hold(S292,S463)
	S465= CtrlEPCIn=0                                           Premise(F451)
	S466= CtrlExCodeIn=0                                        Premise(F452)
	S467= CtrlIRMux=0                                           Premise(F453)

MEM	S468= A_EX.Out=FU(a)                                        A_EX-Out(S429)
	S469= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S429)
	S470= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S429)
	S471= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S431)
	S472= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S431)
	S473= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S431)
	S474= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S446)
	S475= IR_EX.Out31_26=12                                     IR_EX-Out(S446)
	S476= IR_EX.Out25_21=rS                                     IR_EX-Out(S446)
	S477= IR_EX.Out20_16=rD                                     IR_EX-Out(S446)
	S478= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S446)
	S479= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S448)
	S480= IR_ID.Out31_26=12                                     IR-Out(S448)
	S481= IR_ID.Out25_21=rS                                     IR-Out(S448)
	S482= IR_ID.Out20_16=rD                                     IR-Out(S448)
	S483= IR_ID.Out15_0=UIMM                                    IR-Out(S448)
	S484= PC.CIA=addr                                           PC-Out(S457)
	S485= PC.CIA31_28=addr[31:28]                               PC-Out(S457)
	S486= PC.Out=addr+4                                         PC-Out(S458)
	S487= CP0.ASID=pid                                          CP0-Read-ASID(S464)
	S488= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F454)
	S489= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F455)
	S490= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F456)
	S491= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F457)
	S492= FU.OutID1=>A_EX.In                                    Premise(F458)
	S493= A_MEM.Out=>A_WB.In                                    Premise(F459)
	S494= LIMMEXT.Out=>B_EX.In                                  Premise(F460)
	S495= B_MEM.Out=>B_WB.In                                    Premise(F461)
	S496= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F462)
	S497= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F463)
	S498= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F464)
	S499= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F465)
	S500= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F466)
	S501= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F467)
	S502= FU.Bub_ID=>CU_ID.Bub                                  Premise(F468)
	S503= FU.Halt_ID=>CU_ID.Halt                                Premise(F469)
	S504= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F470)
	S505= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F471)
	S506= FU.Bub_IF=>CU_IF.Bub                                  Premise(F472)
	S507= FU.Halt_IF=>CU_IF.Halt                                Premise(F473)
	S508= ICache.Hit=>CU_IF.ICacheHit                           Premise(F474)
	S509= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F475)
	S510= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F476)
	S511= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F477)
	S512= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F478)
	S513= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F479)
	S514= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F480)
	S515= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F481)
	S516= ICache.Hit=>FU.ICacheHit                              Premise(F482)
	S517= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F483)
	S518= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F484)
	S519= IR_ID.Out=>FU.IR_ID                                   Premise(F485)
	S520= FU.IR_ID={12,rS,rD,UIMM}                              Path(S479,S519)
	S521= IR_MEM.Out=>FU.IR_MEM                                 Premise(F486)
	S522= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F487)
	S523= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F488)
	S524= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F489)
	S525= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F490)
	S526= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F491)
	S527= FU.InEX_WReg=rD                                       Path(S477,S526)
	S528= GPR.Rdata1=>FU.InID1                                  Premise(F492)
	S529= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F493)
	S530= FU.InID1_RReg=rS                                      Path(S481,S529)
	S531= ALUOut_MEM.Out=>FU.InMEM                              Premise(F494)
	S532= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F495)
	S533= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F496)
	S534= IR_ID.Out25_21=>GPR.RReg1                             Premise(F497)
	S535= GPR.RReg1=rS                                          Path(S481,S534)
	S536= GPR.Rdata1=a                                          GPR-Read(S535,S453)
	S537= FU.InID1=a                                            Path(S536,S528)
	S538= FU.OutID1=FU(a)                                       FU-Forward(S537)
	S539= A_EX.In=FU(a)                                         Path(S538,S492)
	S540= IR_WB.Out20_16=>GPR.WReg                              Premise(F498)
	S541= IMMU.Addr=>IAddrReg.In                                Premise(F499)
	S542= PC.Out=>ICache.IEA                                    Premise(F500)
	S543= ICache.IEA=addr+4                                     Path(S486,S542)
	S544= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S543)
	S545= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S544,S508)
	S546= FU.ICacheHit=ICacheHit(addr+4)                        Path(S544,S516)
	S547= ICache.Out=>ICacheReg.In                              Premise(F501)
	S548= PC.Out=>IMMU.IEA                                      Premise(F502)
	S549= IMMU.IEA=addr+4                                       Path(S486,S548)
	S550= CP0.ASID=>IMMU.PID                                    Premise(F503)
	S551= IMMU.PID=pid                                          Path(S487,S550)
	S552= IMMU.Addr={pid,addr+4}                                IMMU-Search(S551,S549)
	S553= IAddrReg.In={pid,addr+4}                              Path(S552,S541)
	S554= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S551,S549)
	S555= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S554,S509)
	S556= IR_MEM.Out=>IR_DMMU1.In                               Premise(F504)
	S557= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F505)
	S558= IR_ID.Out=>IR_EX.In                                   Premise(F506)
	S559= IR_EX.In={12,rS,rD,UIMM}                              Path(S479,S558)
	S560= ICache.Out=>IR_ID.In                                  Premise(F507)
	S561= ICache.Out=>IR_IMMU.In                                Premise(F508)
	S562= IR_DMMU2.Out=>IR_WB.In                                Premise(F509)
	S563= IR_MEM.Out=>IR_WB.In                                  Premise(F510)
	S564= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F511)
	S565= LIMMEXT.In=UIMM                                       Path(S483,S564)
	S566= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S565)
	S567= B_EX.In={16{0},UIMM}                                  Path(S566,S494)
	S568= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F512)
	S569= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F513)
	S570= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F514)
	S571= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F515)
	S572= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F516)
	S573= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F517)
	S574= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F518)
	S575= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F519)
	S576= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F520)
	S577= CU_EX.IRFunc1=rD                                      Path(S477,S576)
	S578= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F521)
	S579= CU_EX.IRFunc2=rS                                      Path(S476,S578)
	S580= IR_EX.Out31_26=>CU_EX.Op                              Premise(F522)
	S581= CU_EX.Op=12                                           Path(S475,S580)
	S582= CU_EX.Func=alu_add                                    CU_EX(S581)
	S583= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F523)
	S584= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F524)
	S585= CU_ID.IRFunc1=rD                                      Path(S482,S584)
	S586= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F525)
	S587= CU_ID.IRFunc2=rS                                      Path(S481,S586)
	S588= IR_ID.Out31_26=>CU_ID.Op                              Premise(F526)
	S589= CU_ID.Op=12                                           Path(S480,S588)
	S590= CU_ID.Func=alu_add                                    CU_ID(S589)
	S591= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F527)
	S592= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F528)
	S593= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F529)
	S594= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F530)
	S595= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F531)
	S596= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F532)
	S597= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F533)
	S598= IR_WB.Out31_26=>CU_WB.Op                              Premise(F534)
	S599= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F535)
	S600= CtrlA_EX=0                                            Premise(F536)
	S601= [A_EX]=FU(a)                                          A_EX-Hold(S429,S600)
	S602= CtrlB_EX=0                                            Premise(F537)
	S603= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S431,S602)
	S604= CtrlALUOut_MEM=0                                      Premise(F538)
	S605= CtrlALUOut_DMMU1=1                                    Premise(F539)
	S606= CtrlALUOut_DMMU2=0                                    Premise(F540)
	S607= CtrlALUOut_WB=1                                       Premise(F541)
	S608= CtrlA_MEM=0                                           Premise(F542)
	S609= CtrlA_WB=1                                            Premise(F543)
	S610= CtrlB_MEM=0                                           Premise(F544)
	S611= CtrlB_WB=1                                            Premise(F545)
	S612= CtrlICache=0                                          Premise(F546)
	S613= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S441,S612)
	S614= CtrlIMMU=0                                            Premise(F547)
	S615= CtrlIR_DMMU1=1                                        Premise(F548)
	S616= CtrlIR_DMMU2=0                                        Premise(F549)
	S617= CtrlIR_EX=0                                           Premise(F550)
	S618= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S446,S617)
	S619= CtrlIR_ID=0                                           Premise(F551)
	S620= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S448,S619)
	S621= CtrlIR_IMMU=0                                         Premise(F552)
	S622= CtrlIR_MEM=0                                          Premise(F553)
	S623= CtrlIR_WB=1                                           Premise(F554)
	S624= CtrlGPR=0                                             Premise(F555)
	S625= GPR[rS]=a                                             GPR-Hold(S453,S624)
	S626= CtrlIAddrReg=0                                        Premise(F556)
	S627= CtrlPC=0                                              Premise(F557)
	S628= CtrlPCInc=0                                           Premise(F558)
	S629= PC[CIA]=addr                                          PC-Hold(S457,S628)
	S630= PC[Out]=addr+4                                        PC-Hold(S458,S627,S628)
	S631= CtrlIMem=0                                            Premise(F559)
	S632= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S460,S631)
	S633= CtrlICacheReg=0                                       Premise(F560)
	S634= CtrlASIDIn=0                                          Premise(F561)
	S635= CtrlCP0=0                                             Premise(F562)
	S636= CP0[ASID]=pid                                         CP0-Hold(S464,S635)
	S637= CtrlEPCIn=0                                           Premise(F563)
	S638= CtrlExCodeIn=0                                        Premise(F564)
	S639= CtrlIRMux=0                                           Premise(F565)

WB	S640= A_EX.Out=FU(a)                                        A_EX-Out(S601)
	S641= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S601)
	S642= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S601)
	S643= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S603)
	S644= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S603)
	S645= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S603)
	S646= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S618)
	S647= IR_EX.Out31_26=12                                     IR_EX-Out(S618)
	S648= IR_EX.Out25_21=rS                                     IR_EX-Out(S618)
	S649= IR_EX.Out20_16=rD                                     IR_EX-Out(S618)
	S650= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S618)
	S651= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S620)
	S652= IR_ID.Out31_26=12                                     IR-Out(S620)
	S653= IR_ID.Out25_21=rS                                     IR-Out(S620)
	S654= IR_ID.Out20_16=rD                                     IR-Out(S620)
	S655= IR_ID.Out15_0=UIMM                                    IR-Out(S620)
	S656= PC.CIA=addr                                           PC-Out(S629)
	S657= PC.CIA31_28=addr[31:28]                               PC-Out(S629)
	S658= PC.Out=addr+4                                         PC-Out(S630)
	S659= CP0.ASID=pid                                          CP0-Read-ASID(S636)
	S660= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F790)
	S661= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F791)
	S662= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F792)
	S663= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F793)
	S664= FU.OutID1=>A_EX.In                                    Premise(F794)
	S665= A_MEM.Out=>A_WB.In                                    Premise(F795)
	S666= LIMMEXT.Out=>B_EX.In                                  Premise(F796)
	S667= B_MEM.Out=>B_WB.In                                    Premise(F797)
	S668= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F798)
	S669= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F799)
	S670= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F800)
	S671= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F801)
	S672= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F802)
	S673= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F803)
	S674= FU.Bub_ID=>CU_ID.Bub                                  Premise(F804)
	S675= FU.Halt_ID=>CU_ID.Halt                                Premise(F805)
	S676= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F806)
	S677= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F807)
	S678= FU.Bub_IF=>CU_IF.Bub                                  Premise(F808)
	S679= FU.Halt_IF=>CU_IF.Halt                                Premise(F809)
	S680= ICache.Hit=>CU_IF.ICacheHit                           Premise(F810)
	S681= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F811)
	S682= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F812)
	S683= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F813)
	S684= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F814)
	S685= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F815)
	S686= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F816)
	S687= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F817)
	S688= ICache.Hit=>FU.ICacheHit                              Premise(F818)
	S689= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F819)
	S690= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F820)
	S691= IR_ID.Out=>FU.IR_ID                                   Premise(F821)
	S692= FU.IR_ID={12,rS,rD,UIMM}                              Path(S651,S691)
	S693= IR_MEM.Out=>FU.IR_MEM                                 Premise(F822)
	S694= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F823)
	S695= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F824)
	S696= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F825)
	S697= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F826)
	S698= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F827)
	S699= FU.InEX_WReg=rD                                       Path(S649,S698)
	S700= GPR.Rdata1=>FU.InID1                                  Premise(F828)
	S701= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F829)
	S702= FU.InID1_RReg=rS                                      Path(S653,S701)
	S703= ALUOut_MEM.Out=>FU.InMEM                              Premise(F830)
	S704= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F831)
	S705= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F832)
	S706= IR_ID.Out25_21=>GPR.RReg1                             Premise(F833)
	S707= GPR.RReg1=rS                                          Path(S653,S706)
	S708= GPR.Rdata1=a                                          GPR-Read(S707,S625)
	S709= FU.InID1=a                                            Path(S708,S700)
	S710= FU.OutID1=FU(a)                                       FU-Forward(S709)
	S711= A_EX.In=FU(a)                                         Path(S710,S664)
	S712= IR_WB.Out20_16=>GPR.WReg                              Premise(F834)
	S713= IMMU.Addr=>IAddrReg.In                                Premise(F835)
	S714= PC.Out=>ICache.IEA                                    Premise(F836)
	S715= ICache.IEA=addr+4                                     Path(S658,S714)
	S716= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S715)
	S717= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S716,S680)
	S718= FU.ICacheHit=ICacheHit(addr+4)                        Path(S716,S688)
	S719= ICache.Out=>ICacheReg.In                              Premise(F837)
	S720= PC.Out=>IMMU.IEA                                      Premise(F838)
	S721= IMMU.IEA=addr+4                                       Path(S658,S720)
	S722= CP0.ASID=>IMMU.PID                                    Premise(F839)
	S723= IMMU.PID=pid                                          Path(S659,S722)
	S724= IMMU.Addr={pid,addr+4}                                IMMU-Search(S723,S721)
	S725= IAddrReg.In={pid,addr+4}                              Path(S724,S713)
	S726= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S723,S721)
	S727= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S726,S681)
	S728= IR_MEM.Out=>IR_DMMU1.In                               Premise(F840)
	S729= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F841)
	S730= IR_ID.Out=>IR_EX.In                                   Premise(F842)
	S731= IR_EX.In={12,rS,rD,UIMM}                              Path(S651,S730)
	S732= ICache.Out=>IR_ID.In                                  Premise(F843)
	S733= ICache.Out=>IR_IMMU.In                                Premise(F844)
	S734= IR_DMMU2.Out=>IR_WB.In                                Premise(F845)
	S735= IR_MEM.Out=>IR_WB.In                                  Premise(F846)
	S736= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F847)
	S737= LIMMEXT.In=UIMM                                       Path(S655,S736)
	S738= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S737)
	S739= B_EX.In={16{0},UIMM}                                  Path(S738,S666)
	S740= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F848)
	S741= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F849)
	S742= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F850)
	S743= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F851)
	S744= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F852)
	S745= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F853)
	S746= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F854)
	S747= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F855)
	S748= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F856)
	S749= CU_EX.IRFunc1=rD                                      Path(S649,S748)
	S750= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F857)
	S751= CU_EX.IRFunc2=rS                                      Path(S648,S750)
	S752= IR_EX.Out31_26=>CU_EX.Op                              Premise(F858)
	S753= CU_EX.Op=12                                           Path(S647,S752)
	S754= CU_EX.Func=alu_add                                    CU_EX(S753)
	S755= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F859)
	S756= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F860)
	S757= CU_ID.IRFunc1=rD                                      Path(S654,S756)
	S758= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F861)
	S759= CU_ID.IRFunc2=rS                                      Path(S653,S758)
	S760= IR_ID.Out31_26=>CU_ID.Op                              Premise(F862)
	S761= CU_ID.Op=12                                           Path(S652,S760)
	S762= CU_ID.Func=alu_add                                    CU_ID(S761)
	S763= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F863)
	S764= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F864)
	S765= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F865)
	S766= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F866)
	S767= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F867)
	S768= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F868)
	S769= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F869)
	S770= IR_WB.Out31_26=>CU_WB.Op                              Premise(F870)
	S771= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F871)
	S772= CtrlA_EX=0                                            Premise(F872)
	S773= [A_EX]=FU(a)                                          A_EX-Hold(S601,S772)
	S774= CtrlB_EX=0                                            Premise(F873)
	S775= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S603,S774)
	S776= CtrlALUOut_MEM=0                                      Premise(F874)
	S777= CtrlALUOut_DMMU1=0                                    Premise(F875)
	S778= CtrlALUOut_DMMU2=0                                    Premise(F876)
	S779= CtrlALUOut_WB=0                                       Premise(F877)
	S780= CtrlA_MEM=0                                           Premise(F878)
	S781= CtrlA_WB=0                                            Premise(F879)
	S782= CtrlB_MEM=0                                           Premise(F880)
	S783= CtrlB_WB=0                                            Premise(F881)
	S784= CtrlICache=0                                          Premise(F882)
	S785= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S613,S784)
	S786= CtrlIMMU=0                                            Premise(F883)
	S787= CtrlIR_DMMU1=0                                        Premise(F884)
	S788= CtrlIR_DMMU2=0                                        Premise(F885)
	S789= CtrlIR_EX=0                                           Premise(F886)
	S790= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S618,S789)
	S791= CtrlIR_ID=0                                           Premise(F887)
	S792= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S620,S791)
	S793= CtrlIR_IMMU=0                                         Premise(F888)
	S794= CtrlIR_MEM=0                                          Premise(F889)
	S795= CtrlIR_WB=0                                           Premise(F890)
	S796= CtrlGPR=1                                             Premise(F891)
	S797= CtrlIAddrReg=0                                        Premise(F892)
	S798= CtrlPC=0                                              Premise(F893)
	S799= CtrlPCInc=0                                           Premise(F894)
	S800= PC[CIA]=addr                                          PC-Hold(S629,S799)
	S801= PC[Out]=addr+4                                        PC-Hold(S630,S798,S799)
	S802= CtrlIMem=0                                            Premise(F895)
	S803= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S632,S802)
	S804= CtrlICacheReg=0                                       Premise(F896)
	S805= CtrlASIDIn=0                                          Premise(F897)
	S806= CtrlCP0=0                                             Premise(F898)
	S807= CP0[ASID]=pid                                         CP0-Hold(S636,S806)
	S808= CtrlEPCIn=0                                           Premise(F899)
	S809= CtrlExCodeIn=0                                        Premise(F900)
	S810= CtrlIRMux=0                                           Premise(F901)

POST	S773= [A_EX]=FU(a)                                          A_EX-Hold(S601,S772)
	S775= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S603,S774)
	S785= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S613,S784)
	S790= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S618,S789)
	S792= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S620,S791)
	S800= PC[CIA]=addr                                          PC-Hold(S629,S799)
	S801= PC[Out]=addr+4                                        PC-Hold(S630,S798,S799)
	S803= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S632,S802)
	S807= CP0[ASID]=pid                                         CP0-Hold(S636,S806)

