#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c041b51070 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v0x55c041b723d0_0 .var "clk", 0 0;
v0x55c041b72490_0 .var "level", 7 0;
v0x55c041b72550_0 .net "pwm_out", 0 0, L_0x55c041b728e0;  1 drivers
v0x55c041b72620_0 .var "reset", 0 0;
v0x55c041b726f0_0 .net "value", 7 0, v0x55c041b499b0_0;  1 drivers
S_0x55c041b511f0 .scope module, "c" "counter" 2 26, 3 3 0, S_0x55c041b51070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "reset"
v0x55c041b4af90_0 .net "clk", 0 0, v0x55c041b723d0_0;  1 drivers
v0x55c041b499b0_0 .var "out", 7 0;
v0x55c041b70b50_0 .net "reset", 0 0, v0x55c041b72620_0;  1 drivers
E_0x55c041b388b0 .event edge, v0x55c041b70b50_0;
E_0x55c041b393e0 .event posedge, v0x55c041b4af90_0;
S_0x55c041b70c70 .scope module, "pwm" "PWM" 2 27, 4 3 0, S_0x55c041b51070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "level"
    .port_info 2 /OUTPUT 1 "out"
P_0x55c041b70e40 .param/l "WIDTH" 1 4 8, +C4<00000000000000000000000000011000>;
v0x55c041b70f30_0 .net *"_s1", 7 0, L_0x55c041b727e0;  1 drivers
v0x55c041b71030_0 .net "clk", 0 0, v0x55c041b723d0_0;  alias, 1 drivers
v0x55c041b710f0_0 .var "counter", 23 0;
v0x55c041b71190_0 .net "level", 7 0, v0x55c041b72490_0;  1 drivers
v0x55c041b71250_0 .net "out", 0 0, L_0x55c041b728e0;  alias, 1 drivers
L_0x55c041b727e0 .part v0x55c041b710f0_0, 0, 8;
L_0x55c041b728e0 .cmp/gt 8, L_0x55c041b727e0, v0x55c041b72490_0;
S_0x55c041b713e0 .scope module, "uart" "UART_RX" 2 29, 5 1 0, S_0x55c041b51070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SER_CLK"
    .port_info 1 /INPUT 1 "RX_SERIAL"
    .port_info 2 /OUTPUT 1 "RX_DV"
    .port_info 3 /OUTPUT 8 "RX_BYTE"
P_0x55c041b715b0 .param/l "CLEANUP" 0 5 12, C4<100>;
P_0x55c041b715f0 .param/l "CLKS_PER_BIT" 0 5 1, +C4<00000000000000000000000011010101>;
P_0x55c041b71630 .param/l "DATA" 0 5 10, C4<010>;
P_0x55c041b71670 .param/l "IDLE" 0 5 8, C4<000>;
P_0x55c041b716b0 .param/l "START" 0 5 9, C4<001>;
P_0x55c041b716f0 .param/l "STOP" 0 5 11, C4<011>;
L_0x55c041b3a800 .functor BUFZ 1, v0x55c041b720f0_0, C4<0>, C4<0>, C4<0>;
L_0x55c041b3b5c0 .functor BUFZ 8, v0x55c041b71e90_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55c041b719f0_0 .var "Bit_Idx", 2 0;
v0x55c041b71af0_0 .var "Clock_Count", 7 0;
v0x55c041b71bd0_0 .net "RX_BYTE", 7 0, L_0x55c041b3b5c0;  1 drivers
v0x55c041b71cc0_0 .net "RX_DV", 0 0, L_0x55c041b3a800;  1 drivers
o0x7fbbd0945348 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c041b71d80_0 .net "RX_SERIAL", 0 0, o0x7fbbd0945348;  0 drivers
v0x55c041b71e90_0 .var "Rx_Byte", 7 0;
v0x55c041b71f70_0 .var "Rx_Data", 0 0;
v0x55c041b72030_0 .var "Rx_Data_R", 0 0;
v0x55c041b720f0_0 .var "Rx_Dv", 0 0;
o0x7fbbd0945438 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c041b721b0_0 .net "SER_CLK", 0 0, o0x7fbbd0945438;  0 drivers
v0x55c041b72270_0 .var "State", 2 0;
E_0x55c041b38cd0 .event posedge, v0x55c041b721b0_0;
    .scope S_0x55c041b511f0;
T_0 ;
    %wait E_0x55c041b393e0;
    %load/vec4 v0x55c041b499b0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55c041b499b0_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c041b511f0;
T_1 ;
    %wait E_0x55c041b388b0;
    %load/vec4 v0x55c041b70b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %cassign/vec4 v0x55c041b499b0_0;
    %jmp T_1.1;
T_1.0 ;
    %deassign v0x55c041b499b0_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c041b70c70;
T_2 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55c041b710f0_0, 0, 24;
    %end;
    .thread T_2;
    .scope S_0x55c041b70c70;
T_3 ;
    %wait E_0x55c041b393e0;
    %load/vec4 v0x55c041b710f0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55c041b710f0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c041b713e0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c041b72030_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55c041b713e0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c041b71f70_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55c041b713e0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c041b71af0_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x55c041b713e0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c041b719f0_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x55c041b713e0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c041b71e90_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x55c041b713e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c041b720f0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x55c041b713e0;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c041b72270_0, 0, 3;
    %end;
    .thread T_10;
    .scope S_0x55c041b713e0;
T_11 ;
    %wait E_0x55c041b38cd0;
    %load/vec4 v0x55c041b71d80_0;
    %assign/vec4 v0x55c041b72030_0, 0;
    %load/vec4 v0x55c041b72030_0;
    %assign/vec4 v0x55c041b71f70_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55c041b713e0;
T_12 ;
    %wait E_0x55c041b38cd0;
    %load/vec4 v0x55c041b72270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c041b72270_0, 0;
    %jmp T_12.6;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c041b720f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c041b71af0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c041b719f0_0, 0;
    %load/vec4 v0x55c041b71f70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.7, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55c041b72270_0, 0;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c041b72270_0, 0;
T_12.8 ;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x55c041b71af0_0;
    %pad/u 32;
    %cmpi/e 106, 0, 32;
    %jmp/0xz  T_12.9, 4;
    %load/vec4 v0x55c041b71f70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c041b71af0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55c041b72270_0, 0;
T_12.11 ;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v0x55c041b71af0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55c041b71af0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55c041b72270_0, 0;
T_12.10 ;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x55c041b71af0_0;
    %pad/u 32;
    %cmpi/u 212, 0, 32;
    %jmp/0xz  T_12.13, 5;
    %load/vec4 v0x55c041b71af0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55c041b71af0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55c041b72270_0, 0;
    %jmp T_12.14;
T_12.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c041b71af0_0, 0;
    %load/vec4 v0x55c041b71f70_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55c041b719f0_0;
    %assign/vec4/off/d v0x55c041b71e90_0, 4, 5;
    %load/vec4 v0x55c041b719f0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_12.15, 5;
    %load/vec4 v0x55c041b719f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55c041b719f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55c041b72270_0, 0;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c041b719f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c041b72270_0, 0;
T_12.16 ;
T_12.14 ;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x55c041b71af0_0;
    %pad/u 32;
    %cmpi/u 212, 0, 32;
    %jmp/0xz  T_12.17, 5;
    %load/vec4 v0x55c041b71af0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55c041b71af0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c041b72270_0, 0;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c041b720f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c041b71af0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55c041b72270_0, 0;
T_12.18 ;
    %jmp T_12.6;
T_12.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c041b72270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c041b720f0_0, 0;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55c041b51070;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c041b72620_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x55c041b51070;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c041b72490_0, 0, 8;
    %end;
    .thread T_14;
    .scope S_0x55c041b51070;
T_15 ;
    %vpi_call 2 9 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c041b51070 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c041b72620_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c041b72620_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x55c041b72490_0, 0, 8;
    %delay 22, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c041b72620_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c041b72620_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x55c041b51070;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c041b723d0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x55c041b51070;
T_17 ;
    %delay 1, 0;
    %load/vec4 v0x55c041b723d0_0;
    %nor/r;
    %store/vec4 v0x55c041b723d0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55c041b51070;
T_18 ;
    %vpi_call 2 32 "$monitor", "Time %t value = %d", $time, v0x55c041b726f0_0 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test.v";
    "counter.v";
    "pwm.v";
    "uart_rx.v";
