
;; Function vfp_propagate_nan (vfp_propagate_nan)[0:154]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   14 cc:CC=cmp(r148:SI,r149:SI)
      REG_DEAD: r149:SI
      REG_DEAD: r148:SI
   13 r149:SI=sign_extend(r146:HI)
      REG_DEAD: r146:HI
      REG_EQUAL: 0x7ff
   12 r148:SI=sign_extend(r135:SI#0)
   11 r146:HI=r147:SI#0
      REG_DEAD: r147:SI
      REG_EQUAL: 0x7ff
   10 r147:SI=0xffffffffffff07ff
    9 r135:SI=zero_extend([r143:SI])
    9 r135:SI=zero_extend([r143:SI])
found mem(9) *(r[143]+0)
    5 r145:SI=r3:SI
      REG_DEAD: r3:SI
    4 r144:SI=r2:SI
      REG_DEAD: r2:SI
    3 r143:SI=r1:SI
      REG_DEAD: r1:SI
    2 r142:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   20 cc:CC=cmp(r150:SI,0x0)
      REG_DEAD: r150:SI
   19 r150:SI=r150:SI|r136:DI#4
   18 r150:SI=r136:DI#0
   17 r136:DI=[r143:SI+0x8]
   17 r136:DI=[r143:SI+0x8]
found mem(17) *(r[143]+8)


starting bb 4
   23 r138:SI=0x8


starting bb 5
  230 r138:SI={(cc:CC!=0x0)?0x10:0x30}
      REG_DEAD: cc:CC
   32 cc:CC=cmp(r153:SI,0x0)
      REG_DEAD: r153:SI
   31 r153:SI=r153:SI|r151:DI#4
      REG_DEAD: r151:DI
   30 r153:SI=r151:DI#0
   29 r151:DI=r136:DI&r152:DI
      REG_DEAD: r152:DI
      REG_DEAD: r136:DI
      REG_EQUAL: r136:DI&0x2000000000000000
   28 r152:DI=0x2000000000000000


starting bb 6
   45 cc:CC=cmp(r135:SI,0x0)
      REG_DEAD: r135:SI


starting bb 7
   48 r138:SI=0x1


starting bb 8
  232 r138:SI={(cc:CC==0x0)?0x3:0x5}
      REG_DEAD: cc:CC
   56 cc:CC=cmp(r154:SI,0x0)
      REG_DEAD: r154:SI
   55 r154:SI=r154:SI|r155:SI
      REG_DEAD: r155:SI
   54 r155:SI=[r143:SI+0xc]
   54 r155:SI=[r143:SI+0xc]
found mem(54) *(r[143]+12)
   53 r154:SI=[r143:SI+0x8]
   53 r154:SI=[r143:SI+0x8]
found mem(53) *(r[143]+8)


starting bb 9
   67 cc:CC=cmp(r144:SI,0x0)


starting bb 10
   70 r137:SI=r144:SI
      REG_EQUAL: 0x0


starting bb 11
   80 cc:CC=cmp(r158:SI,r159:SI)
      REG_DEAD: r159:SI
      REG_DEAD: r158:SI
   79 r159:SI=sign_extend(r156:HI)
      REG_DEAD: r156:HI
      REG_EQUAL: 0x7ff
   78 r158:SI=sign_extend(r133:SI#0)
   77 r156:HI=r157:SI#0
      REG_DEAD: r157:SI
      REG_EQUAL: 0x7ff
   76 r157:SI=0xffffffffffff07ff
   75 r133:SI=zero_extend([r144:SI])
   75 r133:SI=zero_extend([r144:SI])
found mem(75) *(r[144]+0)


starting bb 12
   86 cc:CC=cmp(r160:SI,0x0)
      REG_DEAD: r160:SI
   85 r160:SI=r160:SI|r134:DI#4
   84 r160:SI=r134:DI#0
   83 r134:DI=[r144:SI+0x8]
   83 r134:DI=[r144:SI+0x8]
found mem(83) *(r[144]+8)


starting bb 13
   89 r137:SI=0x8


starting bb 14
  234 r137:SI={(cc:CC!=0x0)?0x10:0x30}
      REG_DEAD: cc:CC
   98 cc:CC=cmp(r163:SI,0x0)
      REG_DEAD: r163:SI
   97 r163:SI=r163:SI|r161:DI#4
      REG_DEAD: r161:DI
   96 r163:SI=r161:DI#0
   95 r161:DI=r134:DI&r162:DI
      REG_DEAD: r162:DI
      REG_DEAD: r134:DI
      REG_EQUAL: r134:DI&0x2000000000000000
   94 r162:DI=0x2000000000000000


starting bb 15
  111 cc:CC=cmp(r133:SI,0x0)
      REG_DEAD: r133:SI


starting bb 16
  114 r137:SI=0x1


starting bb 17
  236 r137:SI={(cc:CC==0x0)?0x3:0x5}
      REG_DEAD: cc:CC
  122 cc:CC=cmp(r164:SI,0x0)
      REG_DEAD: r164:SI
  121 r164:SI=r164:SI|r165:SI
      REG_DEAD: r165:SI
  120 r165:SI=[r144:SI+0xc]
  120 r165:SI=[r144:SI+0xc]
found mem(120) *(r[144]+12)
  119 r164:SI=[r144:SI+0x8]
  119 r164:SI=[r144:SI+0x8]
found mem(119) *(r[144]+8)


starting bb 18
  134 cc:CC=cmp(r166:SI,0x0)
      REG_DEAD: r166:SI
  133 r166:SI=r145:SI&0x2000000
      REG_DEAD: r145:SI


starting bb 19
  137 r139:SI=`*.LANCHOR0'


starting bb 20
  143 cc:CC=cmp(r138:SI,0x30)


starting bb 21
  155 cc:CC=cmp(r174:SI,0x0)
      REG_DEAD: r174:SI
  154 r174:SI=zero_extend(r173:QI)
      REG_DEAD: r173:QI
  153 r173:QI=r172:SI#0
      REG_DEAD: r172:SI
  152 r172:SI=r169:SI&r171:SI
      REG_DEAD: r171:SI
      REG_DEAD: r169:SI
  150 r171:SI=cc:CC==0x0
      REG_DEAD: cc:CC
  149 cc:CC=cmp(r138:SI,0x10)
  147 r169:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
  146 cc:CC=cmp(r137:SI,0x30)


starting bb 22
  158 r139:SI=r144:SI
      REG_DEAD: r144:SI


starting bb 23
  163 r139:SI=r143:SI
      REG_DEAD: r143:SI


starting bb 24
  169 [r139:SI+0x8]=r177:DI
      REG_DEAD: r177:DI
  169 [r139:SI+0x8]=r177:DI
      REG_DEAD: r177:DI
found mem(169) *(r[139]+8)
  168 r177:DI=r175:DI|r176:DI
      REG_DEAD: r176:DI
      REG_DEAD: r175:DI
      REG_EQUAL: r175:DI|0x2000000000000000
  167 r176:DI=0x2000000000000000
  166 r175:DI=[r139:SI+0x8]
  166 r175:DI=[r139:SI+0x8]
found mem(166) *(r[139]+8)


starting bb 25
  206 use r0:SI
  200 r0:SI=r140:SI
      REG_DEAD: r140:SI
  238 r140:SI={(cc:CC!=0x0)?0x1:0x100}
      REG_DEAD: cc:CC
  185 cc:CC=cmp(r186:SI,0x0)
      REG_DEAD: r186:SI
  184 r186:SI=zero_extend(r185:QI)
      REG_DEAD: r185:QI
  183 r185:QI=r184:SI#0
      REG_DEAD: r184:SI
  182 r184:SI=r181:SI|r183:SI
      REG_DEAD: r183:SI
      REG_DEAD: r181:SI
  180 r183:SI=cc:CC==0x0
      REG_DEAD: cc:CC
  179 cc:CC=cmp(r138:SI,0x30)
      REG_DEAD: r138:SI
  177 r181:SI=cc:CC==0x0
      REG_DEAD: cc:CC
  176 cc:CC=cmp(r137:SI,0x30)
      REG_DEAD: r137:SI
  175 {[r142:SI]=r0:SI;[r142:SI+0x4]=r1:SI;[r142:SI+0x8]=r2:SI;[r142:SI+0xc]=r3:SI;}
      REG_DEAD: r142:SI
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
mem count failure
mem count failure
mem count failure
mem count failure
  174 {r0:SI=[r139:SI];r1:SI=[r139:SI+0x4];r2:SI=[r139:SI+0x8];r3:SI=[r139:SI+0xc];}
      REG_DEAD: r139:SI
mem count failure
mem count failure
mem count failure
mem count failure


vfp_propagate_nan

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={3d,4u} r1={2d,2u} r2={2d,2u} r3={2d,2u} r11={1d,25u} r12={1d} r13={1d,25u} r14={1d,1u} r24={19d,19u} r25={1d,25u} r26={1d,24u} r133={1d,2u} r134={1d,3u,1d} r135={1d,2u} r136={1d,3u,1d} r137={5d,2u} r138={4d,3u} r139={3d,6u} r140={1d,1u} r142={1d,4u} r143={1d,5u} r144={1d,7u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={2d,2u} r151={1d,2u} r152={1d,1u} r153={2d,2u} r154={2d,2u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={2d,2u} r161={1d,2u} r162={1d,1u} r163={2d,2u} r164={2d,2u} r165={1d,1u} r166={1d,1u} r169={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u,1d} r176={1d,1u} r177={1d,1u} r181={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} 
;;    total ref usage 308{95d,210u,3e} in 95{95 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 142 143 144 145 146 147 148 149
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 142 143 144 145 146 147 148 149
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:209 (set (reg/v/f:SI 142 [ vdd ])
        (reg:SI 0 r0 [ vdd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vdd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:209 (set (reg/v/f:SI 143 [ vdn ])
        (reg:SI 1 r1 [ vdn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ vdn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:209 (set (reg/v/f:SI 144 [ vdm ])
        (reg:SI 2 r2 [ vdm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ vdm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:209 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfp.h:330 (set (reg:SI 135 [ D.5287 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 143 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfp.h:330 (set (reg:SI 147)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfp.h:330 (set (reg:HI 146)
        (subreg:HI (reg:SI 147) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:330 (set (reg:SI 148 [ D.5287 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5287 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:330 (set (reg:SI 149)
        (sign_extend:SI (reg:HI 146))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 146)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148 [ D.5287 ])
            (reg:SI 149))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 148 [ D.5287 ])
            (nil))))

(jump_insn 15 14 16 2 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 142 143 144 145


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  6 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 136 150
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; live  gen 	 24 [cc] 136 150
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 3 arch/arm/vfp/vfp.h:331 (set (reg:DI 136 [ D.5286 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 143 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:331 (set (reg:SI 150 [ D.5286 ])
        (subreg:SI (reg:DI 136 [ D.5286 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:331 (set (reg:SI 150 [ D.5286 ])
        (ior:SI (reg:SI 150 [ D.5286 ])
            (subreg:SI (reg:DI 136 [ D.5286 ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150 [ D.5286 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 150 [ D.5286 ])
        (nil)))

(jump_insn 21 20 22 3 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 26)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 142 143 144 145


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; live  gen 	 138
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 26 4 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 138 [ tn ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 138 151 152 153
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 142 143 144 145
;; live  gen 	 24 [cc] 138 151 152 153
;; live  kill	

;; Pred edge  3 [50.0%] 
(code_label 26 23 27 5 3 "" [1 uses])

(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 5 arch/arm/vfp/vfp.h:333 (set (reg:DI 152)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 29 28 30 5 arch/arm/vfp/vfp.h:333 (set (reg:DI 151)
        (and:DI (reg:DI 136 [ D.5286 ])
            (reg:DI 152))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 152)
        (expr_list:REG_DEAD (reg:DI 136 [ D.5286 ])
            (expr_list:REG_EQUAL (and:DI (reg:DI 136 [ D.5286 ])
                    (const_int 2305843009213693952 [0x2000000000000000]))
                (nil)))))

(insn 30 29 31 5 arch/arm/vfp/vfp.h:333 (set (reg:SI 153)
        (subreg:SI (reg:DI 151) 0)) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 5 arch/arm/vfp/vfp.h:333 (set (reg:SI 153)
        (ior:SI (reg:SI 153)
            (subreg:SI (reg:DI 151) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 151)
        (nil)))

(insn 32 31 230 5 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 153)
        (nil)))

(insn 230 32 43 5 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 138 [ tn ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 5 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 142 143 144 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 43 230 44 6 2 "" [1 uses])

(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 6 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5287 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.5287 ])
        (nil)))

(jump_insn 46 45 47 6 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145


;; Succ edge  8 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; live  gen 	 138
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 47 46 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 51 7 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 138 [ tn ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 138 154 155
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; live  gen 	 24 [cc] 138 154 155
;; live  kill	

;; Pred edge  6 [50.0%] 
(code_label 51 48 52 8 6 "" [1 uses])

(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 8 arch/arm/vfp/vfp.h:338 (set (reg:SI 154 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 8 arch/arm/vfp/vfp.h:338 (set (reg:SI 155 [ <variable>.significand+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 8 arch/arm/vfp/vfp.h:338 (set (reg:SI 154 [ <variable>.significand ])
        (ior:SI (reg:SI 154 [ <variable>.significand ])
            (reg:SI 155 [ <variable>.significand+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 155 [ <variable>.significand+4 ])
        (nil)))

(insn 56 55 232 8 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154 [ <variable>.significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 154 [ <variable>.significand ])
        (nil)))

(insn 232 56 65 8 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 138 [ tn ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 4 7 5 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 65 232 66 9 4 "" [0 uses])

(note 66 65 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 9 arch/arm/vfp/vfpdouble.c:215 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 144 [ vdm ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 68 67 69 9 arch/arm/vfp/vfpdouble.c:215 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 73)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 9 -> ( 11 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145


;; Succ edge  11 [85.0%] 
;; Succ edge  10 [15.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u67(11){ }u68(13){ }u69(25){ }u70(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  gen 	 137
;; live  kill	

;; Pred edge  9 [15.0%]  (fallthru)
(note 69 68 70 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 73 10 arch/arm/vfp/vfpdouble.c:211 (set (reg/v:SI 137 [ tm ])
        (reg/v/f:SI 144 [ vdm ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 10 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 133 156 157 158 159
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  gen 	 24 [cc] 133 156 157 158 159
;; live  kill	

;; Pred edge  9 [85.0%] 
(code_label 73 70 74 11 8 "" [1 uses])

(note 74 73 75 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 11 arch/arm/vfp/vfp.h:330 (set (reg:SI 133 [ D.5293 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 144 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 76 75 77 11 arch/arm/vfp/vfp.h:330 (set (reg:SI 157)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 11 arch/arm/vfp/vfp.h:330 (set (reg:HI 156)
        (subreg:HI (reg:SI 157) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 78 77 79 11 arch/arm/vfp/vfp.h:330 (set (reg:SI 158 [ D.5293 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5293 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 79 78 80 11 arch/arm/vfp/vfp.h:330 (set (reg:SI 159)
        (sign_extend:SI (reg:HI 156))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 156)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 80 79 81 11 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.5293 ])
            (reg:SI 159))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 158 [ D.5293 ])
            (nil))))

(jump_insn 81 80 82 11 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 11 -> ( 12 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 142 143 144 145


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  15 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u83(11){ }u84(13){ }u85(25){ }u86(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 134 160
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  gen 	 24 [cc] 134 160
;; live  kill	

;; Pred edge  11 [28.0%]  (fallthru)
(note 82 81 83 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 12 arch/arm/vfp/vfp.h:331 (set (reg:DI 134 [ D.5292 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 144 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 84 83 85 12 arch/arm/vfp/vfp.h:331 (set (reg:SI 160 [ D.5292 ])
        (subreg:SI (reg:DI 134 [ D.5292 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 85 84 86 12 arch/arm/vfp/vfp.h:331 (set (reg:SI 160 [ D.5292 ])
        (ior:SI (reg:SI 160 [ D.5292 ])
            (subreg:SI (reg:DI 134 [ D.5292 ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 86 85 87 12 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160 [ D.5292 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 160 [ D.5292 ])
        (nil)))

(jump_insn 87 86 88 12 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 92)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 142 143 144 145


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u93(11){ }u94(13){ }u95(25){ }u96(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  gen 	 137
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 88 87 89 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 92 13 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 137 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u97(11){ }u98(13){ }u99(25){ }u100(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 137 161 162 163
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 142 143 144 145
;; live  gen 	 24 [cc] 137 161 162 163
;; live  kill	

;; Pred edge  12 [50.0%] 
(code_label 92 89 93 14 11 "" [1 uses])

(note 93 92 94 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 14 arch/arm/vfp/vfp.h:333 (set (reg:DI 162)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 95 94 96 14 arch/arm/vfp/vfp.h:333 (set (reg:DI 161)
        (and:DI (reg:DI 134 [ D.5292 ])
            (reg:DI 162))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 162)
        (expr_list:REG_DEAD (reg:DI 134 [ D.5292 ])
            (expr_list:REG_EQUAL (and:DI (reg:DI 134 [ D.5292 ])
                    (const_int 2305843009213693952 [0x2000000000000000]))
                (nil)))))

(insn 96 95 97 14 arch/arm/vfp/vfp.h:333 (set (reg:SI 163)
        (subreg:SI (reg:DI 161) 0)) 167 {*arm_movsi_insn} (nil))

(insn 97 96 98 14 arch/arm/vfp/vfp.h:333 (set (reg:SI 163)
        (ior:SI (reg:SI 163)
            (subreg:SI (reg:DI 161) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 161)
        (nil)))

(insn 98 97 234 14 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 163)
        (nil)))

(insn 234 98 109 14 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 137 [ tm ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 14 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u109(11){ }u110(13){ }u111(25){ }u112(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 142 143 144 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [72.0%] 
(code_label 109 234 110 15 10 "" [1 uses])

(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 15 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5293 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.5293 ])
        (nil)))

(jump_insn 112 111 113 15 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 117)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 17 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145


;; Succ edge  17 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u115(11){ }u116(13){ }u117(25){ }u118(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  gen 	 137
;; live  kill	

;; Pred edge  15 [50.0%]  (fallthru)
(note 113 112 114 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 114 113 117 16 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 137 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u119(11){ }u120(13){ }u121(25){ }u122(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 137 164 165
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  gen 	 24 [cc] 137 164 165
;; live  kill	

;; Pred edge  15 [50.0%] 
(code_label 117 114 118 17 13 "" [1 uses])

(note 118 117 119 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 120 17 arch/arm/vfp/vfp.h:338 (set (reg:SI 164 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 120 119 121 17 arch/arm/vfp/vfp.h:338 (set (reg:SI 165 [ <variable>.significand+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 121 120 122 17 arch/arm/vfp/vfp.h:338 (set (reg:SI 164 [ <variable>.significand ])
        (ior:SI (reg:SI 164 [ <variable>.significand ])
            (reg:SI 165 [ <variable>.significand+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 165 [ <variable>.significand+4 ])
        (nil)))

(insn 122 121 236 17 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164 [ <variable>.significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 164 [ <variable>.significand ])
        (nil)))

(insn 236 122 131 17 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 137 [ tm ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 17 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 10 16 13 14 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u129(11){ }u130(13){ }u131(25){ }u132(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 24 [cc] 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145
;; live  gen 	 24 [cc] 166
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 131 236 132 18 9 "" [0 uses])

(note 132 131 133 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 134 18 arch/arm/vfp/vfpdouble.c:218 (set (reg:SI 166)
        (and:SI (reg/v:SI 145 [ fpscr ])
            (const_int 33554432 [0x2000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 145 [ fpscr ])
        (nil)))

(insn 134 133 135 18 arch/arm/vfp/vfpdouble.c:218 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 166)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 166)
        (nil)))

(jump_insn 135 134 136 18 arch/arm/vfp/vfpdouble.c:218 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u136(11){ }u137(13){ }u138(25){ }u139(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142
;; live  gen 	 139
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 136 135 137 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 137 136 141 19 arch/arm/vfp/vfpdouble.c:222 (set (reg/v/f:SI 139 [ nan ])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u140(11){ }u141(13){ }u142(25){ }u143(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  18 [50.0%] 
(code_label 141 137 142 20 15 "" [1 uses])

(note 142 141 143 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 144 20 arch/arm/vfp/vfpdouble.c:229 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 144 143 145 20 arch/arm/vfp/vfpdouble.c:229 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 161)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 20 -> ( 23 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144


;; Succ edge  23 [28.0%] 
;; Succ edge  21 [72.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u146(11){ }u147(13){ }u148(25){ }u149(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138
;; lr  def 	 24 [cc] 169 171 172 173 174
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144
;; live  gen 	 24 [cc] 169 171 172 173 174
;; live  kill	

;; Pred edge  20 [72.0%]  (fallthru)
(note 145 144 146 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 21 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(insn 147 146 149 21 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 169)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 149 147 150 21 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (nil))

(insn 150 149 152 21 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 171)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 152 150 153 21 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 172)
        (and:SI (reg:SI 169)
            (reg:SI 171))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg:SI 169)
            (nil))))

(insn 153 152 154 21 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:QI 173)
        (subreg:QI (reg:SI 172) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 172)
        (nil)))

(insn 154 153 155 21 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 174)
        (zero_extend:SI (reg:QI 173))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 173)
        (nil)))

(insn 155 154 156 21 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 174)
        (nil)))

(jump_insn 156 155 157 21 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 161)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 21 -> ( 23 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144


;; Succ edge  23 [50.0%] 
;; Succ edge  22 [50.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u160(11){ }u161(13){ }u162(25){ }u163(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 144
;; live  gen 	 139
;; live  kill	

;; Pred edge  21 [50.0%]  (fallthru)
(note 157 156 158 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 161 22 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg/v/f:SI 139 [ nan ])
        (reg/v/f:SI 144 [ vdm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 144 [ vdm ])
        (nil)))
;; End of basic block 22 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 21 20) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u165(11){ }u166(13){ }u167(25){ }u168(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143
;; live  gen 	 139
;; live  kill	

;; Pred edge  21 [50.0%] 
;; Pred edge  20 [28.0%] 
(code_label 161 158 162 23 17 "" [2 uses])

(note 162 161 163 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 163 162 164 23 arch/arm/vfp/vfpdouble.c:230 (set (reg/v/f:SI 139 [ nan ])
        (reg/v/f:SI 143 [ vdn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 143 [ vdn ])
        (nil)))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 23 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u170(11){ }u171(13){ }u172(25){ }u173(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 175 176 177
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; live  gen 	 175 176 177
;; live  kill	

;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 164 163 165 24 18 "" [0 uses])

(note 165 164 166 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 24 arch/arm/vfp/vfpdouble.c:236 (set (reg:DI 175 [ <variable>.significand ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 139 [ nan ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 167 166 168 24 arch/arm/vfp/vfpdouble.c:236 (set (reg:DI 176)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 168 167 169 24 arch/arm/vfp/vfpdouble.c:236 (set (reg:DI 177)
        (ior:DI (reg:DI 175 [ <variable>.significand ])
            (reg:DI 176))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 176)
        (expr_list:REG_DEAD (reg:DI 175 [ <variable>.significand ])
            (expr_list:REG_EQUAL (ior:DI (reg:DI 175 [ <variable>.significand ])
                    (const_int 2305843009213693952 [0x2000000000000000]))
                (nil)))))

(insn 169 168 170 24 arch/arm/vfp/vfpdouble.c:236 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 139 [ nan ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 177)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 177)
        (nil)))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 19 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u180(11){ }u181(13){ }u182(25){ }u183(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 140 181 183 184 185 186
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 140 181 183 184 185 186
;; live  kill	

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 170 169 171 25 16 "" [0 uses])

(note 171 170 174 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 174 171 175 25 arch/arm/vfp/vfpdouble.c:239 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/v/f:SI 139 [ nan ]) [0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/v/f:SI 139 [ nan ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/v/f:SI 139 [ nan ])
                        (const_int 8 [0x8])) [0 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/v/f:SI 139 [ nan ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 188 {*ldmsi4} (expr_list:REG_DEAD (reg/v/f:SI 139 [ nan ])
        (nil)))

(insn 175 174 176 25 arch/arm/vfp/vfpdouble.c:239 (parallel [
            (set (mem/s:SI (reg/v/f:SI 142 [ vdd ]) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 142 [ vdd ])
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 142 [ vdd ])
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 142 [ vdd ])
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) 195 {*stmsi4} (expr_list:REG_DEAD (reg/v/f:SI 142 [ vdd ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_DEAD (reg:SI 0 r0)
                        (nil)))))))

(insn 176 175 177 25 arch/arm/vfp/vfpdouble.c:244 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ tm ])
        (nil)))

(insn 177 176 179 25 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 181)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 179 177 180 25 arch/arm/vfp/vfpdouble.c:244 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ tn ])
        (nil)))

(insn 180 179 182 25 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 183)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 182 180 183 25 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 184)
        (ior:SI (reg:SI 181)
            (reg:SI 183))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 183)
        (expr_list:REG_DEAD (reg:SI 181)
            (nil))))

(insn 183 182 184 25 arch/arm/vfp/vfpdouble.c:244 (set (reg:QI 185)
        (subreg:QI (reg:SI 184) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 184)
        (nil)))

(insn 184 183 185 25 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 186)
        (zero_extend:SI (reg:QI 185))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 185)
        (nil)))

(insn 185 184 238 25 arch/arm/vfp/vfpdouble.c:244 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 186)
        (nil)))

(insn 238 185 200 25 arch/arm/vfp/vfpdouble.c:244 discrim 2 (set (reg:SI 140 [ D.4202 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 1 [0x1])
            (const_int 256 [0x100]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 200 238 206 25 arch/arm/vfp/vfpdouble.c:245 (set (reg/i:SI 0 r0)
        (reg:SI 140 [ D.4202 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ D.4202 ])
        (nil)))

(insn 206 200 0 25 arch/arm/vfp/vfpdouble.c:245 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 25 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_multiply (vfp_double_multiply)[0:173]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   11 cc:CC=cmp(r159:SI,r160:SI)
      REG_DEAD: r160:SI
      REG_DEAD: r159:SI
   10 r160:SI=sign_extend([r157:SI])
   10 r160:SI=sign_extend([r157:SI])
found mem(10) *(r[157]+0)
    9 r159:SI=sign_extend([r156:SI])
    9 r159:SI=sign_extend([r156:SI])
found mem(9) *(r[156]+0)
    5 r158:SI=r3:SI
      REG_DEAD: r3:SI
    4 r157:SI=r2:SI
      REG_DEAD: r2:SI
    3 r156:SI=r1:SI
      REG_DEAD: r1:SI
    2 r155:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   16 r157:SI=r133:SI
      REG_DEAD: r133:SI
   15 r156:SI=r157:SI
      REG_DEAD: r157:SI
   14 r133:SI=r156:SI
      REG_DEAD: r156:SI


starting bb 4
   30 cc:CC=cmp(r168:SI,r169:SI)
      REG_DEAD: r169:SI
   29 r169:SI=sign_extend(r166:HI)
      REG_DEAD: r166:HI
      REG_EQUAL: 0x7ff
   28 r168:SI=sign_extend(r142:SI#0)
   27 r166:HI=r167:SI#0
      REG_DEAD: r167:SI
      REG_EQUAL: 0x7ff
   26 r167:SI=0xffffffffffff07ff
   25 r142:SI=zero_extend([r156:SI])
   25 r142:SI=zero_extend([r156:SI])
found mem(25) *(r[156]+0)
   24 [r155:SI+0x2]=r165:SI#0
      REG_DEAD: r165:SI
   24 [r155:SI+0x2]=r165:SI#0
      REG_DEAD: r165:SI
found mem(24) *(r[155]+2)
   23 r165:SI=r162:SI^r164:SI
      REG_DEAD: r164:SI
      REG_DEAD: r162:SI
   21 r164:SI=zero_extend([r156:SI+0x2])
   21 r164:SI=zero_extend([r156:SI+0x2])
found mem(21) *(r[156]+2)
   19 r162:SI=zero_extend([r157:SI+0x2])
   19 r162:SI=zero_extend([r157:SI+0x2])
found mem(19) *(r[157]+2)


starting bb 5
   36 cc:CC=cmp(r170:SI,0x0)
      REG_DEAD: r170:SI
   35 r170:SI=r170:SI|r171:SI
      REG_DEAD: r171:SI
   34 r171:SI=[r156:SI+0xc]
   34 r171:SI=[r156:SI+0xc]
found mem(34) *(r[156]+12)
   33 r170:SI=[r156:SI+0x8]
   33 r170:SI=[r156:SI+0x8]
found mem(33) *(r[156]+8)


starting bb 6
   44 cc:CC=cmp(r174:SI,r168:SI)
      REG_DEAD: r174:SI
      REG_DEAD: r168:SI
   42 r174:SI=sign_extend(r141:SI#0)
   39 r141:SI=zero_extend([r157:SI])
   39 r141:SI=zero_extend([r157:SI])
found mem(39) *(r[157]+0)


starting bb 7
   50 cc:CC=cmp(r176:SI,0x0)
      REG_DEAD: r176:SI
   49 r176:SI=r176:SI|r177:SI
      REG_DEAD: r177:SI
   48 r177:SI=[r157:SI+0xc]
   48 r177:SI=[r157:SI+0xc]
found mem(48) *(r[157]+12)
   47 r176:SI=[r157:SI+0x8]
   47 r176:SI=[r157:SI+0x8]
found mem(47) *(r[157]+8)


starting bb 8
   58 r0:SI=call [`vfp_propagate_nan'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   57 r3:SI=r158:SI
      REG_DEAD: r158:SI
   56 r2:SI=r157:SI
      REG_DEAD: r157:SI
   55 r1:SI=r156:SI
      REG_DEAD: r156:SI
   54 r0:SI=r155:SI
      REG_DEAD: r155:SI


starting bb 9
   70 cc:CC=cmp(r182:SI,0x0)
      REG_DEAD: r182:SI
   69 r182:SI=r182:SI|r180:DI#4
      REG_DEAD: r180:DI
   68 r182:SI=r180:DI#0
   67 r180:DI=r178:DI|r181:DI
      REG_DEAD: r181:DI
      REG_DEAD: r178:DI
   66 r181:DI=[r157:SI+0x8]
      REG_DEAD: r157:SI
   66 r181:DI=[r157:SI+0x8]
      REG_DEAD: r157:SI
found mem(66) *(r[157]+8)
   65 r178:DI=sign_extend(r179:SI)
      REG_DEAD: r179:SI
   64 r179:SI=sign_extend(r141:SI#0)
      REG_DEAD: r141:SI


starting bb 10
   78 r153:SI=0x1
   77 {[r155:SI]=r0:SI;[r155:SI+0x4]=r1:SI;[r155:SI+0x8]=r2:SI;[r155:SI+0xc]=r3:SI;}
      REG_DEAD: r155:SI
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
mem count failure
mem count failure
mem count failure
mem count failure
   76 {r0:SI=[r183:SI];r1:SI=[r183:SI+0x4];r2:SI=[r183:SI+0x8];r3:SI=[r183:SI+0xc];}
      REG_DEAD: r183:SI
mem count failure
mem count failure
mem count failure
mem count failure
   73 r183:SI=`*.LANCHOR0'


starting bb 11
   88 r153:SI=0x0
   87 [r155:SI+0x8]=r188:DI
      REG_DEAD: r188:DI
      REG_DEAD: r155:SI
      REG_EQUAL: 0x0
   87 [r155:SI+0x8]=r188:DI
      REG_DEAD: r188:DI
      REG_DEAD: r155:SI
      REG_EQUAL: 0x0
found mem(87) *(r[155]+8)
   86 r188:DI=0x0
   85 [r155:SI]=r187:SI#0
      REG_DEAD: r187:SI
      REG_EQUAL: 0x7ff
   85 [r155:SI]=r187:SI#0
      REG_DEAD: r187:SI
      REG_EQUAL: 0x7ff
found mem(85) *(r[155]+0)
   83 r187:SI=0xffffffffffff07ff


starting bb 12
  101 cc:CC=cmp(r193:SI,0x0)
  100 r193:SI=r193:SI|r191:DI#4
      REG_DEAD: r191:DI
   99 r193:SI=r191:DI#0
   98 r191:DI=r189:DI|r192:DI
      REG_DEAD: r192:DI
      REG_DEAD: r189:DI
   97 r192:DI=[r157:SI+0x8]
   97 r192:DI=[r157:SI+0x8]
found mem(97) *(r[157]+8)
   96 r189:DI=sign_extend(r190:SI)
      REG_DEAD: r190:SI
   95 r190:SI=sign_extend(r140:SI#0)
   93 r140:SI=zero_extend([r157:SI])
   93 r140:SI=zero_extend([r157:SI])
found mem(93) *(r[157]+0)


starting bb 13
  109 r153:SI=r193:SI
      REG_DEAD: r193:SI
      REG_EQUAL: 0x0
  108 [r155:SI+0x8]=r196:DI
      REG_DEAD: r196:DI
      REG_DEAD: r155:SI
      REG_EQUAL: 0x0
  108 [r155:SI+0x8]=r196:DI
      REG_DEAD: r196:DI
      REG_DEAD: r155:SI
      REG_EQUAL: 0x0
found mem(108) *(r[155]+8)
  107 r196:DI=0x0
  106 [r155:SI]=r193:SI#0
  106 [r155:SI]=r193:SI#0
found mem(106) *(r[155]+0)


starting bb 14
  164 cc:CC=cmp(r144:DI#4,r137:DI#4)
  160 r146:DI=zero_extend(r228:SI)*zero_extend(r230:SI)
      REG_DEAD: r230:SI
      REG_DEAD: r228:SI
  156 {r137:DI=r144:DI+r145:DI;clobber cc:CC;}
      REG_DEAD: r145:DI
      REG_UNUSED: cc:CC
  152 r144:DI=zero_extend(r228:SI)*zero_extend(r229:SI)
      REG_DEAD: r229:SI
  141 r145:DI=zero_extend(r230:SI)*zero_extend(r227:SI)
      REG_DEAD: r227:SI
  130 r143:DI=zero_extend(r227:SI)*zero_extend(r229:SI)
  249 r228:SI=[r157:SI+0xc]
      REG_DEAD: r157:SI
  249 r228:SI=[r157:SI+0xc]
      REG_DEAD: r157:SI
found mem(249) *(r[157]+12)
  248 r227:SI=[r157:SI+0x8]
  248 r227:SI=[r157:SI+0x8]
found mem(248) *(r[157]+8)
  247 r230:SI=[r156:SI+0xc]
      REG_DEAD: r156:SI
  247 r230:SI=[r156:SI+0xc]
      REG_DEAD: r156:SI
found mem(247) *(r[156]+12)
  246 r229:SI=[r156:SI+0x8]
  246 r229:SI=[r156:SI+0x8]
found mem(246) *(r[156]+8)
  120 [r155:SI]=r201:SI#0
      REG_DEAD: r201:SI
  120 [r155:SI]=r201:SI#0
      REG_DEAD: r201:SI
found mem(120) *(r[155]+0)
  119 r201:SI=r199:SI-0x3fd
      REG_DEAD: r199:SI
      REG_EQUAL: r199:SI-0x3fd
  119 r201:SI=r199:SI-0x3fd
      REG_DEAD: r199:SI
      REG_EQUAL: r199:SI-0x3fd
found pre add(119) r[201]=r[199]+-1021
  116 r199:SI=r142:SI+r140:SI
      REG_DEAD: r142:SI
      REG_DEAD: r140:SI


starting bb 15


starting bb 16
  168 cc:CC=cmp(r144:DI#0,r137:DI#0)
      REG_DEAD: r144:DI


starting bb 17
  176 r148:DI=0x0


starting bb 18
  181 r148:DI=0x100000000


starting bb 19
  191 cc:CC=cmp(r135:DI#4,r134:DI#4)
  190 r221:DI=0x0
  189 {r147:DI=r220:DI+r146:DI;clobber cc:CC;}
      REG_DEAD: r220:DI
      REG_DEAD: r146:DI
      REG_UNUSED: cc:CC
  188 r220:DI#4=r135:DI#0
  187 r220:DI#0=r137:DI#4
      REG_DEAD: r137:DI
  186 {r134:DI=r135:DI+r143:DI;clobber cc:CC;}
      REG_DEAD: r143:DI
      REG_UNUSED: cc:CC
  185 r135:DI#0=0x0
  184 r135:DI#4=r137:DI#0


starting bb 20


starting bb 21
  195 cc:CC=cmp(r135:DI#0,r134:DI#0)
      REG_DEAD: r135:DI
      REG_UNUSED: cc:CC


starting bb 22
  202 r221:DI=0x1


starting bb 23
  209 cc:CC=cmp(r224:SI,0x0)
      REG_DEAD: r224:SI
  208 r224:SI=r224:SI|r134:DI#4
      REG_DEAD: r134:DI
  207 r224:SI=r134:DI#0
  206 r223:DI=0x0
  205 {r222:DI=r136:DI+r148:DI;clobber cc:CC;}
      REG_DEAD: r148:DI
      REG_DEAD: r136:DI
      REG_UNUSED: cc:CC
  204 {r136:DI=r147:DI+r221:DI;clobber cc:CC;}
      REG_DEAD: r221:DI
      REG_DEAD: r147:DI
      REG_UNUSED: cc:CC


starting bb 24
  211 r223:DI=0x1


starting bb 25
  215 r153:SI=0x0
  214 [r155:SI+0x8]=r225:DI
      REG_DEAD: r225:DI
      REG_DEAD: r155:SI
  214 [r155:SI+0x8]=r225:DI
      REG_DEAD: r225:DI
      REG_DEAD: r155:SI
found mem(214) *(r[155]+8)
  213 r225:DI=r222:DI|r223:DI
      REG_DEAD: r223:DI
      REG_DEAD: r222:DI


starting bb 26
  228 use r0:SI
  222 r0:SI=r153:SI
      REG_DEAD: r153:SI


vfp_double_multiply

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 24[cc]
;;  ref usage 	r0={5d,5u} r1={4d,3u} r2={4d,3u} r3={4d,3u} r11={1d,26u} r12={2d} r13={1d,27u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={18d,13u} r25={1d,26u} r26={1d,25u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,4u} r135={2d,6u} r136={1d,1u} r137={1d,4u} r140={1d,2u} r141={1d,2u} r142={1d,2u} r143={1d,1u} r144={1d,3u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={2d,1u} r153={4d,1u} r155={1d,12u} r156={2d,9u} r157={2d,12u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,2u} r169={1d,1u} r170={2d,2u} r171={1d,1u} r174={1d,1u} r176={2d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,2u} r181={1d,1u} r182={2d,2u} r183={1d,4u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,2u} r192={1d,1u} r193={2d,4u} r196={1d,1u} r199={1d,1u,1d} r201={1d,1u} r220={2d,3u} r221={2d,1u} r222={1d,1u} r223={2d,1u} r224={2d,2u} r225={1d,1u} r227={1d,2u} r228={1d,2u} r229={1d,2u} r230={1d,2u} 
;;    total ref usage 483{226d,256u,1e} in 115{114 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 220
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 155 156 157 158 159 160
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 155 156 157 158 159 160
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:792 (set (reg/v/f:SI 155 [ vdd ])
        (reg:SI 0 r0 [ vdd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vdd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:792 (set (reg/v/f:SI 156 [ vdn ])
        (reg:SI 1 r1 [ vdn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ vdn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:792 (set (reg/v/f:SI 157 [ vdm ])
        (reg:SI 2 r2 [ vdm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ vdm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:792 (set (reg/v:SI 158 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:801 (set (reg:SI 159 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 156 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:801 (set (reg:SI 160 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 157 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:801 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159 [ <variable>.exponent ])
            (reg:SI 160 [ <variable>.exponent ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 160 [ <variable>.exponent ])
        (expr_list:REG_DEAD (reg:SI 159 [ <variable>.exponent ])
            (nil))))

(jump_insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:801 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 155 156 157 158 220
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157 158


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 155 156 157 158 220
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 157
;; lr  def 	 133 156 157
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157 158
;; live  gen 	 133 156 157
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 3 arch/arm/vfp/vfpdouble.c:801 (set (reg/v/f:SI 133 [ vdn.258 ])
        (reg/v/f:SI 156 [ vdn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 156 [ vdn ])
        (nil)))

(insn 15 14 16 3 arch/arm/vfp/vfpdouble.c:803 (set (reg/v/f:SI 156 [ vdn ])
        (reg/v/f:SI 157 [ vdm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 157 [ vdm ])
        (nil)))

(insn 16 15 17 3 arch/arm/vfp/vfpdouble.c:804 (set (reg/v/f:SI 157 [ vdm ])
        (reg/v/f:SI 133 [ vdn.258 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ vdn.258 ])
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 155 156 157 158 220
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157 158


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 155 156 157 158 220
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155 156 157
;; lr  def 	 24 [cc] 142 162 164 165 166 167 168 169
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157 158
;; live  gen 	 24 [cc] 142 162 164 165 166 167 168 169
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 17 16 18 4 26 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 21 4 arch/arm/vfp/vfpdouble.c:808 (set (reg:SI 162 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 157 [ vdm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 21 19 23 4 arch/arm/vfp/vfpdouble.c:808 (set (reg:SI 164 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 156 [ vdn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 23 21 24 4 arch/arm/vfp/vfpdouble.c:808 (set (reg:SI 165)
        (xor:SI (reg:SI 162 [ <variable>.sign ])
            (reg:SI 164 [ <variable>.sign ]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 164 [ <variable>.sign ])
        (expr_list:REG_DEAD (reg:SI 162 [ <variable>.sign ])
            (nil))))

(insn 24 23 25 4 arch/arm/vfp/vfpdouble.c:808 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg:HI (reg:SI 165) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 165)
        (nil)))

(insn 25 24 26 4 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 142 [ temp.244 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 156 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 26 25 27 4 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 167)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 4 arch/arm/vfp/vfpdouble.c:813 (set (reg:HI 166)
        (subreg:HI (reg:SI 167) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 28 27 29 4 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 168 [ temp.244 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 142 [ temp.244 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 29 28 30 4 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 169)
        (sign_extend:SI (reg:HI 166))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 166)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 30 29 31 4 arch/arm/vfp/vfpdouble.c:813 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ temp.244 ])
            (reg:SI 169))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(jump_insn 31 30 32 4 arch/arm/vfp/vfpdouble.c:813 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 4 -> ( 5 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 142 155 156 157 158 168 220
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 155 156 157 158 168


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  12 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(11){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157 158 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 24 [cc] 170 171
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157 158 168
;; live  gen 	 24 [cc] 170 171
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 5 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 170 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 156 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 5 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 171 [ <variable>.significand+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 156 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 5 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 170 [ <variable>.significand ])
        (ior:SI (reg:SI 170 [ <variable>.significand ])
            (reg:SI 171 [ <variable>.significand+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 171 [ <variable>.significand+4 ])
        (nil)))

(insn 36 35 37 5 arch/arm/vfp/vfpdouble.c:814 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170 [ <variable>.significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 170 [ <variable>.significand ])
        (nil)))

(jump_insn 37 36 38 5 arch/arm/vfp/vfpdouble.c:814 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2071 [0x817])
            (nil))))
;; End of basic block 5 -> ( 8 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157 158 168
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157 158 168


;; Succ edge  8 [20.7%] 
;; Succ edge  6 [79.3%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157 158 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 168
;; lr  def 	 24 [cc] 141 174
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157 158 168
;; live  gen 	 24 [cc] 141 174
;; live  kill	

;; Pred edge  5 [79.3%]  (fallthru)
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 42 6 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:SI 141 [ temp.245 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 157 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 42 39 44 6 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:SI 174 [ temp.245 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 141 [ temp.245 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 44 42 45 6 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174 [ temp.245 ])
            (reg:SI 168 [ temp.244 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 174 [ temp.245 ])
        (expr_list:REG_DEAD (reg:SI 168 [ temp.244 ])
            (nil))))

(jump_insn 45 44 46 6 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 61)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 155 156 157 158
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 155 156 157 158


;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  9 [72.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u56(11){ }u57(13){ }u58(25){ }u59(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 155 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 24 [cc] 176 177
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 155 156 157 158
;; live  gen 	 24 [cc] 176 177
;; live  kill	

;; Pred edge  6 [28.0%]  (fallthru)
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 7 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 176 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 7 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 177 [ <variable>.significand+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 7 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 176 [ <variable>.significand ])
        (ior:SI (reg:SI 176 [ <variable>.significand ])
            (reg:SI 177 [ <variable>.significand+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 177 [ <variable>.significand+4 ])
        (nil)))

(insn 50 49 51 7 arch/arm/vfp/vfpdouble.c:814 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176 [ <variable>.significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 176 [ <variable>.significand ])
        (nil)))

(jump_insn 51 50 52 7 arch/arm/vfp/vfpdouble.c:814 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 61)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 155 156 157 158
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 155 156 157 158


;; Succ edge  8 [39.0%]  (fallthru)
;; Succ edge  9 [61.0%] 

;; Start of basic block ( 5 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155 156 157 158
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157 158
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  5 [20.7%] 
;; Pred edge  7 [39.0%]  (fallthru)
(code_label 52 51 53 8 28 "" [1 uses])

(note 53 52 54 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 8 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 0 r0)
        (reg/v/f:SI 155 [ vdd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 155 [ vdd ])
        (nil)))

(insn 55 54 56 8 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 1 r1)
        (reg/v/f:SI 156 [ vdn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 156 [ vdn ])
        (nil)))

(insn 56 55 57 8 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 2 r2)
        (reg/v/f:SI 157 [ vdm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 157 [ vdm ])
        (nil)))

(insn 57 56 58 8 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 3 r3)
        (reg/v:SI 158 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 158 [ fpscr ])
        (nil)))

(call_insn/j 58 57 61 8 arch/arm/vfp/vfpdouble.c:815 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 8 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 6 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(11){ }u80(13){ }u81(25){ }u82(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 157
;; lr  def 	 24 [cc] 178 179 180 181 182
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 155 157
;; live  gen 	 24 [cc] 178 179 180 181 182
;; live  kill	

;; Pred edge  6 [72.0%] 
;; Pred edge  7 [61.0%] 
(code_label 61 58 62 9 29 "" [2 uses])

(note 62 61 64 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 64 62 65 9 arch/arm/vfp/vfpdouble.c:816 (set (reg:SI 179 [ temp.245 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 141 [ temp.245 ]) 0))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 141 [ temp.245 ])
        (nil)))

(insn 65 64 66 9 arch/arm/vfp/vfpdouble.c:816 (set (reg:DI 178 [ temp.245 ])
        (sign_extend:DI (reg:SI 179 [ temp.245 ]))) 140 {*arm_extendsidi2} (expr_list:REG_DEAD (reg:SI 179 [ temp.245 ])
        (nil)))

(insn 66 65 67 9 arch/arm/vfp/vfpdouble.c:816 (set (reg:DI 181 [ <variable>.significand ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg/v/f:SI 157 [ vdm ])
        (nil)))

(insn 67 66 68 9 arch/arm/vfp/vfpdouble.c:816 (set (reg:DI 180)
        (ior:DI (reg:DI 178 [ temp.245 ])
            (reg:DI 181 [ <variable>.significand ]))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 181 [ <variable>.significand ])
        (expr_list:REG_DEAD (reg:DI 178 [ temp.245 ])
            (nil))))

(insn 68 67 69 9 arch/arm/vfp/vfpdouble.c:816 (set (reg:SI 182)
        (subreg:SI (reg:DI 180) 0)) 167 {*arm_movsi_insn} (nil))

(insn 69 68 70 9 arch/arm/vfp/vfpdouble.c:816 (set (reg:SI 182)
        (ior:SI (reg:SI 182)
            (subreg:SI (reg:DI 180) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 180)
        (nil)))

(insn 70 69 71 9 arch/arm/vfp/vfpdouble.c:816 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 182)
        (nil)))

(jump_insn 71 70 72 9 arch/arm/vfp/vfpdouble.c:816 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  11 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u93(11){ }u94(13){ }u95(25){ }u96(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 153 183
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 153 183
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 72 71 73 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 76 10 arch/arm/vfp/vfpdouble.c:817 (set (reg/f:SI 183)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 76 73 77 10 arch/arm/vfp/vfpdouble.c:817 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg/f:SI 183) [0 vfp_double_default_qnan+0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg/f:SI 183)
                        (const_int 4 [0x4])) [0 vfp_double_default_qnan+4 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s/c:SI (plus:SI (reg/f:SI 183)
                        (const_int 8 [0x8])) [0 vfp_double_default_qnan+8 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s/c:SI (plus:SI (reg/f:SI 183)
                        (const_int 12 [0xc])) [0 vfp_double_default_qnan+12 S4 A32]))
        ]) 188 {*ldmsi4} (expr_list:REG_DEAD (reg/f:SI 183)
        (nil)))

(insn 77 76 78 10 arch/arm/vfp/vfpdouble.c:817 (parallel [
            (set (mem/s:SI (reg/v/f:SI 155 [ vdd ]) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 155 [ vdd ])
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 155 [ vdd ])
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 155 [ vdd ])
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) 195 {*stmsi4} (expr_list:REG_DEAD (reg/v/f:SI 155 [ vdd ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_DEAD (reg:SI 0 r0)
                        (nil)))))))

(insn 78 77 81 10 arch/arm/vfp/vfpdouble.c:818 (set (reg:SI 153 [ D.4793 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u109(11){ }u110(13){ }u111(25){ }u112(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 153 187 188
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155
;; live  gen 	 153 187 188
;; live  kill	

;; Pred edge  9 [50.0%] 
(code_label 81 78 82 11 30 "" [1 uses])

(note 82 81 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 85 11 arch/arm/vfp/vfpdouble.c:820 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 85 83 86 11 arch/arm/vfp/vfpdouble.c:820 (set (mem/s/j:HI (reg/v/f:SI 155 [ vdd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg:SI 187) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 86 85 87 11 arch/arm/vfp/vfpdouble.c:821 (set (reg:DI 188)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 87 86 88 11 arch/arm/vfp/vfpdouble.c:821 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 188)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 188)
        (expr_list:REG_DEAD (reg/v/f:SI 155 [ vdd ])
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 88 87 91 11 arch/arm/vfp/vfpdouble.c:822 (set (reg:SI 153 [ D.4793 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u117(11){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 142 155 156 157 220
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 24 [cc] 140 189 190 191 192 193
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 155 156 157
;; live  gen 	 24 [cc] 140 189 190 191 192 193
;; live  kill	

;; Pred edge  4 [72.0%] 
(code_label 91 88 92 12 27 "" [1 uses])

(note 92 91 93 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 95 12 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 140 [ temp.247 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 157 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 95 93 96 12 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 190 [ temp.247 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 140 [ temp.247 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 96 95 97 12 arch/arm/vfp/vfpdouble.c:829 (set (reg:DI 189 [ temp.247 ])
        (sign_extend:DI (reg:SI 190 [ temp.247 ]))) 140 {*arm_extendsidi2} (expr_list:REG_DEAD (reg:SI 190 [ temp.247 ])
        (nil)))

(insn 97 96 98 12 arch/arm/vfp/vfpdouble.c:829 (set (reg:DI 192 [ <variable>.significand ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 98 97 99 12 arch/arm/vfp/vfpdouble.c:829 (set (reg:DI 191)
        (ior:DI (reg:DI 189 [ temp.247 ])
            (reg:DI 192 [ <variable>.significand ]))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 192 [ <variable>.significand ])
        (expr_list:REG_DEAD (reg:DI 189 [ temp.247 ])
            (nil))))

(insn 99 98 100 12 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 193)
        (subreg:SI (reg:DI 191) 0)) 167 {*arm_movsi_insn} (nil))

(insn 100 99 101 12 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 193)
        (ior:SI (reg:SI 193)
            (subreg:SI (reg:DI 191) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 191)
        (nil)))

(insn 101 100 102 12 arch/arm/vfp/vfpdouble.c:829 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 102 101 103 12 arch/arm/vfp/vfpdouble.c:829 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 112)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 140 142 155 156 157 193 220
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 142 155 156 157 193


;; Succ edge  13 [39.0%]  (fallthru)
;; Succ edge  14 [61.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u132(11){ }u133(13){ }u134(25){ }u135(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 193
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155 193
;; lr  def 	 153 196
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 193
;; live  gen 	 153 196
;; live  kill	

;; Pred edge  12 [39.0%]  (fallthru)
(note 103 102 106 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 106 103 107 13 arch/arm/vfp/vfpdouble.c:830 (set (mem/s/j:HI (reg/v/f:SI 155 [ vdd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg:SI 193) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 107 106 108 13 arch/arm/vfp/vfpdouble.c:831 (set (reg:DI 196)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 108 107 109 13 arch/arm/vfp/vfpdouble.c:831 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 196)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 196)
        (expr_list:REG_DEAD (reg/v/f:SI 155 [ vdd ])
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 109 108 112 13 arch/arm/vfp/vfpdouble.c:832 (set (reg:SI 153 [ D.4793 ])
        (reg:SI 193)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 13 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u141(11){ }u142(13){ }u143(25){ }u144(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 140 142 155 156 157 220
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 142 155 156 157
;; lr  def 	 24 [cc] 137 143 144 145 146 199 201 227 228 229 230
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 142 155 156 157
;; live  gen 	 24 [cc] 137 143 144 145 146 199 201 227 228 229 230
;; live  kill	 24 [cc]

;; Pred edge  12 [61.0%] 
(code_label 112 109 113 14 32 "" [1 uses])

(note 113 112 116 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 116 113 119 14 arch/arm/vfp/vfpdouble.c:840 (set (reg:SI 199)
        (plus:SI (reg:SI 142 [ temp.244 ])
            (reg:SI 140 [ temp.247 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 142 [ temp.244 ])
        (expr_list:REG_DEAD (reg:SI 140 [ temp.247 ])
            (nil))))

(insn 119 116 120 14 arch/arm/vfp/vfpdouble.c:840 (set (reg:SI 201)
        (plus:SI (reg:SI 199)
            (const_int -1021 [0xfffffffffffffc03]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 199)
                (const_int -1021 [0xfffffffffffffc03]))
            (nil))))

(insn 120 119 246 14 arch/arm/vfp/vfpdouble.c:840 (set (mem/s/j:HI (reg/v/f:SI 155 [ vdd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg:SI 201) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(insn 246 120 247 14 arch/arm/vfp/vfpdouble.c:841 (set (reg:SI 229 [ temp.251 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 156 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 247 246 248 14 arch/arm/vfp/vfpdouble.c:841 (set (reg:SI 230 [ temp.251+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 156 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 156 [ vdn ])
        (nil)))

(insn 248 247 249 14 arch/arm/vfp/vfpdouble.c:841 (set (reg:SI 227 [ temp.252 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 249 248 130 14 arch/arm/vfp/vfpdouble.c:841 (set (reg:SI 228 [ temp.252+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 157 [ vdm ])
        (nil)))

(insn 130 249 141 14 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 143 [ rl ])
        (mult:DI (zero_extend:DI (reg:SI 227 [ temp.252 ]))
            (zero_extend:DI (reg:SI 229 [ temp.251 ])))) 51 {*umulsidi3_v6} (nil))

(insn 141 130 152 14 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 145 [ rma ])
        (mult:DI (zero_extend:DI (reg:SI 230 [ temp.251+4 ]))
            (zero_extend:DI (reg:SI 227 [ temp.252 ])))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 227 [ temp.252 ])
        (nil)))

(insn 152 141 156 14 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 144 [ rmb ])
        (mult:DI (zero_extend:DI (reg:SI 228 [ temp.252+4 ]))
            (zero_extend:DI (reg:SI 229 [ temp.251 ])))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 229 [ temp.251 ])
        (nil)))

(insn 156 152 160 14 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 137 [ rma.253 ])
                (plus:DI (reg/v:DI 144 [ rmb ])
                    (reg/v:DI 145 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg/v:DI 145 [ rma ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 160 156 164 14 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 146 [ rh ])
        (mult:DI (zero_extend:DI (reg:SI 228 [ temp.252+4 ]))
            (zero_extend:DI (reg:SI 230 [ temp.251+4 ])))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 230 [ temp.251+4 ])
        (expr_list:REG_DEAD (reg:SI 228 [ temp.252+4 ])
            (nil))))

(insn 164 160 165 14 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 137 [ rma.253 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 165 164 230 14 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 14 -> ( 18 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 135 137 143 144 146 155 220
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 137 143 144 146 155


;; Succ edge  18 [50.0%] 
;; Succ edge  15 [50.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u168(11){ }u169(13){ }u170(25){ }u171(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 135 137 143 144 146 155 220
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 137 143 144 146 155
;; live  gen 	
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 230 165 167 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(jump_insn 167 230 231 15 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 245)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 15 -> ( 17 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 143 144 146 155 220
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 143 144 146 155


;; Succ edge  17 [71.0%] 
;; Succ edge  16 [29.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u173(11){ }u174(13){ }u175(25){ }u176(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 143 144 146 155 220
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 143 144 146 155
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  15 [29.0%]  (fallthru)
(note 231 167 168 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 168 231 169 16 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 137 [ rma.253 ]) 0))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:DI 144 [ rmb ])
        (nil)))

(jump_insn 169 168 245 16 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 18 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 143 146 155 220
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 143 146 155


;; Succ edge  18 [50.0%] 
;; Succ edge  17 [50.0%]  (fallthru)

;; Start of basic block ( 16 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u180(11){ }u181(13){ }u182(25){ }u183(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 143 146 155 220
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 143 146 155
;; live  gen 	 148
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
;; Pred edge  15 [71.0%] 
(code_label 245 169 175 17 40 "" [1 uses])

(note 175 245 176 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 176 175 179 17 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 148 [ iftmp.83 ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 17 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 143 146 148 155 220
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 143 146 148 155


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 14 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 143 146 155 220
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 143 146 155
;; live  gen 	 148
;; live  kill	

;; Pred edge  14 [50.0%] 
;; Pred edge  16 [50.0%] 
(code_label 179 176 180 18 33 "" [2 uses])

(note 180 179 181 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 182 18 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 148 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) 163 {*arm_movdi} (nil))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 143 146 148 155 220
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 143 146 148 155


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 18 17) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u188(11){ }u189(13){ }u190(25){ }u191(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 143 146 148 155 220
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 143 146 220
;; lr  def 	 24 [cc] 134 147 221
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 143 146 148 155
;; live  gen 	 24 [cc] 134 135 147 220 221
;; live  kill	 24 [cc]

;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 182 181 183 19 35 "" [0 uses])

(note 183 182 184 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 184 183 185 19 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.255 ]) 4)
        (subreg:SI (reg/v:DI 137 [ rma.253 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 185 184 186 19 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.255 ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 186 185 187 19 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 134 [ rl.256 ])
                (plus:DI (reg/v:DI 135 [ rma.255 ])
                    (reg/v:DI 143 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg/v:DI 143 [ rl ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 187 186 188 19 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 220 [ rma.255 ]) 0)
        (subreg:SI (reg/v:DI 137 [ rma.253 ]) 4)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:DI 137 [ rma.253 ])
        (nil)))

(insn 188 187 189 19 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 220 [ rma.255 ]) 4)
        (subreg:SI (reg/v:DI 135 [ rma.255 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 189 188 190 19 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 147 [ D.5348 ])
                (plus:DI (reg:DI 220 [ rma.255 ])
                    (reg/v:DI 146 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 220 [ rma.255 ])
        (expr_list:REG_DEAD (reg/v:DI 146 [ rh ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 190 189 191 19 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 221)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 191 190 192 19 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.255 ]) 4)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 192 191 235 19 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 201)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 22 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 134 135 147 148 155 221
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 134 135 147 148 155 221


;; Succ edge  22 [50.0%] 
;; Succ edge  20 [50.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u206(11){ }u207(13){ }u208(25){ }u209(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 134 135 147 148 155 221
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 134 135 147 148 155 221
;; live  gen 	
;; live  kill	

;; Pred edge  19 [50.0%]  (fallthru)
(note 235 192 194 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(jump_insn 194 235 236 20 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 20 -> ( 23 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 147 148 155 221
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 147 148 155 221


;; Succ edge  23 [71.0%] 
;; Succ edge  21 [29.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 147 148 155 221
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 147 148 155 221
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  20 [29.0%]  (fallthru)
(note 236 194 195 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 195 236 201 21 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.255 ]) 0)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 0))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:DI 135 [ rma.255 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))
;; End of basic block 21 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 148 155 221
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 148 155 221


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 19) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u217(11){ }u218(13){ }u219(25){ }u220(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 148 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 221
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 148 155
;; live  gen 	 221
;; live  kill	

;; Pred edge  19 [50.0%] 
(code_label 201 195 239 22 37 "" [1 uses])

(note 239 201 202 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 202 239 203 22 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 221)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 22 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 148 155 221
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 148 155 221


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 20 21 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u221(11){ }u222(13){ }u223(25){ }u224(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 148 155 221
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147 148 221
;; lr  def 	 24 [cc] 136 222 223 224
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 148 155 221
;; live  gen 	 24 [cc] 136 222 223 224
;; live  kill	 24 [cc]

;; Pred edge  20 [71.0%] 
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 203 202 240 23 36 "" [1 uses])

(note 240 203 204 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 204 240 205 23 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 136 [ rh.254 ])
                (plus:DI (reg:DI 147 [ D.5348 ])
                    (reg:DI 221)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 221)
        (expr_list:REG_DEAD (reg:DI 147 [ D.5348 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 205 204 206 23 arch/arm/vfp/vfpdouble.c:841 (parallel [
            (set (reg:DI 222)
                (plus:DI (reg/v:DI 136 [ rh.254 ])
                    (reg:DI 148 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 148 [ iftmp.83 ])
        (expr_list:REG_DEAD (reg/v:DI 136 [ rh.254 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 206 205 207 23 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 223)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 207 206 208 23 arch/arm/vfp/vfpdouble.c:841 (set (reg:SI 224 [ rl.256 ])
        (subreg:SI (reg/v:DI 134 [ rl.256 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 208 207 209 23 arch/arm/vfp/vfpdouble.c:841 (set (reg:SI 224 [ rl.256 ])
        (ior:SI (reg:SI 224 [ rl.256 ])
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 134 [ rl.256 ])
        (nil)))

(insn 209 208 210 23 arch/arm/vfp/vfpdouble.c:841 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224 [ rl.256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 224 [ rl.256 ])
        (nil)))

(jump_insn 210 209 241 23 arch/arm/vfp/vfpdouble.c:841 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 212)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 23 -> ( 25 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 222 223
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 222 223


;; Succ edge  25 [50.0%] 
;; Succ edge  24 [50.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u234(11){ }u235(13){ }u236(25){ }u237(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 222
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 223
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 222
;; live  gen 	 223
;; live  kill	

;; Pred edge  23 [50.0%]  (fallthru)
(note 241 210 211 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 211 241 212 24 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 223)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 222 223
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 222 223


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 23 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u238(11){ }u239(13){ }u240(25){ }u241(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 222 223
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155 222 223
;; lr  def 	 153 225
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 222 223
;; live  gen 	 153 225
;; live  kill	

;; Pred edge  23 [50.0%] 
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 212 211 242 25 38 "" [1 uses])

(note 242 212 213 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 213 242 214 25 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 225)
        (ior:DI (reg:DI 222)
            (reg:DI 223))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 223)
        (expr_list:REG_DEAD (reg:DI 222)
            (nil))))

(insn 214 213 215 25 arch/arm/vfp/vfpdouble.c:841 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 225)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 225)
        (expr_list:REG_DEAD (reg/v/f:SI 155 [ vdd ])
            (nil))))

(insn 215 214 216 25 arch/arm/vfp/vfpdouble.c:844 (set (reg:SI 153 [ D.4793 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25 10 11 13) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u246(11){ }u247(13){ }u248(25){ }u249(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 216 215 217 26 31 "" [0 uses])

(note 217 216 222 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 222 217 228 26 arch/arm/vfp/vfpdouble.c:845 (set (reg/i:SI 0 r0)
        (reg:SI 153 [ D.4793 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 153 [ D.4793 ])
        (nil)))

(insn 228 222 0 26 arch/arm/vfp/vfpdouble.c:845 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 26 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_cpdo (vfp_double_cpdo)[0:184]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   26 cc:CC=cmp(r145:SI,r159:SI)
      REG_DEAD: r159:SI
      REG_DEAD: r145:SI
      REG_EQUAL: cmp(r145:SI,0xb00040)
   25 r159:SI=0xb00040
  186 r138:SI={(cc:CC==0x0)?0x2:0x1}
      REG_DEAD: cc:CC
  185 cc:CC=cmp(r158:SI,0x300000)
      REG_DEAD: r158:SI
   13 r158:SI=r156:SI&0x300000
   12 r152:SI=r155:SI&0x80
   11 r153:SI=r155:SI&0xf0000
   10 r145:SI=r155:SI&0xb00040
      REG_EQUAL: r155:SI&0xb00040
    5 r156:SI=r1:SI
      REG_DEAD: r1:SI
    4 r155:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   35 r137:SI=r161:SI+r165:SI
      REG_DEAD: r165:SI
      REG_DEAD: r161:SI
      REG_EQUAL: r165:SI+const(`*.LANCHOR0'+0x10)
   34 r165:SI=r164:SI<<0x3
      REG_DEAD: r164:SI
   33 r164:SI=r162:SI|r163:SI
      REG_DEAD: r163:SI
      REG_DEAD: r162:SI
   32 r163:SI=r153:SI 0>>0xf
   31 r162:SI=r152:SI 0>>0x7
   30 r161:SI=const(`*.LANCHOR0'+0x10)
      REG_EQUAL: const(`*.LANCHOR0'+0x10)


starting bb 4
   48 r137:SI=r167:SI+r173:SI
      REG_DEAD: r173:SI
      REG_DEAD: r167:SI
      REG_EQUAL: r173:SI+const(`*.LANCHOR0'+0x110)
   47 r173:SI=r172:SI<<0x3
      REG_DEAD: r172:SI
   46 r172:SI=r169:SI|r171:SI
      REG_DEAD: r171:SI
      REG_DEAD: r169:SI
   45 r171:SI=r170:SI 0>>0x14
      REG_DEAD: r170:SI
   44 r170:SI=r155:SI&0xb00000
   43 r169:SI=r168:SI 0>>0x4
      REG_DEAD: r168:SI
   42 r168:SI=r155:SI&0x40
   41 r167:SI=const(`*.LANCHOR0'+0x110)
      REG_EQUAL: const(`*.LANCHOR0'+0x110)


starting bb 5
  177 r206:SI=r155:SI&0xf000
  174 r205:SI=r155:SI&0x400000
   53 cc:CC=cmp(r174:SI,0x0)
      REG_DEAD: r174:SI
   52 r174:SI=r151:SI&0x2
   51 r151:SI=[r137:SI+0x4]
   51 r151:SI=[r137:SI+0x4]
found mem(51) *(r[137]+4)


starting bb 6
   60 r143:SI=r176:SI|r178:SI
      REG_DEAD: r178:SI
      REG_DEAD: r176:SI
   59 r178:SI=r206:SI 0>>0xb
      REG_DEAD: r206:SI
   57 r176:SI=r205:SI 0>>0x16
      REG_DEAD: r205:SI


starting bb 7
   69 r143:SI=r180:SI|r182:SI
      REG_DEAD: r182:SI
      REG_DEAD: r180:SI
   68 r182:SI=r206:SI 0>>0xc
      REG_DEAD: r206:SI
   66 r180:SI=r205:SI 0>>0x12
      REG_DEAD: r205:SI


starting bb 8
  183 r208:SI=r155:SI&0xf
      REG_DEAD: r155:SI
  180 r207:SI=r155:SI&0x20
   73 cc:CC=cmp(r183:SI,0x0)
      REG_DEAD: r183:SI
   72 r183:SI=r151:SI&0x4


starting bb 9
   80 r141:SI=r185:SI|r187:SI
      REG_DEAD: r187:SI
      REG_DEAD: r185:SI
   79 r187:SI=r208:SI<<0x1
      REG_DEAD: r208:SI
   77 r185:SI=r207:SI 0>>0x5
      REG_DEAD: r207:SI


starting bb 10
   88 r141:SI=r189:SI|r208:SI
      REG_DEAD: r208:SI
      REG_DEAD: r189:SI
   86 r189:SI=r207:SI 0>>0x1
      REG_DEAD: r207:SI


starting bb 11
   92 cc:CC=cmp(r191:SI,0x0)
      REG_DEAD: r191:SI
   91 r191:SI=r151:SI&0x1
      REG_DEAD: r151:SI


starting bb 12
   96 cc:CC=cmp(r192:SI,0x0)
      REG_DEAD: r192:SI
   95 r192:SI=r143:SI&0xc


starting bb 13
   99 r139:SI=r156:SI&0x70000


starting bb 14
  104 r139:SI=0x0


starting bb 15
  108 cc:CC=cmp(r193:SI,0x0)
      REG_DEAD: r193:SI
  107 r193:SI=[r137:SI]
  107 r193:SI=[r137:SI]
found mem(107) *(r[137]+0)


starting bb 16
  111 r144:SI=0xffffffffffffffff


starting bb 17
  120 r144:SI=r140:SI
      REG_EQUAL: 0x0
  119 r140:SI=0x0
  118 r142:SI=r194:SI|r195:SI
      REG_DEAD: r195:SI
      REG_DEAD: r194:SI
  117 r195:SI=r153:SI 0>>0x10
      REG_DEAD: r153:SI
  116 r194:SI=r152:SI 0>>0x3
      REG_DEAD: r152:SI


starting bb 18
  141 cc:CC=cmp(r147:SI,0x0)
  140 r147:SI=r141:SI&0xc
  139 r142:SI=r148:SI+r149:SI
      REG_DEAD: r149:SI
      REG_DEAD: r148:SI
  138 r148:SI=r200:SI&0x3
      REG_DEAD: r200:SI
  137 r200:SI=r199:SI+r138:SI
      REG_DEAD: r199:SI
  136 r199:SI=r142:SI&0x3
      REG_DEAD: r142:SI
  135 r149:SI=r142:SI&0xc
  134 r143:SI=r150:SI+r135:SI
      REG_DEAD: r150:SI
      REG_DEAD: r135:SI
  133 r150:SI=r198:SI&0x3
      REG_DEAD: r198:SI
  132 r198:SI=r197:SI+r138:SI
      REG_DEAD: r197:SI
  131 r197:SI=r143:SI&0x3
      REG_DEAD: r143:SI
  130 r135:SI=r143:SI&0xc
  129 r144:SI=r144:SI|r136:SI
      REG_DEAD: r136:SI
  128 r136:SI=r0:SI
      REG_DEAD: r0:SI
  127 r0:SI=call [r196:SI] argc:0x0
      REG_DEAD: r196:SI
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
  127 r0:SI=call [r196:SI] argc:0x0
      REG_DEAD: r196:SI
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
found mem(127) *(r[196]+0)
  126 r3:SI=r156:SI
  125 r2:SI=r141:SI
  124 r1:SI=r142:SI
  123 r0:SI=r143:SI
  122 r196:SI=[r137:SI]
  122 r196:SI=[r137:SI]
found mem(122) *(r[137]+0)


starting bb 19
  147 r141:SI=r146:SI+r147:SI
      REG_DEAD: r147:SI
      REG_DEAD: r146:SI
  146 r146:SI=r202:SI&0x3
      REG_DEAD: r202:SI
  145 r202:SI=r201:SI+r138:SI
      REG_DEAD: r201:SI
  144 r201:SI=r141:SI&0x3
      REG_DEAD: r141:SI


starting bb 20
  152 cc:CC=cmp(r140:SI,r139:SI)
  150 r140:SI=r140:SI+0x10000
  150 r140:SI=r140:SI+0x10000
found pre inc(150) r[140]+=65536


starting bb 21
  166 use r0:SI
  160 r0:SI=r144:SI
      REG_DEAD: r144:SI


vfp_double_cpdo

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,1u} r3={3d,1u} r11={1d,21u} r12={2d} r13={1d,22u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={10d,9u} r25={1d,21u} r26={1d,20u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r135={1d,1u} r136={1d,1u} r137={2d,3u} r138={1d,3u} r139={2d,1u} r140={2d,3u} r141={3d,3u} r142={2d,3u} r143={3d,4u} r144={3d,2u} r145={1d,1u,1d} r146={1d,1u} r147={1d,2u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,3u} r152={1d,2u} r153={1d,2u} r155={1d,9u,1d} r156={1d,3u} r158={1d,1u} r159={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u,1d} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u,1d} r174={1d,1u} r176={1d,1u} r178={1d,1u} r180={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r189={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r205={1d,2u} r206={1d,2u} r207={1d,2u} r208={1d,2u} 
;;    total ref usage 411{211d,196u,4e} in 94{93 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 145 152 153 155 156 158 159
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 145 152 153 155 156 158 159
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 7 5 2 arch/arm/vfp/vfpdouble.c:1126 (set (reg/v:SI 155 [ inst ])
        (reg:SI 0 r0 [ inst ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ inst ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:1126 (set (reg/v:SI 156 [ fpscr ])
        (reg:SI 1 r1 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ fpscr ])
        (nil)))

(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 11 2 arch/arm/vfp/vfpdouble.c:1127 (set (reg/v:SI 145 [ op ])
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 11534400 [0xb00040]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 155 [ inst ])
            (const_int 11534400 [0xb00040]))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 153 [ D.5133 ])
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 983040 [0xf0000]))) 67 {*arm_andsi3_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 152 [ D.5135 ])
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (nil))

(insn 13 12 185 2 arch/arm/vfp/vfpdouble.c:1135 (set (reg:SI 158)
        (and:SI (reg/v:SI 156 [ fpscr ])
            (const_int 3145728 [0x300000]))) 67 {*arm_andsi3_insn} (nil))

(insn 185 13 186 2 arch/arm/vfp/vfpdouble.c:1135 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 3145728 [0x300000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(insn 186 185 25 2 arch/arm/vfp/vfpdouble.c:1135 discrim 2 (set (reg/v:SI 138 [ vecstride ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 1 [0x1]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 25 186 26 2 arch/arm/vfp/vfpdouble.c:1137 (set (reg:SI 159)
        (const_int 11534400 [0xb00040])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfpdouble.c:1137 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ op ])
            (reg:SI 159))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg/v:SI 145 [ op ])
            (expr_list:REG_EQUAL (compare:CC (reg/v:SI 145 [ op ])
                    (const_int 11534400 [0xb00040]))
                (nil)))))

(jump_insn 27 26 28 2 arch/arm/vfp/vfpdouble.c:1137 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 152 153 155 156
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 152 153 155 156


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 152 153 155 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153
;; lr  def 	 137 161 162 163 164 165
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 152 153 155 156
;; live  gen 	 137 161 162 163 164 165
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 28 27 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 30 28 31 3 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg/f:SI 161)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 31 30 32 3 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 162)
        (lshiftrt:SI (reg:SI 152 [ D.5135 ])
            (const_int 7 [0x7]))) 117 {*arm_shiftsi3} (nil))

(insn 32 31 33 3 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 153 [ D.5133 ])
            (const_int 15 [0xf]))) 117 {*arm_shiftsi3} (nil))

(insn 33 32 34 3 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 164)
        (ior:SI (reg:SI 162)
            (reg:SI 163))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:SI 162)
            (nil))))

(insn 34 33 35 3 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 165)
        (ashift:SI (reg:SI 164)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(insn 35 34 38 3 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg/v/f:SI 137 [ fop ])
        (plus:SI (reg/f:SI 161)
            (reg:SI 165))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/f:SI 161)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 165)
                    (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 16 [0x10]))))
                (nil)))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 152 153 155 156
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 152 153 155 156


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 152 153 155 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 137 167 168 169 170 171 172 173
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 152 153 155 156
;; live  gen 	 137 167 168 169 170 171 172 173
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 38 35 39 4 46 "" [1 uses])

(note 39 38 41 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 41 39 42 4 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg/f:SI 167)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 272 [0x110])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 272 [0x110])))
        (nil)))

(insn 42 41 43 4 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 168)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 64 [0x40]))) 67 {*arm_andsi3_insn} (nil))

(insn 43 42 44 4 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 169)
        (lshiftrt:SI (reg:SI 168)
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 168)
        (nil)))

(insn 44 43 45 4 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 170)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 11534336 [0xb00000]))) 67 {*arm_andsi3_insn} (nil))

(insn 45 44 46 4 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 171)
        (lshiftrt:SI (reg:SI 170)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 170)
        (nil)))

(insn 46 45 47 4 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 172)
        (ior:SI (reg:SI 169)
            (reg:SI 171))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg:SI 169)
            (nil))))

(insn 47 46 48 4 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 173)
        (ashift:SI (reg:SI 172)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 172)
        (nil)))

(insn 48 47 49 4 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg/v/f:SI 137 [ fop ])
        (plus:SI (reg/f:SI 167)
            (reg:SI 173))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg/f:SI 167)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 173)
                    (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 272 [0x110]))))
                (nil)))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 152 153 155 156
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 152 153 155 156


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 152 153 155 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 155
;; lr  def 	 24 [cc] 151 174 205 206
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 152 153 155 156
;; live  gen 	 24 [cc] 151 174 205 206
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 49 48 50 5 47 "" [0 uses])

(note 50 49 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 5 arch/arm/vfp/vfpdouble.c:1143 (set (reg:SI 151 [ D.5156 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ fop ])
                (const_int 4 [0x4])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 5 arch/arm/vfp/vfpdouble.c:1143 (set (reg:SI 174)
        (and:SI (reg:SI 151 [ D.5156 ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 53 52 174 5 arch/arm/vfp/vfpdouble.c:1143 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 174)
        (nil)))

(insn 174 53 177 5 (set (reg:SI 205)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 4194304 [0x400000]))) 67 {*arm_andsi3_insn} (nil))

(insn 177 174 54 5 (set (reg:SI 206)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (nil))

(jump_insn 54 177 55 5 arch/arm/vfp/vfpdouble.c:1143 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 151 152 153 155 156 205 206
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 151 152 153 155 156 205 206


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 151 152 153 155 156 205 206
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 205 206
;; lr  def 	 143 176 178
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 151 152 153 155 156 205 206
;; live  gen 	 143 176 178
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 55 54 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 57 55 59 6 arch/arm/vfp/vfpdouble.c:1144 (set (reg:SI 176)
        (lshiftrt:SI (reg:SI 205)
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 205)
        (nil)))

(insn 59 57 60 6 arch/arm/vfp/vfpdouble.c:1144 (set (reg:SI 178)
        (lshiftrt:SI (reg:SI 206)
            (const_int 11 [0xb]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(insn 60 59 63 6 arch/arm/vfp/vfpdouble.c:1144 (set (reg/v:SI 143 [ dest ])
        (ior:SI (reg:SI 176)
            (reg:SI 178))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_DEAD (reg:SI 176)
            (nil))))
;; End of basic block 6 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 143 151 152 153 155 156
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 143 151 152 153 155 156


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 151 152 153 155 156 205 206
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 205 206
;; lr  def 	 143 180 182
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 151 152 153 155 156 205 206
;; live  gen 	 143 180 182
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 63 60 64 7 48 "" [1 uses])

(note 64 63 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 66 64 68 7 arch/arm/vfp/vfpdouble.c:1146 (set (reg:SI 180)
        (lshiftrt:SI (reg:SI 205)
            (const_int 18 [0x12]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 205)
        (nil)))

(insn 68 66 69 7 arch/arm/vfp/vfpdouble.c:1146 (set (reg:SI 182)
        (lshiftrt:SI (reg:SI 206)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(insn 69 68 70 7 arch/arm/vfp/vfpdouble.c:1146 (set (reg/v:SI 143 [ dest ])
        (ior:SI (reg:SI 180)
            (reg:SI 182))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_DEAD (reg:SI 180)
            (nil))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 143 151 152 153 155 156
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 143 151 152 153 155 156


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u69(11){ }u70(13){ }u71(25){ }u72(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 143 151 152 153 155 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 155
;; lr  def 	 24 [cc] 183 207 208
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 143 151 152 153 155 156
;; live  gen 	 24 [cc] 183 207 208
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 70 69 71 8 49 "" [0 uses])

(note 71 70 72 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 8 arch/arm/vfp/vfpdouble.c:1151 (set (reg:SI 183)
        (and:SI (reg:SI 151 [ D.5156 ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 73 72 180 8 arch/arm/vfp/vfpdouble.c:1151 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(insn 180 73 183 8 (set (reg:SI 207)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 32 [0x20]))) 67 {*arm_andsi3_insn} (nil))

(insn 183 180 74 8 (set (reg:SI 208)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 155 [ inst ])
        (nil)))

(jump_insn 74 183 75 8 arch/arm/vfp/vfpdouble.c:1151 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 83)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 143 151 152 153 156 207 208
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 143 151 152 153 156 207 208


;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 143 151 152 153 156 207 208
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 208
;; lr  def 	 141 185 187
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 143 151 152 153 156 207 208
;; live  gen 	 141 185 187
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 75 74 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 77 75 79 9 arch/arm/vfp/vfpdouble.c:1152 (set (reg:SI 185)
        (lshiftrt:SI (reg:SI 207)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 207)
        (nil)))

(insn 79 77 80 9 arch/arm/vfp/vfpdouble.c:1152 (set (reg:SI 187)
        (ashift:SI (reg:SI 208)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))

(insn 80 79 83 9 arch/arm/vfp/vfpdouble.c:1152 (set (reg/v:SI 141 [ dm ])
        (ior:SI (reg:SI 185)
            (reg:SI 187))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_DEAD (reg:SI 185)
            (nil))))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 151 152 153 156
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 151 152 153 156


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 143 151 152 153 156 207 208
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 208
;; lr  def 	 141 189
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 143 151 152 153 156 207 208
;; live  gen 	 141 189
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 83 80 84 10 50 "" [1 uses])

(note 84 83 86 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 86 84 88 10 arch/arm/vfp/vfpdouble.c:1154 (set (reg:SI 189)
        (lshiftrt:SI (reg:SI 207)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 207)
        (nil)))

(insn 88 86 89 10 arch/arm/vfp/vfpdouble.c:1154 (set (reg/v:SI 141 [ dm ])
        (ior:SI (reg:SI 189)
            (reg:SI 208))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 208)
        (expr_list:REG_DEAD (reg:SI 189)
            (nil))))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 151 152 153 156
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 151 152 153 156


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u93(11){ }u94(13){ }u95(25){ }u96(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 151 152 153 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc] 191
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 151 152 153 156
;; live  gen 	 24 [cc] 191
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 89 88 90 11 51 "" [0 uses])

(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 11 arch/arm/vfp/vfpdouble.c:1160 (set (reg:SI 191)
        (and:SI (reg:SI 151 [ D.5156 ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 151 [ D.5156 ])
        (nil)))

(insn 92 91 93 11 arch/arm/vfp/vfpdouble.c:1160 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 191)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 191)
        (nil)))

(jump_insn 93 92 94 11 arch/arm/vfp/vfpdouble.c:1160 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 14 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 152 153 156
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 152 153 156


;; Succ edge  14 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u100(11){ }u101(13){ }u102(25){ }u103(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 152 153 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 192
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 152 153 156
;; live  gen 	 24 [cc] 192
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 94 93 95 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 12 arch/arm/vfp/vfpdouble.c:1160 discrim 2 (set (reg:SI 192)
        (and:SI (reg/v:SI 143 [ dest ])
            (const_int 12 [0xc]))) 67 {*arm_andsi3_insn} (nil))

(insn 96 95 97 12 arch/arm/vfp/vfpdouble.c:1160 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 192)
        (nil)))

(jump_insn 97 96 98 12 arch/arm/vfp/vfpdouble.c:1160 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 14 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 152 153 156
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 152 153 156


;; Succ edge  14 [50.0%] 
;; Succ edge  13 [50.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(11){ }u108(13){ }u109(25){ }u110(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 152 153 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 152 153 156
;; live  gen 	 139
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 98 97 99 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 102 13 arch/arm/vfp/vfpdouble.c:1163 (set (reg/v:SI 139 [ veclen ])
        (and:SI (reg/v:SI 156 [ fpscr ])
            (const_int 458752 [0x70000]))) 67 {*arm_andsi3_insn} (nil))
;; End of basic block 13 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 143 152 153 156
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 143 152 153 156


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 12 11) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u112(11){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 152 153 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 143 152 153 156
;; live  gen 	 139
;; live  kill	

;; Pred edge  12 [50.0%] 
;; Pred edge  11 [50.0%] 
(code_label 102 99 103 14 52 "" [2 uses])

(note 103 102 104 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 104 103 105 14 arch/arm/vfp/vfpdouble.c:1161 (set (reg/v:SI 139 [ veclen ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 143 152 153 156
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 143 152 153 156


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 143 152 153 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 193
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 143 152 153 156
;; live  gen 	 24 [cc] 193
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 105 104 106 15 53 "" [0 uses])

(note 106 105 107 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 15 arch/arm/vfp/vfpdouble.c:1168 (set (reg/f:SI 193 [ <variable>.fn ])
        (mem/s/f/j:SI (reg/v/f:SI 137 [ fop ]) [0 <variable>.fn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 109 15 arch/arm/vfp/vfpdouble.c:1168 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 193 [ <variable>.fn ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 193 [ <variable>.fn ])
        (nil)))

(jump_insn 109 108 110 15 arch/arm/vfp/vfpdouble.c:1168 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 114)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 143 152 153 156
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 143 152 153 156


;; Succ edge  16 [10.1%]  (fallthru)
;; Succ edge  17 [89.9%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u123(11){ }u124(13){ }u125(25){ }u126(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 144
;; live  kill	

;; Pred edge  15 [10.1%]  (fallthru)
(note 110 109 111 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 114 16 arch/arm/vfp/vfpdouble.c:1203 (set (reg/v:SI 144 [ exceptions ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u127(11){ }u128(13){ }u129(25){ }u130(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 141 143 152 153 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153
;; lr  def 	 140 142 144 194 195
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 141 143 152 153 156
;; live  gen 	 140 142 144 194 195
;; live  kill	

;; Pred edge  15 [89.9%] 
(code_label 114 111 115 17 54 "" [1 uses])

(note 115 114 116 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 117 17 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 194)
        (lshiftrt:SI (reg:SI 152 [ D.5135 ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 152 [ D.5135 ])
        (nil)))

(insn 117 116 118 17 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 195)
        (lshiftrt:SI (reg:SI 153 [ D.5133 ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 153 [ D.5133 ])
        (nil)))

(insn 118 117 119 17 arch/arm/vfp/vfpdouble.c:1130 (set (reg/v:SI 142 [ dn ])
        (ior:SI (reg:SI 194)
            (reg:SI 195))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 195)
        (expr_list:REG_DEAD (reg:SI 194)
            (nil))))

(insn 119 118 120 17 arch/arm/vfp/vfpdouble.c:1130 (set (reg/v:SI 140 [ vecitr ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 120 119 151 17 arch/arm/vfp/vfpdouble.c:1130 (set (reg/v:SI 144 [ exceptions ])
        (reg/v:SI 140 [ vecitr ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 17 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 140 141 142 143 144 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 140 141 142 143 144 156


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 17 20) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u136(11){ }u137(13){ }u138(25){ }u139(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 140 141 142 143 144 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 142 143 144 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 142 143 144 147 148 149 150 196 197 198 199 200
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 140 141 142 143 144 156
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 135 136 142 143 144 147 148 149 150 196 197 198 199 200
;; live  kill	 14 [lr]

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  20 [90.1%]  (dfs_back)
(code_label 151 120 121 18 57 "" [1 uses])

(note 121 151 122 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 18 arch/arm/vfp/vfpdouble.c:1185 (set (reg/f:SI 196 [ <variable>.fn ])
        (mem/s/f/j:SI (reg/v/f:SI 137 [ fop ]) [0 <variable>.fn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 123 122 124 18 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dest ])) 167 {*arm_movsi_insn} (nil))

(insn 124 123 125 18 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 1 r1)
        (reg/v:SI 142 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 125 124 126 18 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 2 r2)
        (reg/v:SI 141 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 126 125 127 18 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 3 r3)
        (reg/v:SI 156 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 127 126 128 18 arch/arm/vfp/vfpdouble.c:1185 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 196 [ <variable>.fn ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 196 [ <variable>.fn ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 128 127 129 18 arch/arm/vfp/vfpdouble.c:1185 (set (reg/v:SI 136 [ except ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 129 128 130 18 arch/arm/vfp/vfpdouble.c:1189 (set (reg/v:SI 144 [ exceptions ])
        (ior:SI (reg/v:SI 144 [ exceptions ])
            (reg/v:SI 136 [ except ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 136 [ except ])
        (nil)))

(insn 130 129 131 18 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 135 [ temp.297 ])
        (and:SI (reg/v:SI 143 [ dest ])
            (const_int 12 [0xc]))) 67 {*arm_andsi3_insn} (nil))

(insn 131 130 132 18 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 197)
        (and:SI (reg/v:SI 143 [ dest ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ dest ])
        (nil)))

(insn 132 131 133 18 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 198)
        (plus:SI (reg:SI 197)
            (reg/v:SI 138 [ vecstride ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(insn 133 132 134 18 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 150 [ D.5203 ])
        (and:SI (reg:SI 198)
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 198)
        (nil)))

(insn 134 133 135 18 arch/arm/vfp/vfpdouble.c:1195 (set (reg/v:SI 143 [ dest ])
        (plus:SI (reg:SI 150 [ D.5203 ])
            (reg:SI 135 [ temp.297 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 150 [ D.5203 ])
        (expr_list:REG_DEAD (reg:SI 135 [ temp.297 ])
            (nil))))

(insn 135 134 136 18 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 149 [ D.5204 ])
        (and:SI (reg/v:SI 142 [ dn ])
            (const_int 12 [0xc]))) 67 {*arm_andsi3_insn} (nil))

(insn 136 135 137 18 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 199)
        (and:SI (reg/v:SI 142 [ dn ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ dn ])
        (nil)))

(insn 137 136 138 18 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 200)
        (plus:SI (reg:SI 199)
            (reg/v:SI 138 [ vecstride ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 199)
        (nil)))

(insn 138 137 139 18 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 148 [ D.5207 ])
        (and:SI (reg:SI 200)
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 200)
        (nil)))

(insn 139 138 140 18 arch/arm/vfp/vfpdouble.c:1196 (set (reg/v:SI 142 [ dn ])
        (plus:SI (reg:SI 148 [ D.5207 ])
            (reg:SI 149 [ D.5204 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 149 [ D.5204 ])
        (expr_list:REG_DEAD (reg:SI 148 [ D.5207 ])
            (nil))))

(insn 140 139 141 18 arch/arm/vfp/vfpdouble.c:1197 (set (reg:SI 147 [ D.5208 ])
        (and:SI (reg/v:SI 141 [ dm ])
            (const_int 12 [0xc]))) 67 {*arm_andsi3_insn} (nil))

(insn 141 140 142 18 arch/arm/vfp/vfpdouble.c:1197 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ D.5208 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 142 141 143 18 arch/arm/vfp/vfpdouble.c:1197 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 148)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 140 141 142 143 144 147 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 140 141 142 143 144 147 156


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u171(11){ }u172(13){ }u173(25){ }u174(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 140 141 142 143 144 147 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141 147
;; lr  def 	 141 146 201 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 140 141 142 143 144 147 156
;; live  gen 	 141 146 201 202
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 143 142 144 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 19 arch/arm/vfp/vfpdouble.c:1198 (set (reg:SI 201)
        (and:SI (reg/v:SI 141 [ dm ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ dm ])
        (nil)))

(insn 145 144 146 19 arch/arm/vfp/vfpdouble.c:1198 (set (reg:SI 202)
        (plus:SI (reg:SI 201)
            (reg/v:SI 138 [ vecstride ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(insn 146 145 147 19 arch/arm/vfp/vfpdouble.c:1198 (set (reg:SI 146 [ D.5213 ])
        (and:SI (reg:SI 202)
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 202)
        (nil)))

(insn 147 146 148 19 arch/arm/vfp/vfpdouble.c:1198 (set (reg/v:SI 141 [ dm ])
        (plus:SI (reg:SI 146 [ D.5213 ])
            (reg:SI 147 [ D.5208 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 147 [ D.5208 ])
        (expr_list:REG_DEAD (reg:SI 146 [ D.5213 ])
            (nil))))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 140 141 142 143 144 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 140 141 142 143 144 156


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 18 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u181(11){ }u182(13){ }u183(25){ }u184(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 140 141 142 143 144 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  def 	 24 [cc] 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 140 141 142 143 144 156
;; live  gen 	 24 [cc] 140
;; live  kill	

;; Pred edge  18 [50.0%] 
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 148 147 149 20 56 "" [1 uses])

(note 149 148 150 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 150 149 152 20 arch/arm/vfp/vfpdouble.c:1171 (set (reg/v:SI 140 [ vecitr ])
        (plus:SI (reg/v:SI 140 [ vecitr ])
            (const_int 65536 [0x10000]))) 4 {*arm_addsi3} (nil))

(insn 152 150 153 20 arch/arm/vfp/vfpdouble.c:1171 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ vecitr ])
            (reg/v:SI 139 [ veclen ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 153 152 154 20 arch/arm/vfp/vfpdouble.c:1171 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 151)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9011 [0x2333])
            (nil))))
;; End of basic block 20 -> ( 18 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 140 141 142 143 144 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 140 141 142 143 144 156


;; Succ edge  18 [90.1%]  (dfs_back)
;; Succ edge  21 [9.9%]  (fallthru,loop_exit)

;; Start of basic block ( 20 16) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u189(11){ }u190(13){ }u191(25){ }u192(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  20 [9.9%]  (fallthru,loop_exit)
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 154 153 155 21 55 "" [0 uses])

(note 155 154 160 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 160 155 166 21 arch/arm/vfp/vfpdouble.c:1204 (set (reg/i:SI 0 r0)
        (reg/v:SI 144 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ exceptions ])
        (nil)))

(insn 166 160 0 21 arch/arm/vfp/vfpdouble.c:1204 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 21 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_compare (vfp_compare)[0:159]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   18 cc:CC=cmp(r146:DI#0,r148:SI)
      REG_DEAD: r148:SI
      REG_EQUAL: cmp(r146:DI#0,0x7ff)
   17 r148:SI=0x7ff
   16 r146:DI=r145:DI&r147:DI
      REG_DEAD: r147:DI
      REG_DEAD: r145:DI
      REG_EQUAL: r145:DI&0x7ff
   15 r147:DI=0x7ff
   14 r145:DI#4=r134:DI#4>>0x1f
   13 r145:DI#0=r134:DI#4>>0x14
   11 r134:DI=r0:DI
   10 r0:DI=call [`vfp_get_double'] argc:0x0
    9 r0:SI=r142:SI
      REG_DEAD: r142:SI
    4 r142:SI=r2:SI
      REG_DEAD: r2:SI
    3 r141:SI=r1:SI
      REG_DEAD: r1:SI
    2 r140:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   20 cc:CC=cmp(r146:DI#4,0x0)
      REG_DEAD: r146:DI


starting bb 4
   27 cc:CC=cmp(r151:SI,0x0)
      REG_DEAD: r151:SI
   26 r151:SI=r151:SI|r149:DI#4
      REG_DEAD: r149:DI
   25 r151:SI=r149:DI#0
   24 r149:DI=r134:DI&r150:DI
      REG_DEAD: r150:DI
      REG_EQUAL: r134:DI&0xfffffffffffff
   23 r150:DI=0xfffffffffffff


starting bb 5
   30 cc:CC=cmp(r141:SI,0x0)


starting bb 6
   37 cc:CC=cmp(r154:SI,0x0)
      REG_DEAD: r154:SI
   36 r154:SI=r154:SI|r152:DI#4
      REG_DEAD: r152:DI
   35 r154:SI=r152:DI#0
   34 r152:DI=r134:DI&r153:DI
      REG_DEAD: r153:DI
      REG_EQUAL: r134:DI&0x8000000000000
   33 r153:DI=0x8000000000000


starting bb 7
   40 r133:SI=0x30000000


starting bb 8
   45 r133:SI=0x0


starting bb 9
   50 r133:SI=0x30000001


starting bb 10
   62 cc:CC=cmp(r157:DI#0,r159:SI)
      REG_DEAD: r159:SI
      REG_EQUAL: cmp(r157:DI#0,0x7ff)
   61 r159:SI=0x7ff
   60 r157:DI=r156:DI&r158:DI
      REG_DEAD: r158:DI
      REG_DEAD: r156:DI
      REG_EQUAL: r156:DI&0x7ff
   59 r158:DI=0x7ff
   58 r156:DI#4=r137:DI#4>>0x1f
   57 r156:DI#0=r137:DI#4>>0x14
   55 r137:DI=r0:DI
   54 r0:DI=call [`vfp_get_double'] argc:0x0
   53 r0:SI=r140:SI
      REG_DEAD: r140:SI


starting bb 11
   64 cc:CC=cmp(r157:DI#4,0x0)
      REG_DEAD: r157:DI


starting bb 12
   71 cc:CC=cmp(r162:SI,0x0)
      REG_DEAD: r162:SI
   70 r162:SI=r162:SI|r160:DI#4
      REG_DEAD: r160:DI
   69 r162:SI=r160:DI#0
   68 r160:DI=r137:DI&r161:DI
      REG_DEAD: r161:DI
      REG_EQUAL: r137:DI&0xfffffffffffff
   67 r161:DI=0xfffffffffffff


starting bb 13
   75 cc:CC=cmp(r141:SI,0x0)
      REG_DEAD: r141:SI
   74 r133:SI=r133:SI|0x30000000


starting bb 14
   82 cc:CC=cmp(r165:SI,0x0)
      REG_DEAD: r165:SI
   81 r165:SI=r165:SI|r163:DI#4
      REG_DEAD: r163:DI
   80 r165:SI=r163:DI#0
   79 r163:DI=r137:DI&r164:DI
      REG_DEAD: r164:DI
      REG_DEAD: r137:DI
      REG_EQUAL: r137:DI&0x8000000000000
   78 r164:DI=0x8000000000000


starting bb 15
   86 r133:SI=r133:SI|0x1


starting bb 16
   91 cc:CC=cmp(r133:SI,0x0)


starting bb 17
   94 cc:CC=cmp(r137:DI#0,r134:DI#0)


starting bb 18
   96 cc:CC=cmp(r137:DI#4,r134:DI#4)


starting bb 19
  107 cc:CC=cmp(r169:SI,0x0)
      REG_DEAD: r169:SI
  106 r169:SI=r169:SI|r167:DI#4
      REG_DEAD: r167:DI
  105 r169:SI=r167:DI#0
  104 r167:DI=r166:DI&r168:DI
      REG_DEAD: r168:DI
      REG_DEAD: r166:DI
      REG_EQUAL: r166:DI&0x7fffffffffffffff
  103 r168:DI=0x7fffffffffffffff
  102 r166:DI=r137:DI|r134:DI


starting bb 20
  111 cc:CC=cmp(r170:DI#4,0x0)
      REG_DEAD: r170:DI
  110 r170:DI=r137:DI^r134:DI


starting bb 21
  152 cc:CC=cmp(r134:DI#4,r137:DI#4)
  151 r174:QI=0x0
      REG_EQUAL: 0x0
  149 r136:SI=zero_extend(r171:QI)
      REG_DEAD: r171:QI
  258 r171:QI=r187:SI#0
      REG_DEAD: r187:SI
  257 r187:SI=r137:DI#4 0>>0x1f
  137 cc:CC=cmp(r137:DI#4,0x0)
      REG_UNUSED: cc:CC
  136 r171:QI=0x0
      REG_UNUSED: r171:QI
      REG_EQUAL: 0x0


starting bb 22
  121 cc:CC=cmp(r137:DI#4,0x0)
      REG_DEAD: r137:DI


starting bb 23


starting bb 24
  156 cc:CC=cmp(r134:DI#0,r137:DI#0)


starting bb 25
  164 r174:QI=0x1
      REG_EQUAL: 0x1


starting bb 26
  169 cc:CC=cmp(r179:SI,0x0)
  168 r179:SI=zero_extend(r178:QI)
      REG_DEAD: r178:QI
  167 r178:QI=r177:SI#0
      REG_DEAD: r177:SI
  166 r177:SI=r136:SI^r174:QI#0
      REG_DEAD: r174:QI


starting bb 27
  174 cc:CC=cmp(r137:DI#4,r134:DI#4)
  173 r180:QI=r179:SI#0
      REG_DEAD: r179:SI
      REG_EQUAL: 0x0


starting bb 28


starting bb 29
  178 cc:CC=cmp(r137:DI#0,r134:DI#0)
      REG_DEAD: r137:DI
      REG_DEAD: r134:DI


starting bb 30
  186 r180:QI=0x1
      REG_EQUAL: 0x1


starting bb 31
  191 cc:CC=cmp(r185:SI,0x0)
      REG_DEAD: r185:SI
  190 r185:SI=zero_extend(r184:QI)
      REG_DEAD: r184:QI
  189 r184:QI=r183:SI#0
      REG_DEAD: r183:SI
  188 r183:SI=r136:SI^r180:QI#0
      REG_DEAD: r180:QI
      REG_DEAD: r136:SI


starting bb 32
  198 r133:SI=0x60000000


starting bb 33
  203 r133:SI=0x20000000


starting bb 34
  208 r133:SI=0xffffffff80000000


starting bb 35
  221 use r0:SI
  215 r0:SI=r133:SI
      REG_DEAD: r133:SI


vfp_compare

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,7u} r1={3d,3u} r2={3d,1u} r3={3d} r11={1d,35u} r12={3d} r13={1d,37u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={25d,24u} r25={1d,35u} r26={1d,34u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={8d,4u} r134={1d,12u,2d} r136={1d,2u} r137={1d,15u,2d} r140={1d,1u} r141={1d,2u} r142={1d,1u} r145={2d,3u,1d} r146={1d,2u,1d} r147={1d,1u} r148={1d,1u} r149={1d,2u} r150={1d,1u} r151={2d,2u} r152={1d,2u} r153={1d,1u} r154={2d,2u} r156={2d,3u,1d} r157={1d,2u,1d} r158={1d,1u} r159={1d,1u} r160={1d,2u} r161={1d,1u} r162={2d,2u} r163={1d,2u} r164={1d,1u} r165={2d,2u} r166={1d,1u,1d} r167={1d,2u} r168={1d,1u} r169={2d,2u} r170={1d,1u} r171={2d,1u} r174={2d,1u} r177={1d,1u} r178={1d,1u} r179={1d,2u} r180={2d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r187={1d,1u} 
;;    total ref usage 604{329d,266u,9e} in 112{110 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 156
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 140 141 142 146 147 148
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 140 141 142 145 146 147 148
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:359 (set (reg/v:SI 140 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:359 (set (reg/v:SI 141 [ signal_on_qnan ])
        (reg:SI 1 r1 [ signal_on_qnan ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ signal_on_qnan ])
        (nil)))

(insn 4 3 6 2 arch/arm/vfp/vfpdouble.c:359 (set (reg/v:SI 142 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:363 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ dm ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:363 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 13 2 arch/arm/vfp/vfpdouble.c:363 (set (reg/v:DI 134 [ m ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 13 11 14 2 arch/arm/vfp/vfpdouble.c:364 (set (subreg:SI (reg:DI 145) 0)
        (ashiftrt:SI (subreg:SI (reg/v:DI 134 [ m ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:364 (set (subreg:SI (reg:DI 145) 4)
        (ashiftrt:SI (subreg:SI (reg/v:DI 134 [ m ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:364 (set (reg:DI 147)
        (const_int 2047 [0x7ff])) 163 {*arm_movdi} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfpdouble.c:364 (set (reg:DI 146)
        (and:DI (reg:DI 145)
            (reg:DI 147))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 147)
        (expr_list:REG_DEAD (reg:DI 145)
            (expr_list:REG_EQUAL (and:DI (reg:DI 145)
                    (const_int 2047 [0x7ff]))
                (nil)))))

(insn 17 16 18 2 arch/arm/vfp/vfpdouble.c:364 (set (reg:SI 148)
        (const_int 2047 [0x7ff])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfpdouble.c:364 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 146) 0)
            (reg:SI 148))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (compare:CC (subreg:SI (reg:DI 146) 0)
                (const_int 2047 [0x7ff]))
            (nil))))

(jump_insn 19 18 223 2 arch/arm/vfp/vfpdouble.c:364 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 2 -> ( 8 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141 146 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141 146


;; Succ edge  8 [71.0%] 
;; Succ edge  3 [29.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141 146 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [29.0%]  (fallthru)
(note 223 19 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 223 21 3 arch/arm/vfp/vfpdouble.c:364 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 146) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:DI 146)
        (nil)))

(jump_insn 21 20 22 3 arch/arm/vfp/vfpdouble.c:364 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 149 150 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141
;; live  gen 	 24 [cc] 149 150 151
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 4 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:DI 150)
        (const_int 4503599627370495 [0xfffffffffffff])) 163 {*arm_movdi} (nil))

(insn 24 23 25 4 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:DI 149)
        (and:DI (reg/v:DI 134 [ m ])
            (reg:DI 150))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 150)
        (expr_list:REG_EQUAL (and:DI (reg/v:DI 134 [ m ])
                (const_int 4503599627370495 [0xfffffffffffff]))
            (nil))))

(insn 25 24 26 4 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:SI 151)
        (subreg:SI (reg:DI 149) 0)) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 4 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:SI 151)
        (ior:SI (reg:SI 151)
            (subreg:SI (reg:DI 149) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 149)
        (nil)))

(insn 27 26 28 4 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(jump_insn 28 27 29 4 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 5 arch/arm/vfp/vfpdouble.c:366 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ signal_on_qnan ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 31 30 32 5 arch/arm/vfp/vfpdouble.c:366 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 9 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141


;; Succ edge  9 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 152 153 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141
;; live  gen 	 24 [cc] 152 153 154
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 6 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:DI 153)
        (const_int 2251799813685248 [0x8000000000000])) 163 {*arm_movdi} (nil))

(insn 34 33 35 6 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:DI 152)
        (and:DI (reg/v:DI 134 [ m ])
            (reg:DI 153))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 153)
        (expr_list:REG_EQUAL (and:DI (reg/v:DI 134 [ m ])
                (const_int 2251799813685248 [0x8000000000000]))
            (nil))))

(insn 35 34 36 6 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:SI 154)
        (subreg:SI (reg:DI 152) 0)) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 6 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:SI 154)
        (ior:SI (reg:SI 154)
            (subreg:SI (reg:DI 152) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 152)
        (nil)))

(insn 37 36 38 6 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 154)
        (nil)))

(jump_insn 38 37 39 6 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 9 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141


;; Succ edge  9 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141
;; live  gen 	 133
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 43 7 arch/arm/vfp/vfpdouble.c:365 (set (reg/v:SI 133 [ ret ])
        (const_int 805306368 [0x30000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 140 141 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 140 141


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 3 4 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141
;; live  gen 	 133
;; live  kill	

;; Pred edge  3 [50.0%] 
;; Pred edge  4 [50.0%] 
;; Pred edge  2 [71.0%] 
(code_label 43 40 44 8 64 "" [3 uses])

(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 48 8 arch/arm/vfp/vfpdouble.c:361 (set (reg/v:SI 133 [ ret ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 140 141 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 140 141


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 6 5) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u67(11){ }u68(13){ }u69(25){ }u70(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 141
;; live  gen 	 133
;; live  kill	

;; Pred edge  6 [50.0%] 
;; Pred edge  5 [50.0%] 
(code_label 48 45 49 9 65 "" [2 uses])

(note 49 48 50 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 9 arch/arm/vfp/vfpdouble.c:370 (set (reg/v:SI 133 [ ret ])
        (const_int 805306369 [0x30000001])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 140 141 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 140 141


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 8 7) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 140 141 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 157 158 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 140 141
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 137 156 157 158 159
;; live  kill	 14 [lr]

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 51 50 52 10 66 "" [0 uses])

(note 52 51 53 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 10 arch/arm/vfp/vfpdouble.c:373 (set (reg:SI 0 r0)
        (reg/v:SI 140 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ dd ])
        (nil)))

(call_insn 54 53 55 10 arch/arm/vfp/vfpdouble.c:373 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 55 54 57 10 arch/arm/vfp/vfpdouble.c:373 (set (reg:DI 137 [ D.4354 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 57 55 58 10 arch/arm/vfp/vfpdouble.c:374 (set (subreg:SI (reg:DI 156) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 137 [ D.4354 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 58 57 59 10 arch/arm/vfp/vfpdouble.c:374 (set (subreg:SI (reg:DI 156) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 137 [ D.4354 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 59 58 60 10 arch/arm/vfp/vfpdouble.c:374 (set (reg:DI 158)
        (const_int 2047 [0x7ff])) 163 {*arm_movdi} (nil))

(insn 60 59 61 10 arch/arm/vfp/vfpdouble.c:374 (set (reg:DI 157)
        (and:DI (reg:DI 156)
            (reg:DI 158))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 158)
        (expr_list:REG_DEAD (reg:DI 156)
            (expr_list:REG_EQUAL (and:DI (reg:DI 156)
                    (const_int 2047 [0x7ff]))
                (nil)))))

(insn 61 60 62 10 arch/arm/vfp/vfpdouble.c:374 (set (reg:SI 159)
        (const_int 2047 [0x7ff])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 10 arch/arm/vfp/vfpdouble.c:374 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 157) 0)
            (reg:SI 159))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_EQUAL (compare:CC (subreg:SI (reg:DI 157) 0)
                (const_int 2047 [0x7ff]))
            (nil))))

(jump_insn 63 62 224 10 arch/arm/vfp/vfpdouble.c:374 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 10 -> ( 16 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 141 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 141 157


;; Succ edge  16 [71.0%] 
;; Succ edge  11 [29.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u91(11){ }u92(13){ }u93(25){ }u94(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 141 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 141 157
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [29.0%]  (fallthru)
(note 224 63 64 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 64 224 65 11 arch/arm/vfp/vfpdouble.c:374 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 157) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:DI 157)
        (nil)))

(jump_insn 65 64 66 11 arch/arm/vfp/vfpdouble.c:374 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 12 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 141


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u97(11){ }u98(13){ }u99(25){ }u100(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 160 161 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 141
;; live  gen 	 24 [cc] 160 161 162
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 66 65 67 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 12 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:DI 161)
        (const_int 4503599627370495 [0xfffffffffffff])) 163 {*arm_movdi} (nil))

(insn 68 67 69 12 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:DI 160)
        (and:DI (reg:DI 137 [ D.4354 ])
            (reg:DI 161))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 161)
        (expr_list:REG_EQUAL (and:DI (reg:DI 137 [ D.4354 ])
                (const_int 4503599627370495 [0xfffffffffffff]))
            (nil))))

(insn 69 68 70 12 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:SI 162)
        (subreg:SI (reg:DI 160) 0)) 167 {*arm_movsi_insn} (nil))

(insn 70 69 71 12 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:SI 162)
        (ior:SI (reg:SI 162)
            (subreg:SI (reg:DI 160) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 160)
        (nil)))

(insn 71 70 72 12 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(jump_insn 72 71 73 12 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 141


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u109(11){ }u110(13){ }u111(25){ }u112(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141
;; lr  def 	 24 [cc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 141
;; live  gen 	 24 [cc] 133
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 73 72 74 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 13 arch/arm/vfp/vfpdouble.c:375 (set (reg/v:SI 133 [ ret ])
        (ior:SI (reg/v:SI 133 [ ret ])
            (const_int 805306368 [0x30000000]))) 89 {*arm_iorsi3} (nil))

(insn 75 74 76 13 arch/arm/vfp/vfpdouble.c:376 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ signal_on_qnan ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ signal_on_qnan ])
        (nil)))

(jump_insn 76 75 77 13 arch/arm/vfp/vfpdouble.c:376 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 84)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 15 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137


;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 163 164 165
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137
;; live  gen 	 24 [cc] 163 164 165
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 77 76 78 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 14 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:DI 164)
        (const_int 2251799813685248 [0x8000000000000])) 163 {*arm_movdi} (nil))

(insn 79 78 80 14 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:DI 163)
        (and:DI (reg:DI 137 [ D.4354 ])
            (reg:DI 164))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 164)
        (expr_list:REG_DEAD (reg:DI 137 [ D.4354 ])
            (expr_list:REG_EQUAL (and:DI (reg:DI 137 [ D.4354 ])
                    (const_int 2251799813685248 [0x8000000000000]))
                (nil)))))

(insn 80 79 81 14 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:SI 165)
        (subreg:SI (reg:DI 163) 0)) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 14 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:SI 165)
        (ior:SI (reg:SI 165)
            (subreg:SI (reg:DI 163) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 163)
        (nil)))

(insn 82 81 83 14 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 165)
        (nil)))

(jump_insn 83 82 84 14 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 209)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14 -> ( 15 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  35 [50.0%] 

;; Start of basic block ( 13 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u128(11){ }u129(13){ }u130(25){ }u131(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; live  gen 	 133
;; live  kill	

;; Pred edge  13 [50.0%] 
;; Pred edge  14 [50.0%]  (fallthru)
(code_label 84 83 85 15 68 "" [1 uses])

(note 85 84 86 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 89 15 arch/arm/vfp/vfpdouble.c:380 (set (reg/v:SI 133 [ ret ])
        (ior:SI (reg/v:SI 133 [ ret ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 15 -> ( 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 11 12 10) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u133(11){ }u134(13){ }u135(25){ }u136(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [50.0%] 
;; Pred edge  12 [50.0%] 
;; Pred edge  10 [71.0%] 
(code_label 89 86 90 16 67 "" [3 uses])

(note 90 89 91 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 16 arch/arm/vfp/vfpdouble.c:383 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 92 91 93 16 arch/arm/vfp/vfpdouble.c:383 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 209)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2907 [0xb5b])
            (nil))))
;; End of basic block 16 -> ( 17 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137


;; Succ edge  17 [70.9%]  (fallthru)
;; Succ edge  35 [29.1%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u139(11){ }u140(13){ }u141(25){ }u142(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  16 [70.9%]  (fallthru)
(note 93 92 94 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 17 arch/arm/vfp/vfpdouble.c:384 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 137 [ D.4354 ]) 0)
            (subreg:SI (reg/v:DI 134 [ m ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 95 94 225 17 arch/arm/vfp/vfpdouble.c:384 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 17 -> ( 19 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137


;; Succ edge  19 [71.0%] 
;; Succ edge  18 [29.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u146(11){ }u147(13){ }u148(25){ }u149(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  17 [29.0%]  (fallthru)
(note 225 95 96 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 96 225 97 18 arch/arm/vfp/vfpdouble.c:384 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 137 [ D.4354 ]) 4)
            (subreg:SI (reg/v:DI 134 [ m ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 97 96 255 18 arch/arm/vfp/vfpdouble.c:384 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 18 -> ( 19 32)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137


;; Succ edge  19 [71.0%] 
;; Succ edge  32 [29.0%]  (fallthru)

;; Start of basic block ( 18 17) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u153(11){ }u154(13){ }u155(25){ }u156(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137
;; lr  def 	 24 [cc] 166 167 168 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137
;; live  gen 	 24 [cc] 166 167 168 169
;; live  kill	

;; Pred edge  18 [71.0%] 
;; Pred edge  17 [71.0%] 
(code_label 255 97 101 19 84 "" [2 uses])

(note 101 255 102 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 103 19 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:DI 166)
        (ior:DI (reg:DI 137 [ D.4354 ])
            (reg/v:DI 134 [ m ]))) 86 {iordi3} (nil))

(insn 103 102 104 19 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:DI 168)
        (const_int 9223372036854775807 [0x7fffffffffffffff])) 163 {*arm_movdi} (nil))

(insn 104 103 105 19 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:DI 167)
        (and:DI (reg:DI 166)
            (reg:DI 168))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 168)
        (expr_list:REG_DEAD (reg:DI 166)
            (expr_list:REG_EQUAL (and:DI (reg:DI 166)
                    (const_int 9223372036854775807 [0x7fffffffffffffff]))
                (nil)))))

(insn 105 104 106 19 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:SI 169)
        (subreg:SI (reg:DI 167) 0)) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 19 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:SI 169)
        (ior:SI (reg:SI 169)
            (subreg:SI (reg:DI 167) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 167)
        (nil)))

(insn 107 106 108 19 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(jump_insn 108 107 109 19 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 196)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 19 -> ( 32 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137


;; Succ edge  32 [39.0%] 
;; Succ edge  20 [61.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u167(11){ }u168(13){ }u169(25){ }u170(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137
;; lr  def 	 24 [cc] 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137
;; live  gen 	 24 [cc] 170
;; live  kill	

;; Pred edge  19 [61.0%]  (fallthru)
(note 109 108 110 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 20 arch/arm/vfp/vfpdouble.c:389 (set (reg:DI 170)
        (xor:DI (reg:DI 137 [ D.4354 ])
            (reg/v:DI 134 [ m ]))) 93 {xordi3} (nil))

(insn 111 110 112 20 arch/arm/vfp/vfpdouble.c:389 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 170) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:DI 170)
        (nil)))

(jump_insn 112 111 228 20 arch/arm/vfp/vfpdouble.c:389 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 256)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 20 -> ( 22 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137


;; Succ edge  22 [21.0%] 
;; Succ edge  21 [79.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u175(11){ }u176(13){ }u177(25){ }u178(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137
;; lr  def 	 24 [cc] 136 171 174 187
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137
;; live  gen 	 24 [cc] 136 171 174 187
;; live  kill	

;; Pred edge  20 [79.0%]  (fallthru)
(note 228 112 136 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 136 228 137 21 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 171)
        (const_int 0 [0x0])) 178 {*arm_movqi_insn} (expr_list:REG_UNUSED (reg:QI 171)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 137 136 257 21 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 137 [ D.4354 ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 257 137 258 21 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 187)
        (lshiftrt:SI (subreg:SI (reg:DI 137 [ D.4354 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 258 257 149 21 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 171)
        (subreg:QI (reg:SI 187) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 187)
        (nil)))

(insn 149 258 151 21 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 136 [ D.4383 ])
        (zero_extend:SI (reg:QI 171))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 171)
        (nil)))

(insn 151 149 152 21 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 174)
        (const_int 0 [0x0])) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 152 151 153 21 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ m ]) 4)
            (subreg:SI (reg:DI 137 [ D.4354 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 153 152 256 21 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 162)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 21 -> ( 25 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 133 134 136 137 174
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 134 136 137 174


;; Succ edge  25 [50.0%] 
;; Succ edge  23 [50.0%]  (fallthru)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u186(11){ }u187(13){ }u188(25){ }u189(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  20 [21.0%] 
(code_label 256 153 120 22 85 "" [1 uses])

(note 120 256 121 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 22 arch/arm/vfp/vfpdouble.c:393 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 137 [ D.4354 ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:DI 137 [ D.4354 ])
        (nil)))

(jump_insn 122 121 241 22 arch/arm/vfp/vfpdouble.c:393 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 22 -> ( 34 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  34 [21.0%] 
;; Succ edge  33 [79.0%]  (fallthru)

;; Start of basic block ( 21) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u192(11){ }u193(13){ }u194(25){ }u195(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 133 134 136 137 174
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 134 136 137 174
;; live  gen 	
;; live  kill	

;; Pred edge  21 [50.0%]  (fallthru)
(note 241 122 155 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(jump_insn 155 241 242 23 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 165)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 23 -> ( 26 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136 137 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 136 137 174


;; Succ edge  26 [71.0%] 
;; Succ edge  24 [29.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u197(11){ }u198(13){ }u199(25){ }u200(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136 137 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 136 137 174
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  23 [29.0%]  (fallthru)
(note 242 155 156 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 156 242 157 24 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ m ]) 0)
            (subreg:SI (reg:DI 137 [ D.4354 ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 157 156 162 24 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 162)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 24 -> ( 25 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136 137 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 136 137 174


;; Succ edge  25 [50.0%] 
;; Succ edge  26 [50.0%]  (fallthru)

;; Start of basic block ( 21 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u204(11){ }u205(13){ }u206(25){ }u207(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 136 137
;; live  gen 	 174
;; live  kill	

;; Pred edge  21 [50.0%] 
;; Pred edge  24 [50.0%] 
(code_label 162 157 245 25 80 "" [2 uses])

(note 245 162 164 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 164 245 165 25 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 174)
        (const_int 1 [0x1])) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 25 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136 137 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 136 137 174


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 23 24 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u208(11){ }u209(13){ }u210(25){ }u211(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136 137 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 174
;; lr  def 	 24 [cc] 177 178 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 136 137 174
;; live  gen 	 24 [cc] 177 178 179
;; live  kill	

;; Pred edge  23 [71.0%] 
;; Pred edge  24 [50.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 165 164 246 26 79 "" [1 uses])

(note 246 165 166 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 166 246 167 26 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 177)
        (xor:SI (reg:SI 136 [ D.4383 ])
            (subreg:SI (reg:QI 174) 0))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:QI 174)
        (nil)))

(insn 167 166 168 26 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 178)
        (subreg:QI (reg:SI 177) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(insn 168 167 169 26 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 179)
        (zero_extend:SI (reg:QI 178))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 178)
        (nil)))

(insn 169 168 170 26 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 170 169 171 26 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 34 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136 137 179
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 136 137 179


;; Succ edge  34 [50.0%] 
;; Succ edge  27 [50.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136 137 179
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 179
;; lr  def 	 24 [cc] 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 136 137 179
;; live  gen 	 24 [cc] 180
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 171 170 173 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 173 171 174 27 arch/arm/vfp/vfpdouble.c:408 (set (reg:QI 180)
        (subreg:QI (reg:SI 179) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 179)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 174 173 175 27 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 137 [ D.4354 ]) 4)
            (subreg:SI (reg/v:DI 134 [ m ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 175 174 247 27 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 184)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 30 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 133 134 136 137 180
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 134 136 137 180


;; Succ edge  30 [50.0%] 
;; Succ edge  28 [50.0%]  (fallthru)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u226(11){ }u227(13){ }u228(25){ }u229(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 133 134 136 137 180
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 134 136 137 180
;; live  gen 	
;; live  kill	

;; Pred edge  27 [50.0%]  (fallthru)
(note 247 175 177 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(jump_insn 177 247 248 28 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 28 -> ( 31 29)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136 137 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 136 137 180


;; Succ edge  31 [71.0%] 
;; Succ edge  29 [29.0%]  (fallthru)

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u231(11){ }u232(13){ }u233(25){ }u234(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136 137 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 136 137 180
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  28 [29.0%]  (fallthru)
(note 248 177 178 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 178 248 179 29 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 137 [ D.4354 ]) 0)
            (subreg:SI (reg/v:DI 134 [ m ]) 0))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:DI 137 [ D.4354 ])
        (expr_list:REG_DEAD (reg/v:DI 134 [ m ])
            (nil))))

(jump_insn 179 178 184 29 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 184)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 29 -> ( 30 31)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 180


;; Succ edge  30 [50.0%] 
;; Succ edge  31 [50.0%]  (fallthru)

;; Start of basic block ( 27 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u238(11){ }u239(13){ }u240(25){ }u241(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136
;; live  gen 	 180
;; live  kill	

;; Pred edge  27 [50.0%] 
;; Pred edge  29 [50.0%] 
(code_label 184 179 251 30 82 "" [2 uses])

(note 251 184 186 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 186 251 187 30 arch/arm/vfp/vfpdouble.c:408 (set (reg:QI 180)
        (const_int 1 [0x1])) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 30 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 180


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 28 29 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u242(11){ }u243(13){ }u244(25){ }u245(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 180
;; lr  def 	 24 [cc] 183 184 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 180
;; live  gen 	 24 [cc] 183 184 185
;; live  kill	

;; Pred edge  28 [71.0%] 
;; Pred edge  29 [50.0%]  (fallthru)
;; Pred edge  30 [100.0%]  (fallthru)
(code_label 187 186 252 31 81 "" [1 uses])

(note 252 187 188 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 188 252 189 31 arch/arm/vfp/vfpdouble.c:408 (set (reg:SI 183)
        (xor:SI (reg:SI 136 [ D.4383 ])
            (subreg:SI (reg:QI 180) 0))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:QI 180)
        (expr_list:REG_DEAD (reg:SI 136 [ D.4383 ])
            (nil))))

(insn 189 188 190 31 arch/arm/vfp/vfpdouble.c:408 (set (reg:QI 184)
        (subreg:QI (reg:SI 183) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(insn 190 189 191 31 arch/arm/vfp/vfpdouble.c:408 (set (reg:SI 185)
        (zero_extend:SI (reg:QI 184))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 184)
        (nil)))

(insn 191 190 192 31 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(jump_insn 192 191 196 31 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 201)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 31 -> ( 33 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  33 [50.0%] 
;; Succ edge  35 [50.0%]  (fallthru)

;; Start of basic block ( 19 18) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u252(11){ }u253(13){ }u254(25){ }u255(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  19 [39.0%] 
;; Pred edge  18 [29.0%]  (fallthru)
(code_label 196 192 197 32 70 "" [1 uses])

(note 197 196 198 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 201 32 arch/arm/vfp/vfpdouble.c:388 (set (reg/v:SI 133 [ ret ])
        (const_int 1610612736 [0x60000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 32 -> ( 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 31 22) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u256(11){ }u257(13){ }u258(25){ }u259(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  31 [50.0%] 
;; Pred edge  22 [79.0%]  (fallthru)
(code_label 201 198 202 33 76 "" [1 uses])

(note 202 201 203 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 203 202 206 33 arch/arm/vfp/vfpdouble.c:402 (set (reg/v:SI 133 [ ret ])
        (const_int 536870912 [0x20000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 33 -> ( 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 26 22) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u260(11){ }u261(13){ }u262(25){ }u263(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  26 [50.0%] 
;; Pred edge  22 [21.0%] 
(code_label 206 203 207 34 74 "" [2 uses])

(note 207 206 208 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 34 arch/arm/vfp/vfpdouble.c:407 (set (reg/v:SI 133 [ ret ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 34 -> ( 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 34 33 16 32 14 15 31) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u264(11){ }u265(13){ }u266(25){ }u267(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
;; Pred edge  16 [29.1%] 
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  14 [50.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  31 [50.0%]  (fallthru)
(code_label 209 208 210 35 69 "" [2 uses])

(note 210 209 215 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 215 210 221 35 arch/arm/vfp/vfpdouble.c:417 (set (reg/i:SI 0 r0)
        (reg/v:SI 133 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ ret ])
        (nil)))

(insn 221 215 0 35 arch/arm/vfp/vfpdouble.c:417 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 35 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fcmpez (vfp_double_fcmpez)[0:163]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   13 r0:SI=call [`vfp_compare'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   11 r2:SI=0x20
   10 r1:SI=0x1


vfp_double_fcmpez

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={2d,2u} r1={3d,1u} r2={3d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 142{128d,14u,0e} in 3{2 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 11 2 arch/arm/vfp/vfpdouble.c:436 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 13 2 arch/arm/vfp/vfpdouble.c:436 (set (reg:SI 2 r2)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 11 0 2 arch/arm/vfp/vfpdouble.c:436 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fcmpz (vfp_double_fcmpz)[0:162]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   13 r0:SI=call [`vfp_compare'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   11 r2:SI=0x20
   10 r1:SI=0x0


vfp_double_fcmpz

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={2d,2u} r1={3d,1u} r2={3d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 142{128d,14u,0e} in 3{2 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 11 2 arch/arm/vfp/vfpdouble.c:431 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 13 2 arch/arm/vfp/vfpdouble.c:431 (set (reg:SI 2 r2)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 11 0 2 arch/arm/vfp/vfpdouble.c:431 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fcmpe (vfp_double_fcmpe)[0:161]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   13 r0:SI=call [`vfp_compare'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   10 r1:SI=0x1


vfp_double_fcmpe

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={2d,2u} r1={3d,1u} r2={2d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 141{127d,14u,0e} in 2{1 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 13 2 arch/arm/vfp/vfpdouble.c:426 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 10 0 2 arch/arm/vfp/vfpdouble.c:426 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fcmp (vfp_double_fcmp)[0:160]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   13 r0:SI=call [`vfp_compare'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   10 r1:SI=0x0


vfp_double_fcmp

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={2d,2u} r1={3d,1u} r2={2d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 141{127d,14u,0e} in 2{1 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 13 2 arch/arm/vfp/vfpdouble.c:421 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 10 0 2 arch/arm/vfp/vfpdouble.c:421 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fneg (vfp_double_fneg)[0:157]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   27 use r0:SI
   21 r0:SI=r134:SI
      REG_DEAD: r134:SI
      REG_EQUAL: 0x0
   17 r134:SI=0x0
   16 call [`vfp_put_double'] argc:0x0
      REG_DEAD: r2:SI
   15 r2:SI=r135:SI
      REG_DEAD: r135:SI
   14 r0:DI=r139:DI
      REG_DEAD: r139:DI
   13 r139:DI=r133:DI^r140:DI
      REG_DEAD: r140:DI
      REG_DEAD: r133:DI
      REG_EQUAL: r133:DI-0x8000000000000000
   12 r140:DI=0x8000000000000000
   11 r133:DI=r0:DI
   10 r0:DI=call [`vfp_get_double'] argc:0x0
    9 r0:SI=r137:SI
      REG_DEAD: r137:SI
    4 r137:SI=r2:SI
      REG_DEAD: r2:SI
    2 r135:SI=r0:SI
      REG_DEAD: r0:SI


vfp_double_fneg

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={6d,6u} r1={4d,2u} r2={4d,2u} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u,1d} r134={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 282{255d,26u,1e} in 13{11 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 137 139 140
;; live  in  	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 137 139 140
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpdouble.c:263 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 4 2 6 2 arch/arm/vfp/vfpdouble.c:263 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:264 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ dm ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:264 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 133 [ D.4238 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 140)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 139)
        (xor:DI (reg:DI 133 [ D.4238 ])
            (reg:DI 140))) 93 {xordi3} (expr_list:REG_DEAD (reg:DI 140)
        (expr_list:REG_DEAD (reg:DI 133 [ D.4238 ])
            (expr_list:REG_EQUAL (plus:DI (reg:DI 133 [ D.4238 ])
                    (const_int -9223372036854775808 [0x8000000000000000]))
                (nil)))))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 0 r0)
        (reg:DI 139)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 139)
        (nil)))

(insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:264 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ dd ])
        (nil)))

(call_insn 16 15 17 2 arch/arm/vfp/vfpdouble.c:264 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 17 16 21 2 arch/arm/vfp/vfpdouble.c:266 (set (reg:SI 134 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 21 17 27 2 arch/arm/vfp/vfpdouble.c:266 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ <result> ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 27 21 0 2 arch/arm/vfp/vfpdouble.c:266 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fabs (vfp_double_fabs)[0:155]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   27 use r0:SI
   21 r0:SI=r134:SI
      REG_DEAD: r134:SI
      REG_EQUAL: 0x0
   17 r134:SI=0x0
   16 call [`vfp_put_double'] argc:0x0
      REG_DEAD: r2:SI
   15 r2:SI=r135:SI
      REG_DEAD: r135:SI
   14 r0:DI=r139:DI
      REG_DEAD: r139:DI
   13 r139:DI=r133:DI&r140:DI
      REG_DEAD: r140:DI
      REG_DEAD: r133:DI
      REG_EQUAL: r133:DI&0x7fffffffffffffff
   12 r140:DI=0x7fffffffffffffff
   11 r133:DI=r0:DI
   10 r0:DI=call [`vfp_get_double'] argc:0x0
    9 r0:SI=r137:SI
      REG_DEAD: r137:SI
    4 r137:SI=r2:SI
      REG_DEAD: r2:SI
    2 r135:SI=r0:SI
      REG_DEAD: r0:SI


vfp_double_fabs

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={6d,6u} r1={4d,2u} r2={4d,2u} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u,1d} r134={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 282{255d,26u,1e} in 13{11 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 137 139 140
;; live  in  	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 137 139 140
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpdouble.c:251 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 4 2 6 2 arch/arm/vfp/vfpdouble.c:251 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:252 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ dm ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:252 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 133 [ D.4217 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 140)
        (const_int 9223372036854775807 [0x7fffffffffffffff])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 139)
        (and:DI (reg:DI 133 [ D.4217 ])
            (reg:DI 140))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 140)
        (expr_list:REG_DEAD (reg:DI 133 [ D.4217 ])
            (expr_list:REG_EQUAL (and:DI (reg:DI 133 [ D.4217 ])
                    (const_int 9223372036854775807 [0x7fffffffffffffff]))
                (nil)))))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 0 r0)
        (reg:DI 139)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 139)
        (nil)))

(insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:252 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ dd ])
        (nil)))

(call_insn 16 15 17 2 arch/arm/vfp/vfpdouble.c:252 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 17 16 21 2 arch/arm/vfp/vfpdouble.c:254 (set (reg:SI 134 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 21 17 27 2 arch/arm/vfp/vfpdouble.c:254 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ <result> ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 27 21 0 2 arch/arm/vfp/vfpdouble.c:254 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fcpy (vfp_double_fcpy)[0:156]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   25 use r0:SI
   19 r0:SI=r134:SI
      REG_DEAD: r134:SI
      REG_EQUAL: 0x0
   15 r134:SI=0x0
   14 call [`vfp_put_double'] argc:0x0
      REG_DEAD: r2:SI
   13 r2:SI=r135:SI
      REG_DEAD: r135:SI
   10 r0:DI=call [`vfp_get_double'] argc:0x0
    9 r0:SI=r137:SI
      REG_DEAD: r137:SI
    4 r137:SI=r2:SI
      REG_DEAD: r2:SI
    2 r135:SI=r0:SI
      REG_DEAD: r0:SI


vfp_double_fcpy

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={5d,5u} r1={3d,1u} r2={4d,2u} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r134={1d,1u} r135={1d,1u} r137={1d,1u} 
;;    total ref usage 271{250d,21u,0e} in 9{7 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 137
;; live  in  	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 134 135 137
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpdouble.c:257 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 4 2 6 2 arch/arm/vfp/vfpdouble.c:257 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:258 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ dm ])
        (nil)))

(call_insn 10 9 13 2 arch/arm/vfp/vfpdouble.c:258 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 13 10 14 2 arch/arm/vfp/vfpdouble.c:258 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ dd ])
        (nil)))

(call_insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:258 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 15 14 19 2 arch/arm/vfp/vfpdouble.c:260 (set (reg:SI 134 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 19 15 25 2 arch/arm/vfp/vfpdouble.c:260 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ <result> ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 25 19 0 2 arch/arm/vfp/vfpdouble.c:260 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_normalise_denormal (vfp_double_normalise_denormal)[0:152]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   12 cc:CC=cmp(r135:SI,0x1f)
   11 r135:SI=0x1f-r140:SI
      REG_DEAD: r140:SI
   10 r140:SI=0x20-r134:SI
      REG_DEAD: r134:SI
    9 r134:SI=asm_operands
      REG_DEAD: r156:SI
   48 r156:SI=[r137:SI+0xc]
   48 r156:SI=[r137:SI+0xc]
found mem(48) *(r[137]+12)
   47 r155:SI=[r137:SI+0x8]
   47 r155:SI=[r137:SI+0x8]
found mem(47) *(r[137]+8)
    2 r137:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   17 r135:SI=0x3f-r141:SI
      REG_DEAD: r141:SI
   16 r141:SI=0x20-r133:SI
      REG_DEAD: r133:SI
   15 r133:SI=asm_operands
      REG_DEAD: r155:SI


starting bb 4
   20 cc:CC=cmp(r135:SI,0x0)


starting bb 5
   37 [r137:SI+0x8]=r154:DI
      REG_DEAD: r154:DI
      REG_DEAD: r137:SI
   37 [r137:SI+0x8]=r154:DI
      REG_DEAD: r154:DI
      REG_DEAD: r137:SI
found mem(37) *(r[137]+8)
   36 r154:DI=r0:DI
      REG_EQUAL: [r137:SI+0x8]<<r135:SI
   35 r0:DI=call [`__aeabi_llsl'] argc:0x0
      REG_DEAD: r2:SI
      REG_EH_REGION: 0xffffffffffffffff
   34 r2:SI=r135:SI
      REG_DEAD: r135:SI
   33 r0:DI=[r137:SI+0x8]
   33 r0:DI=[r137:SI+0x8]
found mem(33) *(r[137]+8)
   29 [r137:SI]=r147:SI#0
      REG_DEAD: r147:SI
   29 [r137:SI]=r147:SI#0
      REG_DEAD: r147:SI
found mem(29) *(r[137]+0)
   28 r147:SI=r144:SI-r135:SI
      REG_DEAD: r144:SI
   25 r144:SI=r143:SI+0x1
      REG_DEAD: r143:SI
   25 r144:SI=r143:SI+0x1
      REG_DEAD: r143:SI
found pre add(25) r[144]=r[143]+1
   23 r143:SI=zero_extend([r137:SI])
   23 r143:SI=zero_extend([r137:SI])
found mem(23) *(r[137]+0)


starting bb 6


vfp_double_normalise_denormal

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,3u} r1={3d,2u} r2={3d,1u} r3={2d} r11={1d,6u} r12={2d} r13={1d,7u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r25={1d,6u} r26={1d,5u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={2d,4u,1d} r137={1d,6u,1d} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r147={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} 
;;    total ref usage 200{145d,53u,2e} in 22{21 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 137 140 155 156
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 137 140 155 156
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/vfp/vfpdouble.c:55 (set (reg/v/f:SI 137 [ vd ])
        (reg:SI 0 r0 [ vd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vd ])
        (nil)))

(note 3 2 47 2 NOTE_INSN_FUNCTION_BEG)

(insn 47 3 48 2 arch/arm/vfp/vfpdouble.c:56 (set (reg:SI 155 [ D.4073 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 9 2 arch/arm/vfp/vfpdouble.c:56 (set (reg:SI 156 [ D.4073+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vd ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 48 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 134 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (reg:SI 156 [ D.4073+4 ])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (expr_list:REG_DEAD (reg:SI 156 [ D.4073+4 ])
        (nil)))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:56 (set (reg:SI 140)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 134 [ ret ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ ret ])
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:56 (set (reg/v:SI 135 [ bits ])
        (minus:SI (const_int 31 [0x1f])
            (reg:SI 140))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 140)
        (nil)))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:57 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ bits ])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:57 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 155
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 155


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 133 135 141
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 155
;; live  gen 	 133 135 141
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 133 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (reg:SI 155 [ D.4073 ])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (expr_list:REG_DEAD (reg:SI 155 [ D.4073 ])
        (nil)))

(insn 16 15 17 3 arch/arm/vfp/vfpdouble.c:58 (set (reg:SI 141)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 133 [ ret ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ ret ])
        (nil)))

(insn 17 16 18 3 arch/arm/vfp/vfpdouble.c:58 (set (reg/v:SI 135 [ bits ])
        (minus:SI (const_int 63 [0x3f])
            (reg:SI 141))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 18 17 19 4 106 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 arch/arm/vfp/vfpdouble.c:62 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ bits ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 21 20 22 4 arch/arm/vfp/vfpdouble.c:62 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137


;; Succ edge  5 [61.0%]  (fallthru)
;; Succ edge  6 [39.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143 144 147 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 143 144 147 154
;; live  kill	 14 [lr]

;; Pred edge  4 [61.0%]  (fallthru)
(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 25 5 arch/arm/vfp/vfpdouble.c:63 (set (reg:SI 143 [ <variable>.exponent ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 137 [ vd ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 25 23 28 5 arch/arm/vfp/vfpdouble.c:63 (set (reg:SI 144)
        (plus:SI (reg:SI 143 [ <variable>.exponent ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 143 [ <variable>.exponent ])
        (nil)))

(insn 28 25 29 5 arch/arm/vfp/vfpdouble.c:63 (set (reg:SI 147)
        (minus:SI (reg:SI 144)
            (reg/v:SI 135 [ bits ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(insn 29 28 33 5 arch/arm/vfp/vfpdouble.c:63 (set (mem/s/j:HI (reg/v/f:SI 137 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg:SI 147) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 33 29 34 5 arch/arm/vfp/vfpdouble.c:64 (set (reg:DI 0 r0)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 137 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 34 33 35 5 arch/arm/vfp/vfpdouble.c:64 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ bits ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ bits ])
        (nil)))

(call_insn/u 35 34 36 5 arch/arm/vfp/vfpdouble.c:64 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 36 35 37 5 arch/arm/vfp/vfpdouble.c:64 (set (reg:DI 154)
        (reg:DI 0 r0)) 163 {*arm_movdi} (expr_list:REG_EQUAL (ashift:DI (mem/s/j:DI (plus:SI (reg/v/f:SI 137 [ vd ])
                    (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
            (reg/v:SI 135 [ bits ]))
        (nil)))

(insn 37 36 43 5 arch/arm/vfp/vfpdouble.c:64 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 137 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 154)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 154)
        (expr_list:REG_DEAD (reg/v/f:SI 137 [ vd ])
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [39.0%] 
(code_label 43 37 46 6 108 "" [1 uses])

(note 46 43 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_normaliseround (vfp_double_normaliseround)[0:153]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   15 cc:CC=cmp(r157:SI,r158:SI)
      REG_DEAD: r158:SI
      REG_DEAD: r157:SI
   14 r158:SI=sign_extend(r155:HI)
      REG_DEAD: r155:HI
      REG_EQUAL: 0x7ff
   13 r157:SI=sign_extend(r148:SI#0)
   12 r155:HI=r156:SI#0
      REG_DEAD: r156:SI
      REG_EQUAL: 0x7ff
   11 r156:SI=0xffffffffffff07ff
   10 r148:SI=zero_extend([r151:SI])
   10 r148:SI=zero_extend([r151:SI])
found mem(10) *(r[151]+0)
    5 r153:SI=r3:SI
      REG_DEAD: r3:SI
    4 r152:SI=r2:SI
      REG_DEAD: r2:SI
    3 r151:SI=r1:SI
      REG_DEAD: r1:SI
    2 r150:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   26 cc:CC=cmp(r163:SI,0x0)
      REG_DEAD: r163:SI
   25 r163:SI=r163:SI|r164:SI
      REG_DEAD: r164:SI
   24 r164:SI=[r151:SI+0xc]
   24 r164:SI=[r151:SI+0xc]
found mem(24) *(r[151]+12)
   23 r163:SI=[r151:SI+0x8]
   23 r163:SI=[r151:SI+0x8]
found mem(23) *(r[151]+8)
   22 r161:QI=0x0
      REG_EQUAL: 0x0
   19 r160:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   18 cc:CC=cmp(r153:SI,0x0)


starting bb 4
   29 r161:QI=0x1
      REG_EQUAL: 0x1


starting bb 5
   34 cc:CC=cmp(r168:SI,0x0)
      REG_DEAD: r168:SI
   33 r168:SI=zero_extend(r167:QI)
      REG_DEAD: r167:QI
   32 r167:QI=r166:SI#0
      REG_DEAD: r166:SI
   31 r166:SI=r160:SI|r161:QI#0
      REG_DEAD: r161:QI
      REG_DEAD: r160:SI


starting bb 6
   41 cc:CC=cmp(r169:SI,0x0)
   40 r169:SI=r169:SI|r143:DI#4
   39 r169:SI=r143:DI#0
   38 r143:DI=[r151:SI+0x8]
   38 r143:DI=[r151:SI+0x8]
found mem(38) *(r[151]+8)


starting bb 7
   46 [r151:SI]=r169:SI#0
      REG_DEAD: r169:SI
   46 [r151:SI]=r169:SI#0
      REG_DEAD: r169:SI
found mem(46) *(r[151]+0)


starting bb 8
   57 cc:CC=cmp(r140:SI,0x20)
   56 r140:SI=0x20-r174:SI
      REG_DEAD: r174:SI
   55 r174:SI=0x20-r137:SI
      REG_DEAD: r137:SI
   54 r137:SI=asm_operands
      REG_DEAD: r241:SI
   52 r241:SI=r143:DI#4
   51 r141:SI=sign_extend(r148:SI#0)
      REG_DEAD: r148:SI


starting bb 9
   62 r140:SI=0x40-r175:SI
      REG_DEAD: r175:SI
   61 r175:SI=0x20-r136:SI
      REG_DEAD: r136:SI
   60 r136:SI=asm_operands


starting bb 10
   65 cc:CC=cmp(r140:SI,0x0)


starting bb 11
  357 r143:DI=r253:DI
      REG_DEAD: r253:DI
  356 r253:DI#4=r244:SI
      REG_DEAD: r244:SI
  355 r253:DI#0=r243:SI
      REG_DEAD: r243:SI
  354 clobber r253:DI
  353 r244:SI=r1:SI
      REG_DEAD: r1:SI
  352 r243:SI=r0:SI
      REG_DEAD: r0:SI
   71 r0:DI=call [`__aeabi_llsl'] argc:0x0
      REG_DEAD: r2:SI
      REG_EH_REGION: 0xffffffffffffffff
   70 r2:SI=r140:SI
      REG_DEAD: r140:SI
   69 r0:DI=r143:DI
      REG_DEAD: r143:DI
   68 r141:SI=r141:SI-r140:SI


starting bb 12
   76 cc:CC=cmp(r141:SI,0x0)


starting bb 13
   79 r139:SI=0x0


starting bb 14
   86 cc:CC=cmp(r147:SI,0x0)
   84 r147:SI=-r141:SI
      REG_DEAD: r141:SI


starting bb 15
   89 cc:CC=cmp(r147:SI,0x3f)


starting bb 16
  107 cc:CC=cmp(r181:SI,0x1)
      REG_DEAD: r181:SI
  106 r181:SI=r0:SI+0x1
      REG_DEAD: r0:SI
  106 r181:SI=r0:SI+0x1
      REG_DEAD: r0:SI
found pre add(106) r[181]=r[0]+1
  105 r0:SI=call [`__aeabi_ulcmp'] argc:0x0
      REG_EH_REGION: 0x0
  104 r2:DI=0x0
  103 r0:DI=r180:DI
  369 r180:DI=r255:DI
      REG_DEAD: r255:DI
  368 r255:DI#4=r248:SI
      REG_DEAD: r248:SI
  367 r255:DI#0=r247:SI
      REG_DEAD: r247:SI
  366 clobber r255:DI
  365 r248:SI=r1:SI
      REG_DEAD: r1:SI
  364 r247:SI=r0:SI
      REG_DEAD: r0:SI
  100 r0:DI=call [`__aeabi_llsl'] argc:0x0
      REG_DEAD: r2:SI
      REG_EH_REGION: 0xffffffffffffffff
   99 r2:SI=r178:SI
      REG_DEAD: r178:SI
   98 r0:DI=r143:DI
      REG_DEAD: r143:DI
   97 r178:SI=0x40-r147:SI
      REG_DEAD: r147:SI
  362 r254:DI#4=r246:SI
      REG_DEAD: r246:SI
  361 r254:DI#0=r245:SI
      REG_DEAD: r245:SI
  360 clobber r254:DI
  359 r246:SI=r1:SI
      REG_DEAD: r1:SI
  358 r245:SI=r0:SI
      REG_DEAD: r0:SI
   94 r0:DI=call [`__aeabi_llsr'] argc:0x0
      REG_DEAD: r2:SI
      REG_EH_REGION: 0xffffffffffffffff
   93 r2:SI=r147:SI
   92 r0:DI=r143:DI


starting bb 17
  109 r180:DI=0x1


starting bb 18
  112 r143:DI=r180:DI|r254:DI
      REG_DEAD: r254:DI
      REG_DEAD: r180:DI


starting bb 19
  121 cc:CC=cmp(r182:SI,0x1)
      REG_DEAD: r182:SI
  120 r182:SI=r0:SI+0x1
      REG_DEAD: r0:SI
  120 r182:SI=r0:SI+0x1
      REG_DEAD: r0:SI
found pre add(120) r[182]=r[0]+1
  119 r0:SI=call [`__aeabi_ulcmp'] argc:0x0
      REG_EH_REGION: 0x0
  118 r2:DI=0x0
  117 r0:DI=r143:DI


starting bb 20
  123 r143:DI=0x1


starting bb 21
  131 cc:CC=cmp(r185:SI,0x0)
  130 r185:SI=r185:SI|r183:DI#4
      REG_DEAD: r183:DI
  129 r185:SI=r183:DI#0
  128 r183:DI=r143:DI&r184:DI
      REG_DEAD: r184:DI
      REG_EQUAL: r143:DI&0x7ff
  127 r184:DI=0x7ff


starting bb 22
  135 r141:SI=r139:SI
      REG_EQUAL: 0x0
  134 r139:SI=r185:SI
      REG_DEAD: r185:SI
      REG_EQUAL: 0x0


starting bb 23
  141 r141:SI=0x0
  140 r139:SI=0x1


starting bb 24
  145 cc:CC=cmp(r138:SI,0x0)
  144 r138:SI=r152:SI&0xc00000
      REG_DEAD: r152:SI


starting bb 25
  152 cc:CC=cmp(r188:SI,0x0)
      REG_DEAD: r188:SI
  151 r188:SI=r188:SI|r186:DI#4
      REG_DEAD: r186:DI
  150 r188:SI=r186:DI#0
  149 r186:DI=r143:DI&r187:DI
      REG_DEAD: r187:DI
      REG_EQUAL: r143:DI&0x800
  148 r187:DI=0x800


starting bb 26
  155 r142:DI=0x3ff


starting bb 27
  160 r142:DI=0x400


starting bb 28
  165 cc:CC=cmp(r138:SI,0xc00000)


starting bb 29
  178 cc:CC=cmp(r196:SI,0x0)
      REG_DEAD: r196:SI
  177 r196:SI=zero_extend(r195:QI)
      REG_DEAD: r195:QI
  176 r195:QI=r194:SI#0
      REG_DEAD: r194:SI
  175 r194:SI=r190:SI^r193:SI
      REG_DEAD: r193:SI
      REG_DEAD: r190:SI
  173 r193:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
  172 cc:CC=cmp(r192:SI,0x0)
      REG_DEAD: r192:SI
  171 r192:SI=zero_extend([r151:SI+0x2])
  171 r192:SI=zero_extend([r151:SI+0x2])
found mem(171) *(r[151]+2)
  169 r190:SI=cc:CC==0x0
      REG_DEAD: cc:CC
  168 cc:CC=cmp(r138:SI,0x400000)
      REG_DEAD: r138:SI


starting bb 30
  181 r142:DI=0x7ff


starting bb 31
  186 r142:DI=0x0


starting bb 32
  190 cc:CC=cmp(r143:DI#4,r197:DI#4)
  189 {r197:DI=r142:DI+r143:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC


starting bb 33


starting bb 34
  194 cc:CC=cmp(r143:DI#0,r197:DI#0)
      REG_DEAD: r197:DI


starting bb 35
  207 {r142:DI=r142:DI 0>>0x1;clobber cc:CC;}
      REG_UNUSED: cc:CC
  206 r143:DI=r144:DI|r145:DI
      REG_DEAD: r145:DI
      REG_DEAD: r144:DI
  205 r144:DI=r143:DI&r198:DI
      REG_DEAD: r198:DI
      REG_DEAD: r143:DI
      REG_EQUAL: r143:DI&0x1
  204 r198:DI=0x1
  203 {r145:DI=r143:DI 0>>0x1;clobber cc:CC;}
      REG_UNUSED: cc:CC
  202 r141:SI=r141:SI+0x1


starting bb 36
  214 cc:CC=cmp(r201:SI,0x0)
      REG_DEAD: r201:SI
  213 r201:SI=r201:SI|r199:DI#4
      REG_DEAD: r199:DI
  212 r201:SI=r199:DI#0
  211 r199:DI=r143:DI&r200:DI
      REG_DEAD: r200:DI
      REG_EQUAL: r143:DI&0x7ff
  210 r200:DI=0x7ff


starting bb 37
  217 r153:SI=r153:SI|0x10


starting bb 38
  221 cc:CC=cmp(r141:SI,r202:SI)
      REG_EQUAL: cmp(r141:SI,0x7fd)
  220 r202:SI=0x7fd


starting bb 39
  227 cc:CC=cmp(r203:SI,0x0)
      REG_DEAD: r203:SI
  226 r203:SI=r203:SI|r142:DI#4
      REG_DEAD: r142:DI
  225 r203:SI=r142:DI#0
  224 r153:SI=r153:SI|0x14


starting bb 40
  234 [r151:SI+0x8]=r206:DI
      REG_DEAD: r206:DI
      REG_EQUAL: 0x7fffffffffffffff
  234 [r151:SI+0x8]=r206:DI
      REG_DEAD: r206:DI
      REG_EQUAL: 0x7fffffffffffffff
found mem(234) *(r[151]+8)
  233 r206:DI=0x7fffffffffffffff
  232 [r151:SI]=r202:SI#0
      REG_DEAD: r202:SI
      REG_EQUAL: 0x7fd
  232 [r151:SI]=r202:SI#0
      REG_DEAD: r202:SI
      REG_EQUAL: 0x7fd
found mem(232) *(r[151]+0)


starting bb 41
  243 [r151:SI+0x8]=r209:DI
      REG_DEAD: r209:DI
      REG_EQUAL: 0x0
  243 [r151:SI+0x8]=r209:DI
      REG_DEAD: r209:DI
      REG_EQUAL: 0x0
found mem(243) *(r[151]+8)
  242 r209:DI=0x0
  241 [r151:SI]=r208:SI#0
      REG_DEAD: r208:SI
      REG_EQUAL: 0x7ff
  241 [r151:SI]=r208:SI#0
      REG_DEAD: r208:SI
      REG_EQUAL: 0x7ff
found mem(241) *(r[151]+0)
  239 r208:SI=0xffffffffffff07ff


starting bb 42
  266 cc:CC=cmp(r133:DI#4,0xffffffff80000000)
  265 r216:QI=0x0
      REG_EQUAL: 0x0
  262 r215:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
  261 cc:CC=cmp(r141:SI,0x0)
  374 r141:SI={(cc:CC!=0x0)?r141:SI:r213:SI}
      REG_DEAD: r213:SI
      REG_DEAD: cc:CC
  373 cc:CC=cmp(r213:SI,0x0)
  254 r213:SI=r249:SI|r250:SI
      REG_DEAD: r250:SI
      REG_DEAD: r249:SI
  252 r250:SI=r133:DI#4 0>>0xb
  251 r249:SI=r212:SI|r249:SI
      REG_DEAD: r212:SI
  250 r249:SI=r133:DI#0 0>>0xb
  249 r212:SI=r133:DI#4<<0x15
  248 {r133:DI=r142:DI+r143:DI;clobber cc:CC;}
      REG_DEAD: r143:DI
      REG_DEAD: r142:DI
      REG_UNUSED: cc:CC


starting bb 43


starting bb 44
  270 cc:CC=cmp(r133:DI#0,0x0)


starting bb 45
  278 r216:QI=0x1
      REG_EQUAL: 0x1


starting bb 46
  283 cc:CC=cmp(r221:SI,0x0)
      REG_DEAD: r221:SI
  282 r221:SI=zero_extend(r220:QI)
      REG_DEAD: r220:QI
  281 r220:QI=r219:SI#0
      REG_DEAD: r219:SI
  280 r219:SI=r215:SI|r216:QI#0
      REG_DEAD: r216:QI
      REG_DEAD: r215:SI


starting bb 47
  286 cc:CC=cmp(r139:SI,0x0)
      REG_DEAD: r139:SI


starting bb 48
  289 r153:SI=r153:SI|0x8


starting bb 49
  294 [r151:SI+0x8]=r222:DI
      REG_DEAD: r222:DI
  294 [r151:SI+0x8]=r222:DI
      REG_DEAD: r222:DI
found mem(294) *(r[151]+8)
  293 {r222:DI=r133:DI 0>>0x1;clobber cc:CC;}
      REG_DEAD: r133:DI
      REG_UNUSED: cc:CC
  292 [r151:SI]=r141:SI#0
      REG_DEAD: r141:SI
  292 [r151:SI]=r141:SI#0
      REG_DEAD: r141:SI
found mem(292) *(r[151]+0)


starting bb 50
  330 use r0:SI
  324 r0:SI=r153:SI
      REG_DEAD: r153:SI
  319 call [`vfp_put_double'] argc:0x0
      REG_DEAD: r2:SI
  318 r2:SI=r150:SI
      REG_DEAD: r150:SI
  317 r0:DI=r239:DI
      REG_DEAD: r239:DI
  316 {r239:DI=r231:DI+r234:DI;clobber cc:CC;}
      REG_DEAD: r234:DI
      REG_DEAD: r231:DI
      REG_UNUSED: cc:CC
  315 r234:DI#4=r236:SI 0>>0xa
      REG_DEAD: r236:SI
  313 r234:DI#0=r235:SI|r234:DI#0
      REG_DEAD: r235:SI
  312 r234:DI#0=r237:SI 0>>0xa
      REG_DEAD: r237:SI
  311 r237:SI=[r151:SI+0x8]
      REG_DEAD: r151:SI
  311 r237:SI=[r151:SI+0x8]
      REG_DEAD: r151:SI
found mem(311) *(r[151]+8)
  310 r235:SI=r236:SI<<0x16
  309 r236:SI=[r151:SI+0xc]
  309 r236:SI=[r151:SI+0xc]
found mem(309) *(r[151]+12)
  307 {r231:DI=r226:DI+r230:DI;clobber cc:CC;}
      REG_DEAD: r230:DI
      REG_DEAD: r226:DI
      REG_UNUSED: cc:CC
  306 r230:DI#0=r226:DI#0
  305 r230:DI#4=r227:DI#0<<0x14
      REG_DEAD: r227:DI
  304 r227:DI=sign_extend(r228:SI)
      REG_DEAD: r228:SI
  303 r228:SI=sign_extend([r151:SI])
  303 r228:SI=sign_extend([r151:SI])
found mem(303) *(r[151]+0)
  301 r226:DI#0=0x0
  300 r226:DI#4=r224:SI<<0x10
      REG_DEAD: r224:SI
  298 r224:SI=zero_extend([r151:SI+0x2])
  298 r224:SI=zero_extend([r151:SI+0x2])
found mem(298) *(r[151]+2)


vfp_double_normaliseround

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={14d,14u} r1={13d,10u} r2={13d,7u} r3={9d,3u} r11={1d,50u} r12={7d} r13={1d,56u} r14={7d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={43d,32u} r25={1d,50u} r26={1d,49u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={1d,6u} r136={1d,1u} r137={1d,1u} r138={1d,3u} r139={3d,2u} r140={2d,4u} r141={6d,8u,1d} r142={5d,5u} r143={5d,17u,4d} r144={1d,1u} r145={1d,1u} r147={1d,4u} r148={1d,2u} r150={1d,1u} r151={1d,16u} r152={1d,1u} r153={4d,5u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={2d,1u} r163={2d,2u} r164={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={2d,3u} r174={1d,1u} r175={1d,1u} r178={1d,1u} r180={2d,2u} r181={1d,1u} r182={1d,1u} r183={1d,2u} r184={1d,1u} r185={2d,3u} r186={1d,2u} r187={1d,1u} r188={2d,2u} r190={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,2u} r198={1d,1u} r199={1d,2u} r200={1d,1u} r201={2d,2u} r202={1d,2u} r203={2d,2u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,2u} r215={1d,1u} r216={2d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r224={1d,1u} r226={2d,4u} r227={1d,1u} r228={1d,1u} r230={2d,3u} r231={1d,1u} r234={3d,5u} r235={1d,1u} r236={1d,2u} r237={1d,1u} r239={1d,1u} r241={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={2d,2u} r250={1d,1u} r253={3d,3u} r254={3d,3u} r255={3d,3u} 
;;    total ref usage 1355{897d,453u,5e} in 211{205 regular + 6 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 226 230 234
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 148 150 151 152 153 155 156 157 158
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 148 150 151 152 153 155 156 157 158
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 arch/arm/vfp/vfpdouble.c:71 (set (reg/v:SI 150 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:71 (set (reg/v/f:SI 151 [ vd ])
        (reg:SI 1 r1 [ vd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ vd ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:71 (set (reg/v:SI 152 [ fpscr ])
        (reg:SI 2 r2 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ fpscr ])
        (nil)))

(insn 5 4 7 2 arch/arm/vfp/vfpdouble.c:71 (set (reg/v:SI 153 [ exceptions ])
        (reg:SI 3 r3 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ exceptions ])
        (nil)))

(note 7 5 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 7 11 2 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 148 [ D.4105 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 156)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:81 (set (reg:HI 155)
        (subreg:HI (reg:SI 156) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 157 [ D.4105 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 148 [ D.4105 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 158)
        (sign_extend:SI (reg:HI 155))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 155)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:81 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157 [ D.4105 ])
            (reg:SI 158))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg:SI 157 [ D.4105 ])
            (nil))))

(jump_insn 16 15 17 2 arch/arm/vfp/vfpdouble.c:81 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  6 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 153
;; lr  def 	 24 [cc] 160 161 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153
;; live  gen 	 24 [cc] 160 161 163 164
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 153 [ exceptions ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 19 18 22 3 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:SI 160)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 22 19 23 3 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:QI 161)
        (const_int 0 [0x0])) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 23 22 24 3 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 163 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 3 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 164 [ <variable>.significand+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 3 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 163 [ <variable>.significand ])
        (ior:SI (reg:SI 163 [ <variable>.significand ])
            (reg:SI 164 [ <variable>.significand+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 164 [ <variable>.significand+4 ])
        (nil)))

(insn 26 25 27 3 arch/arm/vfp/vfpdouble.c:81 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ <variable>.significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 163 [ <variable>.significand ])
        (nil)))

(jump_insn 27 26 332 3 arch/arm/vfp/vfpdouble.c:81 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153 160 161 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153 160 161


;; Succ edge  5 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153 160 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153 160
;; live  gen 	 161
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 332 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 29 332 30 4 arch/arm/vfp/vfpdouble.c:81 (set (reg:QI 161)
        (const_int 1 [0x1])) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153 160 161 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153 160 161


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(11){ }u32(13){ }u33(25){ }u34(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153 160 161 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161
;; lr  def 	 24 [cc] 166 167 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153 160 161
;; live  gen 	 24 [cc] 166 167 168
;; live  kill	

;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 30 29 333 5 112 "" [1 uses])

(note 333 30 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 31 333 32 5 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 166)
        (ior:SI (reg:SI 160)
            (subreg:SI (reg:QI 161) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:QI 161)
        (expr_list:REG_DEAD (reg:SI 160)
            (nil))))

(insn 32 31 33 5 arch/arm/vfp/vfpdouble.c:81 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 166)
        (nil)))

(insn 33 32 34 5 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 167)
        (nil)))

(insn 34 33 35 5 arch/arm/vfp/vfpdouble.c:81 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168)
        (nil)))

(jump_insn 35 34 36 5 arch/arm/vfp/vfpdouble.c:81 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 295)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 50 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153


;; Succ edge  50 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 2 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc] 143 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150 151 152 153
;; live  gen 	 24 [cc] 143 169
;; live  kill	

;; Pred edge  2 [72.0%] 
;; Pred edge  5 [50.0%]  (fallthru)
(code_label 36 35 37 6 110 "" [1 uses])

(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 6 arch/arm/vfp/vfpdouble.c:87 (set (reg/v:DI 143 [ significand ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 39 38 40 6 arch/arm/vfp/vfpdouble.c:87 (set (reg:SI 169 [ significand ])
        (subreg:SI (reg/v:DI 143 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 6 arch/arm/vfp/vfpdouble.c:87 (set (reg:SI 169 [ significand ])
        (ior:SI (reg:SI 169 [ significand ])
            (subreg:SI (reg/v:DI 143 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 41 40 42 6 arch/arm/vfp/vfpdouble.c:87 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 42 41 43 6 arch/arm/vfp/vfpdouble.c:87 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 148 150 151 152 153 169 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 148 150 151 152 153 169


;; Succ edge  7 [39.0%]  (fallthru)
;; Succ edge  8 [61.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153 169 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 169
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153 169
;; live  gen 	
;; live  kill	

;; Pred edge  6 [39.0%]  (fallthru)
(note 43 42 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 46 43 49 7 arch/arm/vfp/vfpdouble.c:88 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg:SI 169 [ significand ]) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 169 [ significand ])
        (nil)))
;; End of basic block 7 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153


;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 148 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 148
;; lr  def 	 24 [cc] 137 140 141 174 241
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 148 150 151 152 153
;; live  gen 	 24 [cc] 137 140 141 174 241
;; live  kill	

;; Pred edge  6 [61.0%] 
(code_label 49 46 50 8 113 "" [1 uses])

(note 50 49 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 8 arch/arm/vfp/vfpdouble.c:92 (set (reg/v:SI 141 [ exponent ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 148 [ D.4105 ]) 0))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 148 [ D.4105 ])
        (nil)))

(insn 52 51 54 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg:SI 241)
        (subreg:SI (reg/v:DI 143 [ significand ]) 4)) 167 {*arm_movsi_insn} (nil))

(insn 54 52 55 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 137 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (reg:SI 241)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (expr_list:REG_DEAD (reg:SI 241)
        (nil)))

(insn 55 54 56 8 arch/arm/vfp/vfpdouble.c:95 (set (reg:SI 174)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 137 [ ret ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ ret ])
        (nil)))

(insn 56 55 57 8 arch/arm/vfp/vfpdouble.c:95 (set (reg/v:SI 140 [ shift ])
        (minus:SI (const_int 32 [0x20])
            (reg:SI 174))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 174)
        (nil)))

(insn 57 56 58 8 arch/arm/vfp/vfpdouble.c:96 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ shift ])
            (const_int 32 [0x20]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 58 57 59 8 arch/arm/vfp/vfpdouble.c:96 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 150 151 152 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 150 151 152 153


;; Succ edge  9 [28.0%]  (fallthru)
;; Succ edge  10 [72.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 136 140 175
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 150 151 152 153
;; live  gen 	 136 140 175
;; live  kill	

;; Pred edge  8 [28.0%]  (fallthru)
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 136 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (subreg:SI (reg/v:DI 143 [ significand ]) 0)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(insn 61 60 62 9 arch/arm/vfp/vfpdouble.c:97 (set (reg:SI 175)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 136 [ ret ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ ret ])
        (nil)))

(insn 62 61 63 9 arch/arm/vfp/vfpdouble.c:97 (set (reg/v:SI 140 [ shift ])
        (minus:SI (const_int 64 [0x40])
            (reg:SI 175))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 175)
        (nil)))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 150 151 152 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 150 151 152 153


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 150 151 152 153
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [72.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 63 62 64 10 114 "" [1 uses])

(note 64 63 65 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 10 arch/arm/vfp/vfpdouble.c:98 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ shift ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 66 65 67 10 arch/arm/vfp/vfpdouble.c:98 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 150 151 152 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 150 151 152 153


;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u81(11){ }u82(13){ }u83(25){ }u84(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 143 243 244 253
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 143 150 151 152 153
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 141 143 243 244 253
;; live  kill	 14 [lr] 253

;; Pred edge  10 [50.0%]  (fallthru)
(note 67 66 68 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 11 arch/arm/vfp/vfpdouble.c:99 (set (reg/v:SI 141 [ exponent ])
        (minus:SI (reg/v:SI 141 [ exponent ])
            (reg/v:SI 140 [ shift ]))) 28 {*arm_subsi3_insn} (nil))

(insn 69 68 70 11 arch/arm/vfp/vfpdouble.c:100 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg/v:DI 143 [ significand ])
        (nil)))

(insn 70 69 71 11 arch/arm/vfp/vfpdouble.c:100 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ shift ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ shift ])
        (nil)))

(call_insn/u 71 70 352 11 arch/arm/vfp/vfpdouble.c:100 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 352 71 353 11 arch/arm/vfp/vfpdouble.c:100 (set (reg:SI 243)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 353 352 354 11 arch/arm/vfp/vfpdouble.c:100 (set (reg:SI 244 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 354 353 355 11 arch/arm/vfp/vfpdouble.c:100 (clobber (reg:DI 253 [ significand ])) -1 (nil))

(insn 355 354 356 11 arch/arm/vfp/vfpdouble.c:100 (set (subreg:SI (reg:DI 253 [ significand ]) 0)
        (reg:SI 243)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 243)
        (nil)))

(insn 356 355 357 11 arch/arm/vfp/vfpdouble.c:100 (set (subreg:SI (reg:DI 253 [ significand ]) 4)
        (reg:SI 244 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 244 [+4 ])
        (nil)))

(insn 357 356 74 11 arch/arm/vfp/vfpdouble.c:100 (set (reg/v:DI 143 [ significand ])
        (reg:DI 253 [ significand ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 253 [ significand ])
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 150 151 152 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 150 151 152 153


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u100(11){ }u101(13){ }u102(25){ }u103(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 150 151 152 153
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [50.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 74 357 75 12 115 "" [1 uses])

(note 75 74 76 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 12 arch/arm/vfp/vfpdouble.c:113 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ exponent ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 77 76 78 12 arch/arm/vfp/vfpdouble.c:113 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 82)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 14 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 150 151 152 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 150 151 152 153


;; Succ edge  14 [50.0%] 
;; Succ edge  13 [50.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u106(11){ }u107(13){ }u108(25){ }u109(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 150 151 152 153
;; live  gen 	 139
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 78 77 79 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 82 13 arch/arm/vfp/vfpdouble.c:113 (set (reg/v:SI 139 [ underflow ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 152 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 152 153


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u110(11){ }u111(13){ }u112(25){ }u113(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 150 151 152 153
;; live  gen 	 24 [cc] 147
;; live  kill	

;; Pred edge  12 [50.0%] 
(code_label 82 79 83 14 116 "" [1 uses])

(note 83 82 84 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 86 14 arch/arm/vfp/vfpdouble.c:114 (set (reg:SI 147 [ D.4126 ])
        (neg:SI (reg/v:SI 141 [ exponent ]))) 127 {*arm_negsi2} (expr_list:REG_DEAD (reg/v:SI 141 [ exponent ])
        (nil)))

(insn 86 84 87 14 arch/arm/vfp/vfp.h:25 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ D.4126 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 87 86 88 14 arch/arm/vfp/vfp.h:25 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14 -> ( 15 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 150 151 152 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 150 151 152 153


;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u117(11){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 150 151 152 153
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 88 87 89 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 15 arch/arm/vfp/vfp.h:26 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ D.4126 ])
            (const_int 63 [0x3f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 90 89 91 15 arch/arm/vfp/vfp.h:26 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 115)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 16 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 150 151 152 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 150 151 152 153


;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u123(11){ }u124(13){ }u125(25){ }u126(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 178 180 181 245 246 247 248 254 255
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 150 151 152 153
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 178 180 181 245 246 247 248 254 255
;; live  kill	 14 [lr] 254 255

;; Pred edge  15 [50.0%]  (fallthru)
(note 91 90 92 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 16 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) 163 {*arm_movdi} (nil))

(insn 93 92 94 16 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 147 [ D.4126 ])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 94 93 358 16 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 358 94 359 16 arch/arm/vfp/vfp.h:27 (set (reg:SI 245)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 359 358 360 16 arch/arm/vfp/vfp.h:27 (set (reg:SI 246 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 360 359 361 16 arch/arm/vfp/vfp.h:27 (clobber (reg:DI 254 [ D.5449 ])) -1 (nil))

(insn 361 360 362 16 arch/arm/vfp/vfp.h:27 (set (subreg:SI (reg:DI 254 [ D.5449 ]) 0)
        (reg:SI 245)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 245)
        (nil)))

(insn 362 361 97 16 arch/arm/vfp/vfp.h:27 (set (subreg:SI (reg:DI 254 [ D.5449 ]) 4)
        (reg:SI 246 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 246 [+4 ])
        (nil)))

(insn 97 362 98 16 arch/arm/vfp/vfp.h:27 (set (reg:SI 178)
        (minus:SI (const_int 64 [0x40])
            (reg:SI 147 [ D.4126 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 147 [ D.4126 ])
        (nil)))

(insn 98 97 99 16 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg/v:DI 143 [ significand ])
        (nil)))

(insn 99 98 100 16 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 178)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 178)
        (nil)))

(call_insn/u 100 99 364 16 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 364 100 365 16 arch/arm/vfp/vfp.h:27 (set (reg:SI 247)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 365 364 366 16 arch/arm/vfp/vfp.h:27 (set (reg:SI 248 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 366 365 367 16 arch/arm/vfp/vfp.h:27 (clobber (reg:DI 255 [+4 ])) -1 (nil))

(insn 367 366 368 16 arch/arm/vfp/vfp.h:27 (set (subreg:SI (reg:DI 255 [+4 ]) 0)
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (nil)))

(insn 368 367 369 16 arch/arm/vfp/vfp.h:27 (set (subreg:SI (reg:DI 255 [+4 ]) 4)
        (reg:SI 248 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 248 [+4 ])
        (nil)))

(insn 369 368 103 16 arch/arm/vfp/vfp.h:27 (set (reg:DI 180 [+4 ])
        (reg:DI 255 [+4 ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 255 [+4 ])
        (nil)))

(insn 103 369 104 16 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg:DI 180 [+4 ])) 163 {*arm_movdi} (nil))

(insn 104 103 105 16 arch/arm/vfp/vfp.h:27 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(call_insn/u 105 104 106 16 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 106 105 107 16 arch/arm/vfp/vfp.h:27 (set (reg:SI 181)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 107 106 108 16 arch/arm/vfp/vfp.h:27 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 181)
        (nil)))

(jump_insn 108 107 334 16 arch/arm/vfp/vfp.h:27 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 16 -> ( 18 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 153 180 226 230 234 254
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 153 180 254


;; Succ edge  18 [29.0%] 
;; Succ edge  17 [71.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u162(11){ }u163(13){ }u164(25){ }u165(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 153 226 230 234 254
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 153 254
;; live  gen 	 180
;; live  kill	

;; Pred edge  16 [71.0%]  (fallthru)
(note 334 108 109 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 109 334 110 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 180 [+4 ])
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 153 180 226 230 234 254
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 153 180 254


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u166(11){ }u167(13){ }u168(25){ }u169(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 153 180 226 230 234 254
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180 254
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 153 180 254
;; live  gen 	 143
;; live  kill	

;; Pred edge  16 [29.0%] 
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 110 109 335 18 120 "" [1 uses])

(note 335 110 112 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 112 335 115 18 arch/arm/vfp/vfp.h:27 (set (reg/v:DI 143 [ significand ])
        (ior:DI (reg:DI 180 [+4 ])
            (reg:DI 254 [ D.5449 ]))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 254 [ D.5449 ])
        (expr_list:REG_DEAD (reg:DI 180 [+4 ])
            (nil))))
;; End of basic block 18 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u172(11){ }u173(13){ }u174(25){ }u175(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 182
;; live  kill	 14 [lr]

;; Pred edge  15 [50.0%] 
(code_label 115 112 116 19 119 "" [1 uses])

(note 116 115 117 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 118 19 arch/arm/vfp/vfp.h:29 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) 163 {*arm_movdi} (nil))

(insn 118 117 119 19 arch/arm/vfp/vfp.h:29 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(call_insn/u 119 118 120 19 arch/arm/vfp/vfp.h:29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 120 119 121 19 arch/arm/vfp/vfp.h:29 (set (reg:SI 182)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 121 120 122 19 arch/arm/vfp/vfp.h:29 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 182)
        (nil)))

(jump_insn 122 121 336 19 arch/arm/vfp/vfp.h:29 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 19 -> ( 21 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153


;; Succ edge  21 [29.0%] 
;; Succ edge  20 [71.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u185(11){ }u186(13){ }u187(25){ }u188(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 153
;; live  gen 	 143
;; live  kill	

;; Pred edge  19 [71.0%]  (fallthru)
(note 336 122 123 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 123 336 125 20 arch/arm/vfp/vfp.h:29 (set (reg/v:DI 143 [ significand ])
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 14 18 20 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u189(11){ }u190(13){ }u191(25){ }u192(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 183 184 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153
;; live  gen 	 24 [cc] 183 184 185
;; live  kill	

;; Pred edge  14 [50.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  19 [29.0%] 
(code_label 125 123 126 21 118 "" [2 uses])

(note 126 125 127 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 21 arch/arm/vfp/vfpdouble.c:121 (set (reg:DI 184)
        (const_int 2047 [0x7ff])) 163 {*arm_movdi} (nil))

(insn 128 127 129 21 arch/arm/vfp/vfpdouble.c:121 (set (reg:DI 183)
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 184))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 184)
        (expr_list:REG_EQUAL (and:DI (reg/v:DI 143 [ significand ])
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 129 128 130 21 arch/arm/vfp/vfpdouble.c:121 (set (reg:SI 185)
        (subreg:SI (reg:DI 183) 0)) 167 {*arm_movsi_insn} (nil))

(insn 130 129 131 21 arch/arm/vfp/vfpdouble.c:121 (set (reg:SI 185)
        (ior:SI (reg:SI 185)
            (subreg:SI (reg:DI 183) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 183)
        (nil)))

(insn 131 130 132 21 arch/arm/vfp/vfpdouble.c:121 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 132 131 133 21 arch/arm/vfp/vfpdouble.c:121 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 138)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153 185 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153 185


;; Succ edge  22 [50.0%]  (fallthru)
;; Succ edge  23 [50.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u201(11){ }u202(13){ }u203(25){ }u204(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153 185 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185
;; lr  def 	 139 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153 185
;; live  gen 	 139 141
;; live  kill	

;; Pred edge  21 [50.0%]  (fallthru)
(note 133 132 134 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 134 133 135 22 arch/arm/vfp/vfpdouble.c:122 (set (reg/v:SI 139 [ underflow ])
        (reg:SI 185)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 135 134 138 22 arch/arm/vfp/vfpdouble.c:115 (set (reg/v:SI 141 [ exponent ])
        (reg/v:SI 139 [ underflow ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 22 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 152 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 152 153


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u207(11){ }u208(13){ }u209(25){ }u210(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150 151 152 153
;; live  gen 	 139 141
;; live  kill	

;; Pred edge  21 [50.0%] 
(code_label 138 135 139 23 122 "" [1 uses])

(note 139 138 140 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 23 arch/arm/vfp/vfpdouble.c:115 (set (reg/v:SI 139 [ underflow ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 141 140 142 23 arch/arm/vfp/vfpdouble.c:115 (set (reg/v:SI 141 [ exponent ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 152 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 152 153


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 13 23 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 152 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 152 153
;; live  gen 	 24 [cc] 138
;; live  kill	

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 142 141 143 24 117 "" [0 uses])

(note 143 142 144 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 24 arch/arm/vfp/vfpdouble.c:129 (set (reg/v:SI 138 [ rmode ])
        (and:SI (reg/v:SI 152 [ fpscr ])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ fpscr ])
        (nil)))

(insn 145 144 146 24 arch/arm/vfp/vfpdouble.c:131 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ rmode ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 146 145 147 24 arch/arm/vfp/vfpdouble.c:131 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 163)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 24 -> ( 25 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 141 143 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 141 143 150 151 153


;; Succ edge  25 [50.0%]  (fallthru)
;; Succ edge  28 [50.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 186 187 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 153
;; live  gen 	 24 [cc] 186 187 188
;; live  kill	

;; Pred edge  24 [50.0%]  (fallthru)
(note 147 146 148 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 25 arch/arm/vfp/vfpdouble.c:133 (set (reg:DI 187)
        (const_int 2048 [0x800])) 163 {*arm_movdi} (nil))

(insn 149 148 150 25 arch/arm/vfp/vfpdouble.c:133 (set (reg:DI 186)
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 187))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 187)
        (expr_list:REG_EQUAL (and:DI (reg/v:DI 143 [ significand ])
                (const_int 2048 [0x800]))
            (nil))))

(insn 150 149 151 25 arch/arm/vfp/vfpdouble.c:133 (set (reg:SI 188)
        (subreg:SI (reg:DI 186) 0)) 167 {*arm_movsi_insn} (nil))

(insn 151 150 152 25 arch/arm/vfp/vfpdouble.c:133 (set (reg:SI 188)
        (ior:SI (reg:SI 188)
            (subreg:SI (reg:DI 186) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 186)
        (nil)))

(insn 152 151 153 25 arch/arm/vfp/vfpdouble.c:133 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (nil)))

(jump_insn 153 152 154 25 arch/arm/vfp/vfpdouble.c:133 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 158)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 25 -> ( 26 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 153


;; Succ edge  26 [50.0%]  (fallthru)
;; Succ edge  27 [50.0%] 

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u230(11){ }u231(13){ }u232(25){ }u233(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 153
;; live  gen 	 142
;; live  kill	

;; Pred edge  25 [50.0%]  (fallthru)
(note 154 153 155 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 155 154 158 26 arch/arm/vfp/vfpdouble.c:134 (set (reg/v:DI 142 [ incr ])
        (const_int 1023 [0x3ff])) 163 {*arm_movdi} (nil))
;; End of basic block 26 -> ( 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 25) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u234(11){ }u235(13){ }u236(25){ }u237(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 153
;; live  gen 	 142
;; live  kill	

;; Pred edge  25 [50.0%] 
(code_label 158 155 159 27 124 "" [1 uses])

(note 159 158 160 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 160 159 163 27 arch/arm/vfp/vfpdouble.c:132 (set (reg/v:DI 142 [ incr ])
        (const_int 1024 [0x400])) 163 {*arm_movdi} (nil))
;; End of basic block 27 -> ( 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 24) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u238(11){ }u239(13){ }u240(25){ }u241(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 141 143 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 141 143 150 151 153
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  24 [50.0%] 
(code_label 163 160 164 28 123 "" [1 uses])

(note 164 163 165 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 165 164 166 28 arch/arm/vfp/vfpdouble.c:135 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ rmode ])
            (const_int 12582912 [0xc00000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 166 165 167 28 arch/arm/vfp/vfpdouble.c:135 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 184)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 28 -> ( 31 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 141 143 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 141 143 150 151 153


;; Succ edge  31 [28.0%] 
;; Succ edge  29 [72.0%]  (fallthru)

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u244(11){ }u245(13){ }u246(25){ }u247(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 141 143 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151
;; lr  def 	 24 [cc] 190 192 193 194 195 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 141 143 150 151 153
;; live  gen 	 24 [cc] 190 192 193 194 195 196
;; live  kill	

;; Pred edge  28 [72.0%]  (fallthru)
(note 167 166 168 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 168 167 169 29 arch/arm/vfp/vfpdouble.c:137 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ rmode ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ rmode ])
        (nil)))

(insn 169 168 171 29 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 190)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 171 169 172 29 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 192 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vd ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 172 171 173 29 arch/arm/vfp/vfpdouble.c:137 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192 [ <variable>.sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 192 [ <variable>.sign ])
        (nil)))

(insn 173 172 175 29 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 175 173 176 29 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 194)
        (xor:SI (reg:SI 190)
            (reg:SI 193))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_DEAD (reg:SI 190)
            (nil))))

(insn 176 175 177 29 arch/arm/vfp/vfpdouble.c:137 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 194)
        (nil)))

(insn 177 176 178 29 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 195)
        (nil)))

(insn 178 177 179 29 arch/arm/vfp/vfpdouble.c:137 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(jump_insn 179 178 180 29 arch/arm/vfp/vfpdouble.c:137 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 184)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 29 -> ( 30 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 153


;; Succ edge  30 [50.0%]  (fallthru)
;; Succ edge  31 [50.0%] 

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u259(11){ }u260(13){ }u261(25){ }u262(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 153
;; live  gen 	 142
;; live  kill	

;; Pred edge  29 [50.0%]  (fallthru)
(note 180 179 181 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 184 30 arch/arm/vfp/vfpdouble.c:138 (set (reg/v:DI 142 [ incr ])
        (const_int 2047 [0x7ff])) 163 {*arm_movdi} (nil))
;; End of basic block 30 -> ( 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 29 28) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u263(11){ }u264(13){ }u265(25){ }u266(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 143 150 151 153
;; live  gen 	 142
;; live  kill	

;; Pred edge  29 [50.0%] 
;; Pred edge  28 [28.0%] 
(code_label 184 181 185 31 126 "" [2 uses])

(note 185 184 186 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 186 185 187 31 arch/arm/vfp/vfpdouble.c:136 (set (reg/v:DI 142 [ incr ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 31 -> ( 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 31 26 27 30) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u267(11){ }u268(13){ }u269(25){ }u270(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143
;; lr  def 	 24 [cc] 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153
;; live  gen 	 24 [cc] 197
;; live  kill	 24 [cc]

;; Pred edge  31 [100.0%]  (fallthru)
;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru)
;; Pred edge  30 [100.0%]  (fallthru)
(code_label 187 186 188 32 125 "" [0 uses])

(note 188 187 189 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 32 arch/arm/vfp/vfpdouble.c:145 (parallel [
            (set (reg:DI 197)
                (plus:DI (reg/v:DI 142 [ incr ])
                    (reg/v:DI 143 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 190 189 191 32 arch/arm/vfp/vfpdouble.c:145 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 143 [ significand ]) 4)
            (subreg:SI (reg:DI 197) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 191 190 338 32 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 351)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 32 -> ( 35 33)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 197 226 230 234
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 197


;; Succ edge  35 [50.0%] 
;; Succ edge  33 [50.0%]  (fallthru)

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u276(11){ }u277(13){ }u278(25){ }u279(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 197 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 197
;; live  gen 	
;; live  kill	

;; Pred edge  32 [50.0%]  (fallthru)
(note 338 191 193 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(jump_insn 193 338 339 33 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 33 -> ( 36 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 197 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 197


;; Succ edge  36 [71.0%] 
;; Succ edge  34 [29.0%]  (fallthru)

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u281(11){ }u282(13){ }u283(25){ }u284(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 197 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 197
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 197
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  33 [29.0%]  (fallthru)
(note 339 193 194 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 194 339 195 34 arch/arm/vfp/vfpdouble.c:145 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 143 [ significand ]) 0)
            (subreg:SI (reg:DI 197) 0))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:DI 197)
        (nil)))

(jump_insn 195 194 351 34 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 351)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34 -> ( 35 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153


;; Succ edge  35 [50.0%] 
;; Succ edge  36 [50.0%]  (fallthru)

;; Start of basic block ( 34 32) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u288(11){ }u289(13){ }u290(25){ }u291(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 143
;; lr  def 	 24 [cc] 141 142 143 144 145 198
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153
;; live  gen 	 141 142 143 144 145 198
;; live  kill	 24 [cc]

;; Pred edge  34 [50.0%] 
;; Pred edge  32 [50.0%] 
(code_label 351 195 201 35 137 "" [2 uses])

(note 201 351 202 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 35 arch/arm/vfp/vfpdouble.c:146 (set (reg/v:SI 141 [ exponent ])
        (plus:SI (reg/v:SI 141 [ exponent ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 203 202 204 35 arch/arm/vfp/vfpdouble.c:147 (parallel [
            (set (reg:DI 145 [ D.4150 ])
                (lshiftrt:DI (reg/v:DI 143 [ significand ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) 114 {arm_lshrdi3_1bit} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 204 203 205 35 arch/arm/vfp/vfpdouble.c:147 (set (reg:DI 198)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 205 204 206 35 arch/arm/vfp/vfpdouble.c:147 (set (reg:DI 144 [ D.4151 ])
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 198))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 198)
        (expr_list:REG_DEAD (reg/v:DI 143 [ significand ])
            (expr_list:REG_EQUAL (and:DI (reg/v:DI 143 [ significand ])
                    (const_int 1 [0x1]))
                (nil)))))

(insn 206 205 207 35 arch/arm/vfp/vfpdouble.c:147 (set (reg/v:DI 143 [ significand ])
        (ior:DI (reg:DI 144 [ D.4151 ])
            (reg:DI 145 [ D.4150 ]))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 145 [ D.4150 ])
        (expr_list:REG_DEAD (reg:DI 144 [ D.4151 ])
            (nil))))

(insn 207 206 208 35 arch/arm/vfp/vfpdouble.c:148 (parallel [
            (set (reg/v:DI 142 [ incr ])
                (lshiftrt:DI (reg/v:DI 142 [ incr ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) 114 {arm_lshrdi3_1bit} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))
;; End of basic block 35 -> ( 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 35 33 34) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u300(11){ }u301(13){ }u302(25){ }u303(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 199 200 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153
;; live  gen 	 24 [cc] 199 200 201
;; live  kill	

;; Pred edge  35 [100.0%]  (fallthru)
;; Pred edge  33 [71.0%] 
;; Pred edge  34 [50.0%]  (fallthru)
(code_label 208 207 209 36 127 "" [1 uses])

(note 209 208 210 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 210 209 211 36 arch/arm/vfp/vfpdouble.c:160 (set (reg:DI 200)
        (const_int 2047 [0x7ff])) 163 {*arm_movdi} (nil))

(insn 211 210 212 36 arch/arm/vfp/vfpdouble.c:160 (set (reg:DI 199)
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 200))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 200)
        (expr_list:REG_EQUAL (and:DI (reg/v:DI 143 [ significand ])
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 212 211 213 36 arch/arm/vfp/vfpdouble.c:160 (set (reg:SI 201)
        (subreg:SI (reg:DI 199) 0)) 167 {*arm_movsi_insn} (nil))

(insn 213 212 214 36 arch/arm/vfp/vfpdouble.c:160 (set (reg:SI 201)
        (ior:SI (reg:SI 201)
            (subreg:SI (reg:DI 199) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 199)
        (nil)))

(insn 214 213 215 36 arch/arm/vfp/vfpdouble.c:160 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(jump_insn 215 214 216 36 arch/arm/vfp/vfpdouble.c:160 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 218)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 36 -> ( 37 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153


;; Succ edge  37 [50.0%]  (fallthru)
;; Succ edge  38 [50.0%] 

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u312(11){ }u313(13){ }u314(25){ }u315(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153
;; live  gen 	 153
;; live  kill	

;; Pred edge  36 [50.0%]  (fallthru)
(note 216 215 217 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 217 216 218 37 arch/arm/vfp/vfpdouble.c:161 (set (reg/v:SI 153 [ exceptions ])
        (ior:SI (reg/v:SI 153 [ exceptions ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 37 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 36 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u317(11){ }u318(13){ }u319(25){ }u320(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153
;; live  gen 	 24 [cc] 202
;; live  kill	

;; Pred edge  36 [50.0%] 
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 218 217 219 38 129 "" [1 uses])

(note 219 218 220 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 220 219 221 38 arch/arm/vfp/vfpdouble.c:171 (set (reg:SI 202)
        (const_int 2045 [0x7fd])) 167 {*arm_movsi_insn} (nil))

(insn 221 220 222 38 arch/arm/vfp/vfpdouble.c:171 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ exponent ])
            (reg:SI 202))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v:SI 141 [ exponent ])
            (const_int 2045 [0x7fd]))
        (nil)))

(jump_insn 222 221 223 38 arch/arm/vfp/vfpdouble.c:171 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 246)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 38 -> ( 39 42)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 202 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 202


;; Succ edge  39 [50.0%]  (fallthru)
;; Succ edge  42 [50.0%] 

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u325(11){ }u326(13){ }u327(25){ }u328(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 150 151 153 202 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 153
;; lr  def 	 24 [cc] 153 203
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 150 151 153 202
;; live  gen 	 24 [cc] 153 203
;; live  kill	

;; Pred edge  38 [50.0%]  (fallthru)
(note 223 222 224 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 224 223 225 39 arch/arm/vfp/vfpdouble.c:172 (set (reg/v:SI 153 [ exceptions ])
        (ior:SI (reg/v:SI 153 [ exceptions ])
            (const_int 20 [0x14]))) 89 {*arm_iorsi3} (nil))

(insn 225 224 226 39 arch/arm/vfp/vfpdouble.c:173 (set (reg:SI 203 [ incr ])
        (subreg:SI (reg/v:DI 142 [ incr ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 226 225 227 39 arch/arm/vfp/vfpdouble.c:173 (set (reg:SI 203 [ incr ])
        (ior:SI (reg:SI 203 [ incr ])
            (subreg:SI (reg/v:DI 142 [ incr ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 142 [ incr ])
        (nil)))

(insn 227 226 228 39 arch/arm/vfp/vfpdouble.c:173 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 203 [ incr ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 203 [ incr ])
        (nil)))

(jump_insn 228 227 229 39 arch/arm/vfp/vfpdouble.c:173 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 237)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 39 -> ( 40 41)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153 202 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153 202


;; Succ edge  40 [50.0%]  (fallthru)
;; Succ edge  41 [50.0%] 

;; Start of basic block ( 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u335(11){ }u336(13){ }u337(25){ }u338(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153 202 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 202
;; lr  def 	 206
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153 202
;; live  gen 	 206
;; live  kill	

;; Pred edge  39 [50.0%]  (fallthru)
(note 229 228 232 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 232 229 233 40 arch/arm/vfp/vfpdouble.c:174 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg:SI 202) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 202)
        (expr_list:REG_EQUAL (const_int 2045 [0x7fd])
            (nil))))

(insn 233 232 234 40 arch/arm/vfp/vfpdouble.c:175 (set (reg:DI 206)
        (const_int 9223372036854775807 [0x7fffffffffffffff])) 163 {*arm_movdi} (nil))

(insn 234 233 237 40 arch/arm/vfp/vfpdouble.c:175 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 206)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 206)
        (expr_list:REG_EQUAL (const_int 9223372036854775807 [0x7fffffffffffffff])
            (nil))))
;; End of basic block 40 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153


;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 39) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u343(11){ }u344(13){ }u345(25){ }u346(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 208 209
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153
;; live  gen 	 208 209
;; live  kill	

;; Pred edge  39 [50.0%] 
(code_label 237 234 238 41 131 "" [1 uses])

(note 238 237 239 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 239 238 241 41 arch/arm/vfp/vfpdouble.c:177 (set (reg:SI 208)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 241 239 242 41 arch/arm/vfp/vfpdouble.c:177 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg:SI 208) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 208)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 242 241 243 41 arch/arm/vfp/vfpdouble.c:178 (set (reg:DI 209)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 243 242 246 41 arch/arm/vfp/vfpdouble.c:178 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 209)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 209)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 41 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153


;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 38) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u351(11){ }u352(13){ }u353(25){ }u354(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 143
;; lr  def 	 24 [cc] 133 141 212 213 215 216 249 250
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142 143 150 151 153
;; live  gen 	 24 [cc] 133 141 212 213 215 216 249 250
;; live  kill	 24 [cc]

;; Pred edge  38 [50.0%] 
(code_label 246 243 247 42 130 "" [1 uses])

(note 247 246 248 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 248 247 249 42 arch/arm/vfp/vfpdouble.c:166 (parallel [
            (set (reg/v:DI 133 [ significand.542 ])
                (plus:DI (reg/v:DI 142 [ incr ])
                    (reg/v:DI 143 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg/v:DI 143 [ significand ])
        (expr_list:REG_DEAD (reg/v:DI 142 [ incr ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 249 248 250 42 arch/arm/vfp/vfpdouble.c:181 (set (reg:SI 212)
        (ashift:SI (subreg:SI (reg/v:DI 133 [ significand.542 ]) 4)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 250 249 251 42 arch/arm/vfp/vfpdouble.c:181 (set (reg:SI 249)
        (lshiftrt:SI (subreg:SI (reg/v:DI 133 [ significand.542 ]) 0)
            (const_int 11 [0xb]))) 117 {*arm_shiftsi3} (nil))

(insn 251 250 252 42 arch/arm/vfp/vfpdouble.c:181 (set (reg:SI 249)
        (ior:SI (reg:SI 212)
            (reg:SI 249))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 252 251 254 42 arch/arm/vfp/vfpdouble.c:181 (set (reg:SI 250 [+4 ])
        (lshiftrt:SI (subreg:SI (reg/v:DI 133 [ significand.542 ]) 4)
            (const_int 11 [0xb]))) 117 {*arm_shiftsi3} (nil))

(insn 254 252 373 42 arch/arm/vfp/vfpdouble.c:181 (set (reg:SI 213)
        (ior:SI (reg:SI 249)
            (reg:SI 250 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 250 [+4 ])
        (expr_list:REG_DEAD (reg:SI 249)
            (nil))))

(insn 373 254 374 42 arch/arm/vfp/vfpdouble.c:182 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 374 373 261 42 arch/arm/vfp/vfpdouble.c:182 (set (reg/v:SI 141 [ exponent ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg/v:SI 141 [ exponent ])
            (reg:SI 213))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:SI 213)
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil))))

(insn 261 374 262 42 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ exponent ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 262 261 265 42 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 215)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 265 262 266 42 arch/arm/vfp/vfpdouble.c:183 (set (reg:QI 216)
        (const_int 0 [0x0])) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 266 265 267 42 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ significand.542 ]) 4)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 267 266 343 42 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 276)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 42 -> ( 45 43)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215 216 226 230 234
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215 216


;; Succ edge  45 [50.0%] 
;; Succ edge  43 [50.0%]  (fallthru)

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u372(11){ }u373(13){ }u374(25){ }u375(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215 216 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215 216
;; live  gen 	
;; live  kill	

;; Pred edge  42 [50.0%]  (fallthru)
(note 343 267 269 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(jump_insn 269 343 344 43 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 279)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 43 -> ( 46 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215 216 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215 216


;; Succ edge  46 [71.0%] 
;; Succ edge  44 [29.0%]  (fallthru)

;; Start of basic block ( 43) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u377(11){ }u378(13){ }u379(25){ }u380(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215 216 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215 216
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  43 [29.0%]  (fallthru)
(note 344 269 270 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 270 344 271 44 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ significand.542 ]) 0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 271 270 276 44 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 276)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 44 -> ( 45 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215 216 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215 216


;; Succ edge  45 [50.0%] 
;; Succ edge  46 [50.0%]  (fallthru)

;; Start of basic block ( 42 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u383(11){ }u384(13){ }u385(25){ }u386(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 216
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215
;; live  gen 	 216
;; live  kill	

;; Pred edge  42 [50.0%] 
;; Pred edge  44 [50.0%] 
(code_label 276 271 347 45 135 "" [2 uses])

(note 347 276 278 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 278 347 279 45 arch/arm/vfp/vfpdouble.c:183 (set (reg:QI 216)
        (const_int 1 [0x1])) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 45 -> ( 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215 216 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215 216


;; Succ edge  46 [100.0%]  (fallthru)

;; Start of basic block ( 43 44 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u387(11){ }u388(13){ }u389(25){ }u390(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215 216 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 215 216
;; lr  def 	 24 [cc] 219 220 221
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153 215 216
;; live  gen 	 24 [cc] 219 220 221
;; live  kill	

;; Pred edge  43 [71.0%] 
;; Pred edge  44 [50.0%]  (fallthru)
;; Pred edge  45 [100.0%]  (fallthru)
(code_label 279 278 348 46 134 "" [1 uses])

(note 348 279 280 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 280 348 281 46 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 219)
        (ior:SI (reg:SI 215)
            (subreg:SI (reg:QI 216) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:QI 216)
        (expr_list:REG_DEAD (reg:SI 215)
            (nil))))

(insn 281 280 282 46 arch/arm/vfp/vfpdouble.c:183 (set (reg:QI 220)
        (subreg:QI (reg:SI 219) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 219)
        (nil)))

(insn 282 281 283 46 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 221)
        (zero_extend:SI (reg:QI 220))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 220)
        (nil)))

(insn 283 282 284 46 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 221)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 221)
        (nil)))

(jump_insn 284 283 285 46 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 290)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 46 -> ( 49 47)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153


;; Succ edge  49 [50.0%] 
;; Succ edge  47 [50.0%]  (fallthru)

;; Start of basic block ( 46) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u397(11){ }u398(13){ }u399(25){ }u400(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141 150 151 153
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  46 [50.0%]  (fallthru)
(note 285 284 286 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 286 285 287 47 arch/arm/vfp/vfpdouble.c:185 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ underflow ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ underflow ])
        (nil)))

(jump_insn 287 286 288 47 arch/arm/vfp/vfpdouble.c:185 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 290)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 47 -> ( 48 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 150 151 153


;; Succ edge  48 [100.0%]  (fallthru)
;; Succ edge  49 [0.0%] 

;; Start of basic block ( 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u403(11){ }u404(13){ }u405(25){ }u406(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 150 151 153
;; live  gen 	 153
;; live  kill	

;; Pred edge  47 [100.0%]  (fallthru)
(note 288 287 289 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 289 288 290 48 arch/arm/vfp/vfpdouble.c:186 (set (reg/v:SI 153 [ exceptions ])
        (ior:SI (reg/v:SI 153 [ exceptions ])
            (const_int 8 [0x8]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 48 -> ( 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 150 151 153


;; Succ edge  49 [100.0%]  (fallthru)

;; Start of basic block ( 47 48 46) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u408(11){ }u409(13){ }u410(25){ }u411(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 151
;; lr  def 	 24 [cc] 222
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 150 151 153
;; live  gen 	 222
;; live  kill	 24 [cc]

;; Pred edge  47 [0.0%] 
;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  46 [50.0%] 
(code_label 290 289 291 49 133 "" [2 uses])

(note 291 290 292 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 292 291 293 49 arch/arm/vfp/vfpdouble.c:187 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg/v:SI 141 [ exponent ]) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg/v:SI 141 [ exponent ])
        (nil)))

(insn 293 292 294 49 arch/arm/vfp/vfpdouble.c:188 (parallel [
            (set (reg:DI 222)
                (lshiftrt:DI (reg/v:DI 133 [ significand.542 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) 114 {arm_lshrdi3_1bit} (expr_list:REG_DEAD (reg/v:DI 133 [ significand.542 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 294 293 295 49 arch/arm/vfp/vfpdouble.c:188 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 222)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 222)
        (nil)))
;; End of basic block 49 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153 226 230 234
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153


;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 5 7 41 49 40) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u417(11){ }u418(13){ }u419(25){ }u420(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153 226 230 234
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153 226 230 234
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 224 227 228 231 235 236 237 239
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 153
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 224 226 227 228 230 231 234 235 236 237 239
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  5 [50.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  49 [100.0%]  (fallthru)
;; Pred edge  40 [100.0%]  (fallthru)
(code_label 295 294 296 50 111 ("pack") [1 uses])

(note 296 295 298 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 298 296 300 50 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 224 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vd ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 300 298 301 50 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 226) 4)
        (ashift:SI (reg:SI 224 [ <variable>.sign ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 224 [ <variable>.sign ])
        (nil)))

(insn 301 300 303 50 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 226) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 303 301 304 50 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 228 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 304 303 305 50 arch/arm/vfp/vfpdouble.c:197 (set (reg:DI 227 [ <variable>.exponent ])
        (sign_extend:DI (reg:SI 228 [ <variable>.exponent ]))) 140 {*arm_extendsidi2} (expr_list:REG_DEAD (reg:SI 228 [ <variable>.exponent ])
        (nil)))

(insn 305 304 306 50 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 230) 4)
        (ashift:SI (subreg:SI (reg:DI 227 [ <variable>.exponent ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 227 [ <variable>.exponent ])
        (nil)))

(insn 306 305 307 50 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 230) 0)
        (subreg:SI (reg:DI 226) 0)) 167 {*arm_movsi_insn} (nil))

(insn 307 306 309 50 arch/arm/vfp/vfpdouble.c:197 (parallel [
            (set (reg:DI 231)
                (plus:DI (reg:DI 226)
                    (reg:DI 230)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 230)
        (expr_list:REG_DEAD (reg:DI 226)
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 309 307 310 50 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 236 [ <variable>.significand+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 310 309 311 50 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 235)
        (ashift:SI (reg:SI 236 [ <variable>.significand+4 ])
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (nil))

(insn 311 310 312 50 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 237 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 151 [ vd ])
        (nil)))

(insn 312 311 313 50 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 234) 0)
        (lshiftrt:SI (reg:SI 237 [ <variable>.significand ])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 237 [ <variable>.significand ])
        (nil)))

(insn 313 312 315 50 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 234) 0)
        (ior:SI (reg:SI 235)
            (subreg:SI (reg:DI 234) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 235)
        (nil)))

(insn 315 313 316 50 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 234) 4)
        (lshiftrt:SI (reg:SI 236 [ <variable>.significand+4 ])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 236 [ <variable>.significand+4 ])
        (nil)))

(insn 316 315 317 50 arch/arm/vfp/vfpdouble.c:197 (parallel [
            (set (reg:DI 239)
                (plus:DI (reg:DI 231)
                    (reg:DI 234)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 234)
        (expr_list:REG_DEAD (reg:DI 231)
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 317 316 318 50 arch/arm/vfp/vfpdouble.c:197 (set (reg:DI 0 r0)
        (reg:DI 239)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 239)
        (nil)))

(insn 318 317 319 50 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 2 r2)
        (reg/v:SI 150 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 150 [ dd ])
        (nil)))

(call_insn 319 318 324 50 arch/arm/vfp/vfpdouble.c:197 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 324 319 330 50 arch/arm/vfp/vfpdouble.c:200 (set (reg/i:SI 0 r0)
        (reg/v:SI 153 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 153 [ exceptions ])
        (nil)))

(insn 330 324 0 50 arch/arm/vfp/vfpdouble.c:200 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 50 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fnmul (vfp_double_fnmul)[0:180]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   45 cc:CC=cmp(r169:SI,0x0)
      REG_DEAD: r169:SI
   44 r169:SI=zero_extend(r168:QI)
      REG_DEAD: r168:QI
   43 r168:QI=r167:SI#0
      REG_DEAD: r167:SI
   42 r167:SI=r163:SI&r166:SI
      REG_DEAD: r166:SI
      REG_DEAD: r163:SI
   40 r166:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   39 cc:CC=cmp(r161:SI,0x0)
      REG_DEAD: r161:SI
   36 r163:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   35 cc:CC=cmp(r161:SI,r162:SI)
      REG_DEAD: r162:SI
   34 r162:SI=sign_extend(r159:HI)
      REG_DEAD: r159:HI
      REG_EQUAL: 0x7ff
   33 r161:SI=sign_extend(r135:SI#0)
   32 r159:HI=r160:SI#0
      REG_DEAD: r160:SI
      REG_EQUAL: 0x7ff
   31 r160:SI=0xffffffffffff07ff
   30 r136:DI#4=r215:SI 0>>0x2
      REG_DEAD: r215:SI
   29 r136:DI#0=r157:SI|r136:DI#0
      REG_DEAD: r157:SI
   28 r136:DI#0=r214:SI 0>>0x2
      REG_DEAD: r214:SI
   27 r157:SI=r215:SI<<0x1e
   26 r214:SI=r140:DI#0<<0xc
      REG_DEAD: r140:DI
   25 r215:SI=r156:SI|r215:SI
      REG_DEAD: r156:SI
   24 r215:SI=r140:DI#4<<0xc
   23 r156:SI=r140:DI#0 0>>0x14
   22 [sfp:SI-0x20]=r135:SI#0
   22 [sfp:SI-0x20]=r135:SI#0
found mem(22) *(r[25]+-32)
   21 r135:SI=r153:SI 0>>0x15
      REG_DEAD: r153:SI
      REG_EQUAL: r152:SI&0x7ff
   20 r153:SI=r152:SI<<0x15
      REG_DEAD: r152:SI
   19 r152:SI=zero_extend(r212:SI#0)
      REG_DEAD: r212:SI
   17 r212:SI=r140:DI#4>>0x14
   16 [sfp:SI-0x1e]=r210:SI#0
      REG_DEAD: r210:SI
   16 [sfp:SI-0x1e]=r210:SI#0
      REG_DEAD: r210:SI
found mem(16) *(r[25]+-30)
   14 r210:SI=r146:DI#4 0>>0x10
      REG_DEAD: r146:DI
   13 r146:DI=r140:DI&r147:DI
      REG_DEAD: r147:DI
      REG_EQUAL: r140:DI&0x8000000000000000
   12 r147:DI=0x8000000000000000
   11 r140:DI=r0:DI
   10 r0:DI=call [`vfp_get_double'] argc:0x0
    9 r0:SI=r143:SI
      REG_DEAD: r143:SI
    5 r145:SI=r3:SI
      REG_DEAD: r3:SI
    4 r144:SI=r2:SI
      REG_DEAD: r2:SI
    3 r143:SI=r1:SI
      REG_DEAD: r1:SI
    2 r142:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   49 r136:DI=r136:DI|r170:DI
      REG_DEAD: r170:DI
      REG_EQUAL: r136:DI|0x4000000000000000
   48 r170:DI=0x4000000000000000


starting bb 4
   53 cc:CC=cmp(r135:SI,0x0)
      REG_DEAD: r135:SI
   52 [sfp:SI-0x18]=r136:DI
   52 [sfp:SI-0x18]=r136:DI
found mem(52) *(r[25]+-24)


starting bb 5
   58 cc:CC=cmp(r171:SI,0x0)
      REG_DEAD: r171:SI
   57 r171:SI=r171:SI|r136:DI#4
      REG_DEAD: r136:DI
   56 r171:SI=r136:DI#0


starting bb 6
   63 call [`vfp_double_normalise_denormal'] argc:0x0
      REG_DEAD: r0:SI
      REG_EH_REGION: 0x0
   62 r0:SI=r172:SI
      REG_DEAD: r172:SI
      REG_EQUAL: sfp:SI-0x20
   61 r172:SI=sfp:SI-0x20
   61 r172:SI=sfp:SI-0x20
found pre add(61) r[172]=r[25]+-32


starting bb 7
  102 cc:CC=cmp(r196:SI,0x0)
      REG_DEAD: r196:SI
  101 r196:SI=zero_extend(r195:QI)
      REG_DEAD: r195:QI
  100 r195:QI=r194:SI#0
      REG_DEAD: r194:SI
   99 r194:SI=r190:SI&r193:SI
      REG_DEAD: r193:SI
      REG_DEAD: r190:SI
   97 r193:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   96 cc:CC=cmp(r188:SI,0x0)
      REG_DEAD: r188:SI
   93 r190:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   92 cc:CC=cmp(r188:SI,r189:SI)
      REG_DEAD: r189:SI
   91 r189:SI=sign_extend(r186:HI)
      REG_DEAD: r186:HI
      REG_EQUAL: 0x7ff
   90 r188:SI=sign_extend(r133:SI#0)
   89 r186:HI=r187:SI#0
      REG_DEAD: r187:SI
      REG_EQUAL: 0x7ff
   88 r187:SI=0xffffffffffff07ff
   87 r134:DI#4=r221:SI 0>>0x2
      REG_DEAD: r221:SI
   86 r134:DI#0=r184:SI|r134:DI#0
      REG_DEAD: r184:SI
   85 r134:DI#0=r220:SI 0>>0x2
      REG_DEAD: r220:SI
   84 r184:SI=r221:SI<<0x1e
   83 r220:SI=r139:DI#0<<0xc
      REG_DEAD: r139:DI
   82 r221:SI=r183:SI|r221:SI
      REG_DEAD: r183:SI
   81 r221:SI=r139:DI#4<<0xc
   80 r183:SI=r139:DI#0 0>>0x14
   79 [sfp:SI-0x30]=r133:SI#0
   79 [sfp:SI-0x30]=r133:SI#0
found mem(79) *(r[25]+-48)
   78 r133:SI=r180:SI 0>>0x15
      REG_DEAD: r180:SI
      REG_EQUAL: r179:SI&0x7ff
   77 r180:SI=r179:SI<<0x15
      REG_DEAD: r179:SI
   76 r179:SI=zero_extend(r218:SI#0)
      REG_DEAD: r218:SI
   74 r218:SI=r139:DI#4>>0x14
   73 [sfp:SI-0x2e]=r216:SI#0
      REG_DEAD: r216:SI
   73 [sfp:SI-0x2e]=r216:SI#0
      REG_DEAD: r216:SI
found mem(73) *(r[25]+-46)
   71 r216:SI=r173:DI#4 0>>0x10
      REG_DEAD: r173:DI
   70 r173:DI=r139:DI&r174:DI
      REG_DEAD: r174:DI
      REG_EQUAL: r139:DI&0x8000000000000000
   69 r174:DI=0x8000000000000000
   68 r139:DI=r0:DI
   67 r0:DI=call [`vfp_get_double'] argc:0x0
   66 r0:SI=r144:SI
      REG_DEAD: r144:SI


starting bb 8
  106 r134:DI=r134:DI|r197:DI
      REG_DEAD: r197:DI
      REG_EQUAL: r134:DI|0x4000000000000000
  105 r197:DI=0x4000000000000000


starting bb 9
  110 cc:CC=cmp(r133:SI,0x0)
      REG_DEAD: r133:SI
  109 [sfp:SI-0x28]=r134:DI
  109 [sfp:SI-0x28]=r134:DI
found mem(109) *(r[25]+-40)


starting bb 10
  115 cc:CC=cmp(r198:SI,0x0)
      REG_DEAD: r198:SI
  114 r198:SI=r198:SI|r134:DI#4
      REG_DEAD: r134:DI
  113 r198:SI=r134:DI#0


starting bb 11
  120 call [`vfp_double_normalise_denormal'] argc:0x0
      REG_DEAD: r0:SI
      REG_EH_REGION: 0x0
  119 r0:SI=r199:SI
      REG_DEAD: r199:SI
      REG_EQUAL: sfp:SI-0x30
  118 r199:SI=sfp:SI-0x30
  118 r199:SI=sfp:SI-0x30
found pre add(118) r[199]=r[25]+-48


starting bb 12
  156 use r0:SI
  144 r0:SI=call [`vfp_double_normaliseround'] argc:0x8
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  143 r3:SI=r137:SI
      REG_DEAD: r137:SI
  142 r2:SI=r145:SI
      REG_DEAD: r145:SI
  141 r1:SI=r200:SI
      REG_DEAD: r200:SI
      REG_EQUAL: sfp:SI-0x10
  140 r0:SI=r142:SI
      REG_DEAD: r142:SI
  139 [sp:SI]=r208:SI
      REG_DEAD: r208:SI
      REG_EQUAL: `*.LC0'
  139 [sp:SI]=r208:SI
      REG_DEAD: r208:SI
      REG_EQUAL: `*.LC0'
found mem(139) *(r[13]+0)
  138 r208:SI=`*.LC0'
  136 [sfp:SI-0xe]=r205:SI#0
      REG_DEAD: r205:SI
  136 [sfp:SI-0xe]=r205:SI#0
      REG_DEAD: r205:SI
found mem(136) *(r[25]+-14)
  135 r205:SI=r204:SI^r206:SI
      REG_DEAD: r206:SI
      REG_DEAD: r204:SI
      REG_EQUAL: r204:SI^0xffffffffffff8000
  134 r206:SI=0xffffffffffff8000
  132 r204:SI=zero_extend([sfp:SI-0xe])
  132 r204:SI=zero_extend([sfp:SI-0xe])
found mem(132) *(r[25]+-14)
  131 r137:SI=r0:SI
      REG_DEAD: r0:SI
  130 r0:SI=call [`vfp_double_multiply'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  129 r3:SI=r145:SI
  128 r2:SI=r202:SI
      REG_DEAD: r202:SI
      REG_EQUAL: sfp:SI-0x30
  127 r1:SI=r201:SI
      REG_DEAD: r201:SI
      REG_EQUAL: sfp:SI-0x20
  126 r0:SI=r200:SI
      REG_EQUAL: sfp:SI-0x10
  125 r202:SI=sfp:SI-0x30
  125 r202:SI=sfp:SI-0x30
found pre add(125) r[202]=r[25]+-48
  124 r201:SI=sfp:SI-0x20
  124 r201:SI=sfp:SI-0x20
found pre add(124) r[201]=r[25]+-32
  123 r200:SI=sfp:SI-0x10
  123 r200:SI=sfp:SI-0x10
found pre add(123) r[200]=r[25]+-16


vfp_double_fnmul

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={13d,12u} r1={9d,5u} r2={9d,3u} r3={9d,3u} r11={1d,12u} r12={7d} r13={1d,19u} r14={7d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={16d,10u} r25={1d,25u,6d} r26={1d,11u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={1d,3u} r134={4d,8u,1d} r135={1d,3u} r136={4d,8u,1d} r137={1d,1u} r139={1d,5u,1d} r140={1d,5u,1d} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,2u} r146={1d,1u} r147={1d,1u} r152={1d,1u,1d} r153={1d,1u} r156={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,2u} r162={1d,1u} r163={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={2d,2u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r179={1d,1u,1d} r180={1d,1u} r183={1d,1u} r184={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,2u} r189={1d,1u} r190={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={2d,2u} r199={1d,1u} r200={1d,2u} r201={1d,1u} r202={1d,1u} r204={1d,1u,1d} r205={1d,1u} r206={1d,1u} r208={1d,1u} r210={1d,1u} r212={1d,1u} r214={1d,1u} r215={2d,3u} r216={1d,1u} r218={1d,1u} r220={1d,1u} r221={2d,3u} 
;;    total ref usage 1018{806d,199u,13e} in 115{109 regular + 6 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 140 142 143 144 145 146 147 152 153 156 157 159 160 161 162 163 166 167 168 169 210 212 214 215
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 135 136 140 142 143 144 145 146 147 152 153 156 157 159 160 161 162 163 166 167 168 169 210 212 214 215
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:937 (set (reg/v:SI 142 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:937 (set (reg/v:SI 143 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ dn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:937 (set (reg/v:SI 144 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:937 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:941 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ dn ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:941 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:941 (set (reg:DI 140 [ D.4931 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4931 ])
            (reg:DI 147))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 147)
        (expr_list:REG_EQUAL (and:DI (reg:DI 140 [ D.4931 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 14 13 16 2 arch/arm/vfp/vfp.h:304 (set (reg:SI 210)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 146)
        (nil)))

(insn 16 14 17 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:SI 210) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 17 16 19 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 212)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 19 17 20 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:SI 212) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.5485 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (and:SI (reg:SI 152)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.5485 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 215 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 215 [+4 ])
        (ior:SI (reg:SI 156)
            (reg:SI 215 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 214)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 140 [ D.4931 ])
        (nil)))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (reg:SI 215 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 214)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 214)
        (nil)))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 215 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 215 [+4 ])
        (nil)))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 161 [ D.5485 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5485 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 159)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.5485 ])
            (reg:SI 162))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(insn 36 35 39 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 39 36 40 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.5485 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 161 [ D.5485 ])
        (nil)))

(insn 40 39 42 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 42 40 43 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (reg:SI 163)
            (reg:SI 166))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 163)
            (nil))))

(insn 43 42 44 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 167)
        (nil)))

(insn 44 43 45 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 168)
        (nil)))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(jump_insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145
;; live  gen 	 136 170
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 47 46 48 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 3 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 49 48 50 3 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 170)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 136 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u60(11){ }u61(13){ }u62(25){ }u63(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 50 49 51 4 141 "" [1 uses])

(note 51 50 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 4 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) 163 {*arm_movdi} (nil))

(insn 53 52 54 4 arch/arm/vfp/vfpdouble.c:942 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5485 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.5485 ])
        (nil)))

(jump_insn 54 53 55 4 arch/arm/vfp/vfpdouble.c:942 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 142 144 145


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 142 144 145
;; live  gen 	 24 [cc] 171
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 55 54 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 5 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (reg:SI 171 [ significand ])
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 5 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (reg:SI 171 [ significand ])
        (ior:SI (reg:SI 171 [ significand ])
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 136 [ significand ])
        (nil)))

(insn 58 57 59 5 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 171 [ significand ])
        (nil)))

(jump_insn 59 58 60 5 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145


;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  7 [71.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u77(11){ }u78(13){ }u79(25){ }u80(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 172
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145
;; live  gen 	 0 [r0] 172
;; live  kill	 14 [lr]

;; Pred edge  5 [29.0%]  (fallthru)
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 6 arch/arm/vfp/vfpdouble.c:943 (set (reg/f:SI 172)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 62 61 63 6 arch/arm/vfp/vfpdouble.c:943 (set (reg:SI 0 r0)
        (reg/f:SI 172)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 172)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(call_insn 63 62 64 6 arch/arm/vfp/vfpdouble.c:943 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 139 173 174 179 180 183 184 186 187 188 189 190 193 194 195 196 216 218 220 221
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 134 139 173 174 179 180 183 184 186 187 188 189 190 193 194 195 196 216 218 220 221
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%] 
;; Pred edge  5 [71.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 64 63 65 7 142 "" [2 uses])

(note 65 64 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 7 arch/arm/vfp/vfpdouble.c:945 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ dm ])
        (nil)))

(call_insn 67 66 68 7 arch/arm/vfp/vfpdouble.c:945 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 69 7 arch/arm/vfp/vfpdouble.c:945 (set (reg:DI 139 [ D.4940 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 69 68 70 7 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 70 69 71 7 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.4940 ])
            (reg:DI 174))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 174)
        (expr_list:REG_EQUAL (and:DI (reg:DI 139 [ D.4940 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 71 70 73 7 arch/arm/vfp/vfp.h:304 (set (reg:SI 216)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 173)
        (nil)))

(insn 73 71 74 7 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:SI 216) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 74 73 76 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 218)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 76 74 77 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:SI 218) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 218)
        (nil)))

(insn 77 76 78 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 179)
        (nil)))

(insn 78 77 79 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.5500 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_EQUAL (and:SI (reg:SI 179)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 79 78 80 7 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.5500 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 80 79 81 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 81 80 82 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 221 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 82 81 83 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 221 [+4 ])
        (ior:SI (reg:SI 183)
            (reg:SI 221 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(insn 83 82 84 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 220)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 139 [ D.4940 ])
        (nil)))

(insn 84 83 85 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (reg:SI 221 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 85 84 86 7 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 220)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 220)
        (nil)))

(insn 86 85 87 7 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 184)
        (nil)))

(insn 87 86 88 7 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 221 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 221 [+4 ])
        (nil)))

(insn 88 87 89 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 89 88 90 7 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 90 89 91 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 188 [ D.5500 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5500 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 91 90 92 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 186)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 92 91 93 7 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188 [ D.5500 ])
            (reg:SI 189))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 189)
        (nil)))

(insn 93 92 96 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 96 93 97 7 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188 [ D.5500 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 188 [ D.5500 ])
        (nil)))

(insn 97 96 99 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 99 97 100 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (reg:SI 190)
            (reg:SI 193))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_DEAD (reg:SI 190)
            (nil))))

(insn 100 99 101 7 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 194)
        (nil)))

(insn 101 100 102 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 195)
        (nil)))

(insn 102 101 103 7 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(jump_insn 103 102 104 7 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u135(11){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 134 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  gen 	 134 197
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 104 103 105 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 8 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 106 105 107 8 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 197)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 134 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 107 106 108 9 143 "" [1 uses])

(note 108 107 109 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 9 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) 163 {*arm_movdi} (nil))

(insn 110 109 111 9 arch/arm/vfp/vfpdouble.c:946 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5500 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.5500 ])
        (nil)))

(jump_insn 111 110 112 9 arch/arm/vfp/vfpdouble.c:946 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145


;; Succ edge  10 [61.0%]  (fallthru)
;; Succ edge  12 [39.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u150(11){ }u151(13){ }u152(25){ }u153(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 198
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145
;; live  gen 	 24 [cc] 198
;; live  kill	

;; Pred edge  9 [61.0%]  (fallthru)
(note 112 111 113 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 10 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (reg:SI 198 [ significand ])
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 10 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (reg:SI 198 [ significand ])
        (ior:SI (reg:SI 198 [ significand ])
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 134 [ significand ])
        (nil)))

(insn 115 114 116 10 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 198 [ significand ])
        (nil)))

(jump_insn 116 115 117 10 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145


;; Succ edge  11 [39.0%]  (fallthru)
;; Succ edge  12 [61.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u159(11){ }u160(13){ }u161(25){ }u162(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 199
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  gen 	 0 [r0] 199
;; live  kill	 14 [lr]

;; Pred edge  10 [39.0%]  (fallthru)
(note 117 116 118 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 11 arch/arm/vfp/vfpdouble.c:947 (set (reg/f:SI 199)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 119 118 120 11 arch/arm/vfp/vfpdouble.c:947 (set (reg:SI 0 r0)
        (reg/f:SI 199)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))

(call_insn 120 119 121 11 arch/arm/vfp/vfpdouble.c:947 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u168(11){ }u169(13){ }u170(25){ }u171(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 200 201 202 204 205 206 208
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 137 200 201 202 204 205 206 208
;; live  kill	 14 [lr]

;; Pred edge  9 [39.0%] 
;; Pred edge  10 [61.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 121 120 122 12 144 "" [2 uses])

(note 122 121 123 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 12 arch/arm/vfp/vfpdouble.c:949 (set (reg/f:SI 200)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 124 123 125 12 arch/arm/vfp/vfpdouble.c:949 (set (reg/f:SI 201)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 125 124 126 12 arch/arm/vfp/vfpdouble.c:949 (set (reg/f:SI 202)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 126 125 127 12 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 0 r0)
        (reg/f:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))

(insn 127 126 128 12 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 1 r1)
        (reg/f:SI 201)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 201)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(insn 128 127 129 12 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 2 r2)
        (reg/f:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 202)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))

(insn 129 128 130 12 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 130 129 131 12 arch/arm/vfp/vfpdouble.c:949 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply") [flags 0x3] <function_decl 0x10b08180 vfp_double_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 131 130 132 12 arch/arm/vfp/vfpdouble.c:949 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 132 131 134 12 arch/arm/vfp/vfpdouble.c:950 (set (reg:SI 204 [ vdd.sign ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 134 132 135 12 arch/arm/vfp/vfpdouble.c:950 (set (reg:SI 206)
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))

(insn 135 134 136 12 arch/arm/vfp/vfpdouble.c:950 (set (reg:SI 205)
        (xor:SI (reg:SI 204 [ vdd.sign ])
            (reg:SI 206))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_DEAD (reg:SI 204 [ vdd.sign ])
            (expr_list:REG_EQUAL (xor:SI (reg:SI 204 [ vdd.sign ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))

(insn 136 135 138 12 arch/arm/vfp/vfpdouble.c:950 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16])
        (subreg:HI (reg:SI 205) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 205)
        (nil)))

(insn 138 136 139 12 arch/arm/vfp/vfpdouble.c:952 (set (reg/f:SI 208)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10d43b60>)) 167 {*arm_movsi_insn} (nil))

(insn 139 138 140 12 arch/arm/vfp/vfpdouble.c:952 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 208)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 208)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10d43b60>)
            (nil))))

(insn 140 139 141 12 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ dd ])
        (nil)))

(insn 141 140 142 12 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 1 r1)
        (reg/f:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 200)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 142 141 143 12 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 145 [ fpscr ])
        (nil)))

(insn 143 142 144 12 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ exceptions ])
        (nil)))

(call_insn 144 143 156 12 arch/arm/vfp/vfpdouble.c:952 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 156 144 0 12 arch/arm/vfp/vfpdouble.c:953 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fmul (vfp_double_fmul)[0:179]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   45 cc:CC=cmp(r169:SI,0x0)
      REG_DEAD: r169:SI
   44 r169:SI=zero_extend(r168:QI)
      REG_DEAD: r168:QI
   43 r168:QI=r167:SI#0
      REG_DEAD: r167:SI
   42 r167:SI=r163:SI&r166:SI
      REG_DEAD: r166:SI
      REG_DEAD: r163:SI
   40 r166:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   39 cc:CC=cmp(r161:SI,0x0)
      REG_DEAD: r161:SI
   36 r163:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   35 cc:CC=cmp(r161:SI,r162:SI)
      REG_DEAD: r162:SI
   34 r162:SI=sign_extend(r159:HI)
      REG_DEAD: r159:HI
      REG_EQUAL: 0x7ff
   33 r161:SI=sign_extend(r135:SI#0)
   32 r159:HI=r160:SI#0
      REG_DEAD: r160:SI
      REG_EQUAL: 0x7ff
   31 r160:SI=0xffffffffffff07ff
   30 r136:DI#4=r211:SI 0>>0x2
      REG_DEAD: r211:SI
   29 r136:DI#0=r157:SI|r136:DI#0
      REG_DEAD: r157:SI
   28 r136:DI#0=r210:SI 0>>0x2
      REG_DEAD: r210:SI
   27 r157:SI=r211:SI<<0x1e
   26 r210:SI=r140:DI#0<<0xc
      REG_DEAD: r140:DI
   25 r211:SI=r156:SI|r211:SI
      REG_DEAD: r156:SI
   24 r211:SI=r140:DI#4<<0xc
   23 r156:SI=r140:DI#0 0>>0x14
   22 [sfp:SI-0x20]=r135:SI#0
   22 [sfp:SI-0x20]=r135:SI#0
found mem(22) *(r[25]+-32)
   21 r135:SI=r153:SI 0>>0x15
      REG_DEAD: r153:SI
      REG_EQUAL: r152:SI&0x7ff
   20 r153:SI=r152:SI<<0x15
      REG_DEAD: r152:SI
   19 r152:SI=zero_extend(r208:SI#0)
      REG_DEAD: r208:SI
   17 r208:SI=r140:DI#4>>0x14
   16 [sfp:SI-0x1e]=r206:SI#0
      REG_DEAD: r206:SI
   16 [sfp:SI-0x1e]=r206:SI#0
      REG_DEAD: r206:SI
found mem(16) *(r[25]+-30)
   14 r206:SI=r146:DI#4 0>>0x10
      REG_DEAD: r146:DI
   13 r146:DI=r140:DI&r147:DI
      REG_DEAD: r147:DI
      REG_EQUAL: r140:DI&0x8000000000000000
   12 r147:DI=0x8000000000000000
   11 r140:DI=r0:DI
   10 r0:DI=call [`vfp_get_double'] argc:0x0
    9 r0:SI=r143:SI
      REG_DEAD: r143:SI
    5 r145:SI=r3:SI
      REG_DEAD: r3:SI
    4 r144:SI=r2:SI
      REG_DEAD: r2:SI
    3 r143:SI=r1:SI
      REG_DEAD: r1:SI
    2 r142:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   49 r136:DI=r136:DI|r170:DI
      REG_DEAD: r170:DI
      REG_EQUAL: r136:DI|0x4000000000000000
   48 r170:DI=0x4000000000000000


starting bb 4
   53 cc:CC=cmp(r135:SI,0x0)
      REG_DEAD: r135:SI
   52 [sfp:SI-0x18]=r136:DI
   52 [sfp:SI-0x18]=r136:DI
found mem(52) *(r[25]+-24)


starting bb 5
   58 cc:CC=cmp(r171:SI,0x0)
      REG_DEAD: r171:SI
   57 r171:SI=r171:SI|r136:DI#4
      REG_DEAD: r136:DI
   56 r171:SI=r136:DI#0


starting bb 6
   63 call [`vfp_double_normalise_denormal'] argc:0x0
      REG_DEAD: r0:SI
      REG_EH_REGION: 0x0
   62 r0:SI=r172:SI
      REG_DEAD: r172:SI
      REG_EQUAL: sfp:SI-0x20
   61 r172:SI=sfp:SI-0x20
   61 r172:SI=sfp:SI-0x20
found pre add(61) r[172]=r[25]+-32


starting bb 7
  102 cc:CC=cmp(r196:SI,0x0)
      REG_DEAD: r196:SI
  101 r196:SI=zero_extend(r195:QI)
      REG_DEAD: r195:QI
  100 r195:QI=r194:SI#0
      REG_DEAD: r194:SI
   99 r194:SI=r190:SI&r193:SI
      REG_DEAD: r193:SI
      REG_DEAD: r190:SI
   97 r193:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   96 cc:CC=cmp(r188:SI,0x0)
      REG_DEAD: r188:SI
   93 r190:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   92 cc:CC=cmp(r188:SI,r189:SI)
      REG_DEAD: r189:SI
   91 r189:SI=sign_extend(r186:HI)
      REG_DEAD: r186:HI
      REG_EQUAL: 0x7ff
   90 r188:SI=sign_extend(r133:SI#0)
   89 r186:HI=r187:SI#0
      REG_DEAD: r187:SI
      REG_EQUAL: 0x7ff
   88 r187:SI=0xffffffffffff07ff
   87 r134:DI#4=r217:SI 0>>0x2
      REG_DEAD: r217:SI
   86 r134:DI#0=r184:SI|r134:DI#0
      REG_DEAD: r184:SI
   85 r134:DI#0=r216:SI 0>>0x2
      REG_DEAD: r216:SI
   84 r184:SI=r217:SI<<0x1e
   83 r216:SI=r139:DI#0<<0xc
      REG_DEAD: r139:DI
   82 r217:SI=r183:SI|r217:SI
      REG_DEAD: r183:SI
   81 r217:SI=r139:DI#4<<0xc
   80 r183:SI=r139:DI#0 0>>0x14
   79 [sfp:SI-0x30]=r133:SI#0
   79 [sfp:SI-0x30]=r133:SI#0
found mem(79) *(r[25]+-48)
   78 r133:SI=r180:SI 0>>0x15
      REG_DEAD: r180:SI
      REG_EQUAL: r179:SI&0x7ff
   77 r180:SI=r179:SI<<0x15
      REG_DEAD: r179:SI
   76 r179:SI=zero_extend(r214:SI#0)
      REG_DEAD: r214:SI
   74 r214:SI=r139:DI#4>>0x14
   73 [sfp:SI-0x2e]=r212:SI#0
      REG_DEAD: r212:SI
   73 [sfp:SI-0x2e]=r212:SI#0
      REG_DEAD: r212:SI
found mem(73) *(r[25]+-46)
   71 r212:SI=r173:DI#4 0>>0x10
      REG_DEAD: r173:DI
   70 r173:DI=r139:DI&r174:DI
      REG_DEAD: r174:DI
      REG_EQUAL: r139:DI&0x8000000000000000
   69 r174:DI=0x8000000000000000
   68 r139:DI=r0:DI
   67 r0:DI=call [`vfp_get_double'] argc:0x0
   66 r0:SI=r144:SI
      REG_DEAD: r144:SI


starting bb 8
  106 r134:DI=r134:DI|r197:DI
      REG_DEAD: r197:DI
      REG_EQUAL: r134:DI|0x4000000000000000
  105 r197:DI=0x4000000000000000


starting bb 9
  110 cc:CC=cmp(r133:SI,0x0)
      REG_DEAD: r133:SI
  109 [sfp:SI-0x28]=r134:DI
  109 [sfp:SI-0x28]=r134:DI
found mem(109) *(r[25]+-40)


starting bb 10
  115 cc:CC=cmp(r198:SI,0x0)
      REG_DEAD: r198:SI
  114 r198:SI=r198:SI|r134:DI#4
      REG_DEAD: r134:DI
  113 r198:SI=r134:DI#0


starting bb 11
  120 call [`vfp_double_normalise_denormal'] argc:0x0
      REG_DEAD: r0:SI
      REG_EH_REGION: 0x0
  119 r0:SI=r199:SI
      REG_DEAD: r199:SI
      REG_EQUAL: sfp:SI-0x30
  118 r199:SI=sfp:SI-0x30
  118 r199:SI=sfp:SI-0x30
found pre add(118) r[199]=r[25]+-48


starting bb 12
  151 use r0:SI
  139 r0:SI=call [`vfp_double_normaliseround'] argc:0x8
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  138 r3:SI=r137:SI
      REG_DEAD: r137:SI
  137 r2:SI=r145:SI
      REG_DEAD: r145:SI
  136 r1:SI=r200:SI
      REG_DEAD: r200:SI
      REG_EQUAL: sfp:SI-0x10
  135 r0:SI=r142:SI
      REG_DEAD: r142:SI
  134 [sp:SI]=r204:SI
      REG_DEAD: r204:SI
      REG_EQUAL: `*.LC1'
  134 [sp:SI]=r204:SI
      REG_DEAD: r204:SI
      REG_EQUAL: `*.LC1'
found mem(134) *(r[13]+0)
  133 r204:SI=`*.LC1'
  131 r137:SI=r0:SI
      REG_DEAD: r0:SI
  130 r0:SI=call [`vfp_double_multiply'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  129 r3:SI=r145:SI
  128 r2:SI=r202:SI
      REG_DEAD: r202:SI
      REG_EQUAL: sfp:SI-0x30
  127 r1:SI=r201:SI
      REG_DEAD: r201:SI
      REG_EQUAL: sfp:SI-0x20
  126 r0:SI=r200:SI
      REG_EQUAL: sfp:SI-0x10
  125 r202:SI=sfp:SI-0x30
  125 r202:SI=sfp:SI-0x30
found pre add(125) r[202]=r[25]+-48
  124 r201:SI=sfp:SI-0x20
  124 r201:SI=sfp:SI-0x20
found pre add(124) r[201]=r[25]+-32
  123 r200:SI=sfp:SI-0x10
  123 r200:SI=sfp:SI-0x10
found pre add(123) r[200]=r[25]+-16


vfp_double_fmul

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={13d,12u} r1={9d,5u} r2={9d,3u} r3={9d,3u} r11={1d,12u} r12={7d} r13={1d,19u} r14={7d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={16d,10u} r25={1d,23u,6d} r26={1d,11u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={1d,3u} r134={4d,8u,1d} r135={1d,3u} r136={4d,8u,1d} r137={1d,1u} r139={1d,5u,1d} r140={1d,5u,1d} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,2u} r146={1d,1u} r147={1d,1u} r152={1d,1u,1d} r153={1d,1u} r156={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,2u} r162={1d,1u} r163={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={2d,2u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r179={1d,1u,1d} r180={1d,1u} r183={1d,1u} r184={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,2u} r189={1d,1u} r190={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={2d,2u} r199={1d,1u} r200={1d,2u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r206={1d,1u} r208={1d,1u} r210={1d,1u} r211={2d,3u} r212={1d,1u} r214={1d,1u} r216={1d,1u} r217={2d,3u} 
;;    total ref usage 1009{803d,194u,12e} in 111{105 regular + 6 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 140 142 143 144 145 146 147 152 153 156 157 159 160 161 162 163 166 167 168 169 206 208 210 211
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 135 136 140 142 143 144 145 146 147 152 153 156 157 159 160 161 162 163 166 167 168 169 206 208 210 211
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:917 (set (reg/v:SI 142 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:917 (set (reg/v:SI 143 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ dn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:917 (set (reg/v:SI 144 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:917 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:921 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ dn ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:921 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:921 (set (reg:DI 140 [ D.4900 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4900 ])
            (reg:DI 147))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 147)
        (expr_list:REG_EQUAL (and:DI (reg:DI 140 [ D.4900 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 14 13 16 2 arch/arm/vfp/vfp.h:304 (set (reg:SI 206)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 146)
        (nil)))

(insn 16 14 17 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:SI 206) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(insn 17 16 19 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 208)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 19 17 20 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:SI 208) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.5515 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (and:SI (reg:SI 152)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.5515 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 211 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 211 [+4 ])
        (ior:SI (reg:SI 156)
            (reg:SI 211 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 210)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 140 [ D.4900 ])
        (nil)))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (reg:SI 211 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 210)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 211 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 211 [+4 ])
        (nil)))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 161 [ D.5515 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5515 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 159)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.5515 ])
            (reg:SI 162))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(insn 36 35 39 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 39 36 40 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.5515 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 161 [ D.5515 ])
        (nil)))

(insn 40 39 42 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 42 40 43 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (reg:SI 163)
            (reg:SI 166))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 163)
            (nil))))

(insn 43 42 44 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 167)
        (nil)))

(insn 44 43 45 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 168)
        (nil)))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(jump_insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145
;; live  gen 	 136 170
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 47 46 48 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 3 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 49 48 50 3 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 170)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 136 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u60(11){ }u61(13){ }u62(25){ }u63(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 50 49 51 4 149 "" [1 uses])

(note 51 50 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 4 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) 163 {*arm_movdi} (nil))

(insn 53 52 54 4 arch/arm/vfp/vfpdouble.c:922 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5515 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.5515 ])
        (nil)))

(jump_insn 54 53 55 4 arch/arm/vfp/vfpdouble.c:922 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 142 144 145


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 142 144 145
;; live  gen 	 24 [cc] 171
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 55 54 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 5 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (reg:SI 171 [ significand ])
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 5 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (reg:SI 171 [ significand ])
        (ior:SI (reg:SI 171 [ significand ])
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 136 [ significand ])
        (nil)))

(insn 58 57 59 5 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 171 [ significand ])
        (nil)))

(jump_insn 59 58 60 5 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145


;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  7 [71.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u77(11){ }u78(13){ }u79(25){ }u80(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 172
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145
;; live  gen 	 0 [r0] 172
;; live  kill	 14 [lr]

;; Pred edge  5 [29.0%]  (fallthru)
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 6 arch/arm/vfp/vfpdouble.c:923 (set (reg/f:SI 172)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 62 61 63 6 arch/arm/vfp/vfpdouble.c:923 (set (reg:SI 0 r0)
        (reg/f:SI 172)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 172)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(call_insn 63 62 64 6 arch/arm/vfp/vfpdouble.c:923 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 139 173 174 179 180 183 184 186 187 188 189 190 193 194 195 196 212 214 216 217
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 134 139 173 174 179 180 183 184 186 187 188 189 190 193 194 195 196 212 214 216 217
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%] 
;; Pred edge  5 [71.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 64 63 65 7 150 "" [2 uses])

(note 65 64 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 7 arch/arm/vfp/vfpdouble.c:925 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ dm ])
        (nil)))

(call_insn 67 66 68 7 arch/arm/vfp/vfpdouble.c:925 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 69 7 arch/arm/vfp/vfpdouble.c:925 (set (reg:DI 139 [ D.4909 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 69 68 70 7 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 70 69 71 7 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.4909 ])
            (reg:DI 174))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 174)
        (expr_list:REG_EQUAL (and:DI (reg:DI 139 [ D.4909 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 71 70 73 7 arch/arm/vfp/vfp.h:304 (set (reg:SI 212)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 173)
        (nil)))

(insn 73 71 74 7 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:SI 212) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 74 73 76 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 214)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 76 74 77 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:SI 214) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 214)
        (nil)))

(insn 77 76 78 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 179)
        (nil)))

(insn 78 77 79 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.5530 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_EQUAL (and:SI (reg:SI 179)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 79 78 80 7 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.5530 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 80 79 81 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 81 80 82 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 217 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 82 81 83 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 217 [+4 ])
        (ior:SI (reg:SI 183)
            (reg:SI 217 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(insn 83 82 84 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 216)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 139 [ D.4909 ])
        (nil)))

(insn 84 83 85 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (reg:SI 217 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 85 84 86 7 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 216)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 86 85 87 7 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 184)
        (nil)))

(insn 87 86 88 7 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 217 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 217 [+4 ])
        (nil)))

(insn 88 87 89 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 89 88 90 7 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 90 89 91 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 188 [ D.5530 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5530 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 91 90 92 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 186)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 92 91 93 7 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188 [ D.5530 ])
            (reg:SI 189))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 189)
        (nil)))

(insn 93 92 96 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 96 93 97 7 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188 [ D.5530 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 188 [ D.5530 ])
        (nil)))

(insn 97 96 99 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 99 97 100 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (reg:SI 190)
            (reg:SI 193))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_DEAD (reg:SI 190)
            (nil))))

(insn 100 99 101 7 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 194)
        (nil)))

(insn 101 100 102 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 195)
        (nil)))

(insn 102 101 103 7 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(jump_insn 103 102 104 7 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u135(11){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 134 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  gen 	 134 197
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 104 103 105 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 8 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 106 105 107 8 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 197)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 134 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 107 106 108 9 151 "" [1 uses])

(note 108 107 109 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 9 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) 163 {*arm_movdi} (nil))

(insn 110 109 111 9 arch/arm/vfp/vfpdouble.c:926 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5530 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.5530 ])
        (nil)))

(jump_insn 111 110 112 9 arch/arm/vfp/vfpdouble.c:926 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145


;; Succ edge  10 [61.0%]  (fallthru)
;; Succ edge  12 [39.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u150(11){ }u151(13){ }u152(25){ }u153(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 198
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145
;; live  gen 	 24 [cc] 198
;; live  kill	

;; Pred edge  9 [61.0%]  (fallthru)
(note 112 111 113 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 10 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (reg:SI 198 [ significand ])
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 10 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (reg:SI 198 [ significand ])
        (ior:SI (reg:SI 198 [ significand ])
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 134 [ significand ])
        (nil)))

(insn 115 114 116 10 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 198 [ significand ])
        (nil)))

(jump_insn 116 115 117 10 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145


;; Succ edge  11 [39.0%]  (fallthru)
;; Succ edge  12 [61.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u159(11){ }u160(13){ }u161(25){ }u162(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 199
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  gen 	 0 [r0] 199
;; live  kill	 14 [lr]

;; Pred edge  10 [39.0%]  (fallthru)
(note 117 116 118 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 11 arch/arm/vfp/vfpdouble.c:927 (set (reg/f:SI 199)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 119 118 120 11 arch/arm/vfp/vfpdouble.c:927 (set (reg:SI 0 r0)
        (reg/f:SI 199)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))

(call_insn 120 119 121 11 arch/arm/vfp/vfpdouble.c:927 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u168(11){ }u169(13){ }u170(25){ }u171(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 200 201 202 204
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 137 200 201 202 204
;; live  kill	 14 [lr]

;; Pred edge  9 [39.0%] 
;; Pred edge  10 [61.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 121 120 122 12 152 "" [2 uses])

(note 122 121 123 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 12 arch/arm/vfp/vfpdouble.c:929 (set (reg/f:SI 200)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 124 123 125 12 arch/arm/vfp/vfpdouble.c:929 (set (reg/f:SI 201)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 125 124 126 12 arch/arm/vfp/vfpdouble.c:929 (set (reg/f:SI 202)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 126 125 127 12 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 0 r0)
        (reg/f:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))

(insn 127 126 128 12 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 1 r1)
        (reg/f:SI 201)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 201)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(insn 128 127 129 12 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 2 r2)
        (reg/f:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 202)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))

(insn 129 128 130 12 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 130 129 131 12 arch/arm/vfp/vfpdouble.c:929 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply") [flags 0x3] <function_decl 0x10b08180 vfp_double_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 131 130 133 12 arch/arm/vfp/vfpdouble.c:929 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 133 131 134 12 arch/arm/vfp/vfpdouble.c:930 (set (reg/f:SI 204)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10d50fc0>)) 167 {*arm_movsi_insn} (nil))

(insn 134 133 135 12 arch/arm/vfp/vfpdouble.c:930 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 204)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 204)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10d50fc0>)
            (nil))))

(insn 135 134 136 12 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ dd ])
        (nil)))

(insn 136 135 137 12 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 1 r1)
        (reg/f:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 200)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 137 136 138 12 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 145 [ fpscr ])
        (nil)))

(insn 138 137 139 12 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ exceptions ])
        (nil)))

(call_insn 139 138 151 12 arch/arm/vfp/vfpdouble.c:930 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 151 139 0 12 arch/arm/vfp/vfpdouble.c:931 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fdiv (vfp_double_fdiv)[0:183]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   46 cc:CC=cmp(r219:SI,0x0)
      REG_DEAD: r219:SI
   45 r219:SI=zero_extend(r218:QI)
      REG_DEAD: r218:QI
   44 r218:QI=r217:SI#0
      REG_DEAD: r217:SI
   43 r217:SI=r213:SI&r216:SI
      REG_DEAD: r216:SI
      REG_DEAD: r213:SI
   41 r216:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   40 cc:CC=cmp(r211:SI,0x0)
      REG_DEAD: r211:SI
   37 r213:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   36 cc:CC=cmp(r211:SI,r212:SI)
      REG_DEAD: r212:SI
   35 r212:SI=sign_extend(r209:HI)
      REG_DEAD: r209:HI
      REG_EQUAL: 0x7ff
   34 r211:SI=sign_extend(r179:SI#0)
      REG_DEAD: r179:SI
   33 r209:HI=r210:SI#0
      REG_DEAD: r210:SI
      REG_EQUAL: 0x7ff
   32 r210:SI=0xffffffffffff07ff
   31 r180:DI#4=r425:SI 0>>0x2
      REG_DEAD: r425:SI
   30 r180:DI#0=r207:SI|r180:DI#0
      REG_DEAD: r207:SI
   29 r180:DI#0=r424:SI 0>>0x2
      REG_DEAD: r424:SI
   28 r207:SI=r425:SI<<0x1e
   27 r424:SI=r190:DI#0<<0xc
      REG_DEAD: r190:DI
   26 r425:SI=r206:SI|r425:SI
      REG_DEAD: r206:SI
   25 r425:SI=r190:DI#4<<0xc
   24 r206:SI=r190:DI#0 0>>0x14
   23 [sfp:SI-0x20]=r179:SI#0
   23 [sfp:SI-0x20]=r179:SI#0
found mem(23) *(r[25]+-32)
   22 r179:SI=r203:SI 0>>0x15
      REG_DEAD: r203:SI
      REG_EQUAL: r202:SI&0x7ff
   21 r203:SI=r202:SI<<0x15
      REG_DEAD: r202:SI
   20 r202:SI=zero_extend(r422:SI#0)
      REG_DEAD: r422:SI
   18 r422:SI=r190:DI#4>>0x14
   17 [sfp:SI-0x1e]=r420:SI#0
      REG_DEAD: r420:SI
   17 [sfp:SI-0x1e]=r420:SI#0
      REG_DEAD: r420:SI
found mem(17) *(r[25]+-30)
   15 r420:SI=r196:DI#4 0>>0x10
      REG_DEAD: r196:DI
   14 r196:DI=r190:DI&r197:DI
      REG_DEAD: r197:DI
      REG_EQUAL: r190:DI&0x8000000000000000
   13 r197:DI=0x8000000000000000
   12 r190:DI=r0:DI
   11 r0:DI=call [`vfp_get_double'] argc:0x0
   10 r0:SI=r193:SI
      REG_DEAD: r193:SI
    6 r195:SI=r3:SI
      REG_DEAD: r3:SI
    5 r194:SI=r2:SI
      REG_DEAD: r2:SI
    4 r193:SI=r1:SI
      REG_DEAD: r1:SI
    3 r192:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   50 r180:DI=r180:DI|r220:DI
      REG_DEAD: r220:DI
      REG_EQUAL: r180:DI|0x4000000000000000
   49 r220:DI=0x4000000000000000


starting bb 4
   91 cc:CC=cmp(r244:SI,0x0)
      REG_DEAD: r244:SI
   90 r244:SI=zero_extend(r243:QI)
      REG_DEAD: r243:QI
   89 r243:QI=r242:SI#0
      REG_DEAD: r242:SI
   88 r242:SI=r238:SI&r241:SI
      REG_DEAD: r241:SI
      REG_DEAD: r238:SI
   86 r241:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   85 cc:CC=cmp(r236:SI,0x0)
      REG_DEAD: r236:SI
   82 r238:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   81 cc:CC=cmp(r236:SI,r237:SI)
      REG_DEAD: r237:SI
   80 r237:SI=sign_extend(r234:HI)
      REG_DEAD: r234:HI
      REG_EQUAL: 0x7ff
   79 r236:SI=sign_extend(r177:SI#0)
   78 r234:HI=r235:SI#0
      REG_DEAD: r235:SI
      REG_EQUAL: 0x7ff
   77 r235:SI=0xffffffffffff07ff
   76 r178:DI#4=r431:SI 0>>0x2
      REG_DEAD: r431:SI
   75 r178:DI#0=r232:SI|r178:DI#0
      REG_DEAD: r232:SI
   74 r178:DI#0=r430:SI 0>>0x2
      REG_DEAD: r430:SI
   73 r232:SI=r431:SI<<0x1e
   72 r430:SI=r189:DI#0<<0xc
      REG_DEAD: r189:DI
   71 r431:SI=r231:SI|r431:SI
      REG_DEAD: r231:SI
   70 r431:SI=r189:DI#4<<0xc
   69 r231:SI=r189:DI#0 0>>0x14
   68 [sfp:SI-0x30]=r177:SI#0
   68 [sfp:SI-0x30]=r177:SI#0
found mem(68) *(r[25]+-48)
   67 r177:SI=r228:SI 0>>0x15
      REG_DEAD: r228:SI
      REG_EQUAL: r227:SI&0x7ff
   66 r228:SI=r227:SI<<0x15
      REG_DEAD: r227:SI
   65 r227:SI=zero_extend(r428:SI#0)
      REG_DEAD: r428:SI
   63 r428:SI=r189:DI#4>>0x14
   62 [sfp:SI-0x2e]=r176:SI#0
   62 [sfp:SI-0x2e]=r176:SI#0
found mem(62) *(r[25]+-46)
   61 r176:SI=zero_extend(r426:SI#0)
      REG_DEAD: r426:SI
   59 r426:SI=r221:DI#4 0>>0x10
      REG_DEAD: r221:DI
   58 r221:DI=r189:DI&r222:DI
      REG_DEAD: r222:DI
      REG_EQUAL: r189:DI&0x8000000000000000
   57 r222:DI=0x8000000000000000
   56 r189:DI=r0:DI
   55 r0:DI=call [`vfp_get_double'] argc:0x0
   54 r0:SI=r194:SI
      REG_DEAD: r194:SI
   53 [sfp:SI-0x18]=r180:DI
      REG_DEAD: r180:DI
   53 [sfp:SI-0x18]=r180:DI
      REG_DEAD: r180:DI
found mem(53) *(r[25]+-24)


starting bb 5
   95 r178:DI=r178:DI|r245:DI
      REG_DEAD: r245:DI
      REG_EQUAL: r178:DI|0x4000000000000000
   94 r245:DI=0x4000000000000000


starting bb 6
  108 cc:CC=cmp(r251:SI,r252:SI)
      REG_DEAD: r252:SI
      REG_DEAD: r251:SI
  107 r252:SI=sign_extend(r249:HI)
      REG_DEAD: r249:HI
      REG_EQUAL: 0x7ff
  106 r251:SI=sign_extend(r174:SI#0)
  105 r249:HI=r250:SI#0
      REG_DEAD: r250:SI
      REG_EQUAL: 0x7ff
  104 r250:SI=0xffffffffffff07ff
  103 r174:SI=zero_extend([sfp:SI-0x20])
  103 r174:SI=zero_extend([sfp:SI-0x20])
found mem(103) *(r[25]+-32)
  102 [sfp:SI-0xe]=r248:SI#0
      REG_DEAD: r248:SI
  102 [sfp:SI-0xe]=r248:SI#0
      REG_DEAD: r248:SI
found mem(102) *(r[25]+-14)
  101 r248:SI=r176:SI^r247:SI
      REG_DEAD: r247:SI
      REG_DEAD: r176:SI
   99 r247:SI=zero_extend([sfp:SI-0x1e])
   99 r247:SI=zero_extend([sfp:SI-0x1e])
found mem(99) *(r[25]+-30)
   98 [sfp:SI-0x28]=r178:DI
   98 [sfp:SI-0x28]=r178:DI
found mem(98) *(r[25]+-40)


starting bb 7
  114 cc:CC=cmp(r253:SI,0x0)
      REG_DEAD: r253:SI
  113 r253:SI=r253:SI|r175:DI#4
  112 r253:SI=r175:DI#0
  111 r175:DI=[sfp:SI-0x18]
  111 r175:DI=[sfp:SI-0x18]
found mem(111) *(r[25]+-24)


starting bb 8
  117 r183:SI=0x8


starting bb 9
  837 r183:SI={(cc:CC!=0x0)?0x10:0x30}
      REG_DEAD: cc:CC
  836 cc:CC=cmp(r256:SI,0x0)
      REG_DEAD: r256:SI
  125 r256:SI=r256:SI|r254:DI#4
      REG_DEAD: r254:DI
  124 r256:SI=r254:DI#0
  123 r254:DI=r175:DI&r255:DI
      REG_DEAD: r255:DI
      REG_DEAD: r175:DI
      REG_EQUAL: r175:DI&0x2000000000000000
  122 r255:DI=0x2000000000000000


starting bb 10
  139 cc:CC=cmp(r174:SI,0x0)
      REG_DEAD: r174:SI


starting bb 11
  142 r183:SI=0x1


starting bb 12
  839 r183:SI={(cc:CC==0x0)?0x3:0x5}
      REG_DEAD: cc:CC
  838 cc:CC=cmp(r257:SI,0x0)
      REG_DEAD: r257:SI
  149 r257:SI=r257:SI|r258:SI
      REG_DEAD: r258:SI
  148 r258:SI=[sfp:SI-0x14]
  148 r258:SI=[sfp:SI-0x14]
found mem(148) *(r[25]+-20)
  147 r257:SI=[sfp:SI-0x18]
  147 r257:SI=[sfp:SI-0x18]
found mem(147) *(r[25]+-24)


starting bb 13
  165 cc:CC=cmp(r261:SI,r262:SI)
      REG_DEAD: r262:SI
      REG_DEAD: r261:SI
  164 r262:SI=sign_extend(r259:HI)
      REG_DEAD: r259:HI
      REG_EQUAL: 0x7ff
  163 r261:SI=sign_extend(r177:SI#0)
  162 r259:HI=r260:SI#0
      REG_DEAD: r260:SI
      REG_EQUAL: 0x7ff
  161 r260:SI=0xffffffffffff07ff


starting bb 14
  170 cc:CC=cmp(r263:SI,0x0)
      REG_DEAD: r263:SI
  169 r263:SI=r263:SI|r178:DI#4
  168 r263:SI=r178:DI#0


starting bb 15
  173 r184:SI=0x8


starting bb 16
  841 r184:SI={(cc:CC!=0x0)?0x10:0x30}
      REG_DEAD: cc:CC
  840 cc:CC=cmp(r266:SI,0x0)
      REG_DEAD: r266:SI
  181 r266:SI=r266:SI|r264:DI#4
      REG_DEAD: r264:DI
  180 r266:SI=r264:DI#0
  179 r264:DI=r178:DI&r265:DI
      REG_DEAD: r265:DI
      REG_DEAD: r178:DI
      REG_EQUAL: r178:DI&0x2000000000000000
  178 r265:DI=0x2000000000000000


starting bb 17
  195 cc:CC=cmp(r177:SI,0x0)
      REG_DEAD: r177:SI


starting bb 18
  198 r184:SI=0x1


starting bb 19
  843 r184:SI={(cc:CC==0x0)?0x3:0x5}
      REG_DEAD: cc:CC
  842 cc:CC=cmp(r267:SI,0x0)
      REG_DEAD: r267:SI
  204 r267:SI=r267:SI|r178:DI#4
      REG_DEAD: r178:DI
  203 r267:SI=r178:DI#0


starting bb 20
  217 cc:CC=cmp(r268:SI,0x0)
      REG_DEAD: r268:SI
  216 r268:SI=r183:SI&0x10


starting bb 21
  221 cc:CC=cmp(r269:SI,0x0)
  220 r269:SI=r184:SI&0x10


starting bb 22
  226 cc:CC=cmp(r271:SI,0x0)
  225 r271:SI=r270:SI&r184:SI
      REG_DEAD: r270:SI
  224 r270:SI=r183:SI&0xa


starting bb 23
  230 cc:CC=cmp(r272:SI,0x0)
      REG_DEAD: r272:SI
  229 r272:SI=r183:SI&0x8


starting bb 24
  234 cc:CC=cmp(r273:SI,0x0)
      REG_DEAD: r273:SI
  233 r273:SI=r184:SI&0x2


starting bb 25
  237 r185:SI=0x2


starting bb 26
  243 cc:CC=cmp(r274:SI,0x0)
      REG_DEAD: r274:SI
  242 r274:SI=r184:SI&0x8


starting bb 27
  247 cc:CC=cmp(r275:SI,0x0)
      REG_DEAD: r275:SI
  246 r275:SI=r183:SI&0x2


starting bb 28
  251 cc:CC=cmp(r276:SI,0x0)
      REG_DEAD: r276:SI
  250 r276:SI=r183:SI&0x4
      REG_DEAD: r183:SI


starting bb 29
  256 call [`vfp_double_normalise_denormal'] argc:0x0
      REG_DEAD: r0:SI
      REG_EH_REGION: 0x0
  255 r0:SI=r277:SI
      REG_DEAD: r277:SI
      REG_EQUAL: sfp:SI-0x20
  254 r277:SI=sfp:SI-0x20
  254 r277:SI=sfp:SI-0x20
found pre add(254) r[277]=r[25]+-32


starting bb 30
  260 cc:CC=cmp(r278:SI,0x0)
      REG_DEAD: r278:SI
  259 r278:SI=r184:SI&0x4
      REG_DEAD: r184:SI


starting bb 31
  265 call [`vfp_double_normalise_denormal'] argc:0x0
      REG_DEAD: r0:SI
      REG_EH_REGION: 0x0
  264 r0:SI=r279:SI
      REG_DEAD: r279:SI
      REG_EQUAL: sfp:SI-0x30
  263 r279:SI=sfp:SI-0x30
  263 r279:SI=sfp:SI-0x30
found pre add(263) r[279]=r[25]+-48


starting bb 32
  284 cc:CC=cmp(r289:DI#4,r290:DI#4)
  283 {r290:DI=r186:DI+r186:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
  282 r186:DI=[sfp:SI-0x18]
  282 r186:DI=[sfp:SI-0x18]
found mem(282) *(r[25]+-24)
  281 [sfp:SI-0x28]=r289:DI
  281 [sfp:SI-0x28]=r289:DI
found mem(281) *(r[25]+-40)
  279 {r289:DI=r288:DI+r288:DI;clobber cc:CC;}
      REG_DEAD: r288:DI
      REG_UNUSED: cc:CC
  278 r288:DI=[sfp:SI-0x28]
  278 r288:DI=[sfp:SI-0x28]
found mem(278) *(r[25]+-40)
  277 [sfp:SI-0x10]=r188:SI#0
  277 [sfp:SI-0x10]=r188:SI#0
found mem(277) *(r[25]+-16)
  276 r188:SI=zero_extend(r287:SI#0)
      REG_DEAD: r287:SI
  275 r287:SI=r282:SI-r286:SI
      REG_DEAD: r286:SI
      REG_DEAD: r282:SI
  273 r286:SI=zero_extend([sfp:SI-0x30])
  273 r286:SI=zero_extend([sfp:SI-0x30])
found mem(273) *(r[25]+-48)
  271 r282:SI=r283:SI+0x2
      REG_DEAD: r283:SI
      REG_EQUAL: r281:SI+0x3fe
  271 r282:SI=r283:SI+0x2
      REG_DEAD: r283:SI
      REG_EQUAL: r281:SI+0x3fe
found pre add(271) r[282]=r[283]+2
  270 r283:SI=r281:SI+0x3fc
      REG_DEAD: r281:SI
  270 r283:SI=r281:SI+0x3fc
      REG_DEAD: r281:SI
found pre add(270) r[283]=r[281]+1020
  268 r281:SI=zero_extend([sfp:SI-0x20])
  268 r281:SI=zero_extend([sfp:SI-0x20])
found mem(268) *(r[25]+-32)


starting bb 33


starting bb 34
  288 cc:CC=cmp(r289:DI#0,r290:DI#0)
      REG_DEAD: r290:DI


starting bb 35
  300 [sfp:SI-0x10]=r293:SI#0
      REG_DEAD: r293:SI
  300 [sfp:SI-0x10]=r293:SI#0
      REG_DEAD: r293:SI
found mem(300) *(r[25]+-16)
  299 r293:SI=r188:SI+0x1
      REG_DEAD: r188:SI
  299 r293:SI=r188:SI+0x1
      REG_DEAD: r188:SI
found pre add(299) r[293]=r[188]+1
  297 [sfp:SI-0x18]=r291:DI
      REG_DEAD: r291:DI
  297 [sfp:SI-0x18]=r291:DI
      REG_DEAD: r291:DI
found mem(297) *(r[25]+-24)
  296 {r291:DI=r186:DI 0>>0x1;clobber cc:CC;}
      REG_DEAD: r186:DI
      REG_UNUSED: cc:CC


starting bb 36
  304 cc:CC=cmp(r289:DI#4,r161:DI#4)
  303 r161:DI=[sfp:SI-0x18]
  303 r161:DI=[sfp:SI-0x18]
found mem(303) *(r[25]+-24)


starting bb 37


starting bb 38
  308 cc:CC=cmp(r289:DI#0,r161:DI#0)


starting bb 39
  316 r160:DI=0xffffffffffffffff


starting bb 40
  325 cc:CC=cmp(r411:SI,r161:DI#4)
  323 r411:SI=r156:DI#0
  322 r156:DI#4=0x0
  321 r156:DI#0=r289:DI#4


starting bb 41
  337 r143:DI=0xffffffff00000000


starting bb 42
  347 r143:DI#0=r156:DI#4
  346 r143:DI#4=r400:SI
      REG_DEAD: r400:SI
  812 r400:SI=r2:SI
      REG_DEAD: r2:SI
  344 {r1:SI=asm_operands;r2:DI=asm_operands;clobber cc:QI;clobber lr:QI;clobber ip:QI;}
      REG_DEAD: r4:SI
      REG_UNUSED: cc:QI
      REG_UNUSED: lr:QI
      REG_UNUSED: ip:QI
      REG_UNUSED: r1:SI
      REG_UNUSED: r3:SI
  343 r0:DI=r161:DI
  342 r4:SI=r156:DI#0


starting bb 43
  389 cc:CC=cmp(r165:DI#4,r142:DI#4)
  385 r167:DI=zero_extend(r432:SI)*zero_extend(r163:SI)
      REG_DEAD: r432:SI
  381 {r142:DI=r165:DI+r166:DI;clobber cc:CC;}
      REG_DEAD: r166:DI
      REG_UNUSED: cc:CC
  377 r165:DI=zero_extend(r432:SI)*zero_extend(r294:SI)
      REG_DEAD: r294:SI
  370 r432:SI=r143:DI#4
  366 r166:DI=zero_extend(r295:SI)*zero_extend(r163:SI)
      REG_DEAD: r295:SI
  361 r163:SI=r156:DI#0
  357 r164:DI=zero_extend(r295:SI)*zero_extend(r294:SI)
  352 r295:SI=r143:DI#0
  350 r294:SI=r289:DI#0


starting bb 44


starting bb 45
  393 cc:CC=cmp(r165:DI#0,r142:DI#0)
      REG_DEAD: r165:DI


starting bb 46
  401 r169:DI=0x0


starting bb 47
  406 r169:DI=0x100000000


starting bb 48
  438 r446:DI=0xffffffff00000000
  434 r157:DI#0=r140:DI#0
      REG_DEAD: r140:DI
  433 r157:DI#4=r289:DI#0
  432 {r159:DI=asm_operands;r158:DI=asm_operands;clobber cc:QI;}
      REG_DEAD: r311:DI
      REG_DEAD: r310:DI
      REG_DEAD: r139:DI
      REG_UNUSED: cc:QI
  431 {r311:DI=r141:DI+r169:DI;clobber cc:CC;}
      REG_DEAD: r169:DI
      REG_DEAD: r141:DI
      REG_UNUSED: cc:CC
  430 r310:DI=0x0
  429 {r141:DI=r168:DI+r309:DI;clobber cc:CC;}
      REG_DEAD: r309:DI
      REG_DEAD: r168:DI
      REG_UNUSED: cc:CC
  846 r309:DI=zero_extend(r442:SI)
      REG_DEAD: r442:SI
  845 r442:SI=gtu(cc:CC,0x0)
      REG_DEAD: cc:CC
  844 cc:CC=cmp(r140:DI#4,r139:DI#4)
  414 {r168:DI=r308:DI+r167:DI;clobber cc:CC;}
      REG_DEAD: r308:DI
      REG_DEAD: r167:DI
      REG_UNUSED: cc:CC
  413 r308:DI#4=r140:DI#0
  412 r308:DI#0=r142:DI#4
      REG_DEAD: r142:DI
  411 {r139:DI=r140:DI+r164:DI;clobber cc:CC;}
      REG_DEAD: r164:DI
      REG_UNUSED: cc:CC
  410 r140:DI#0=0x0
  409 r140:DI#4=r142:DI#0


starting bb 49
  440 {r159:DI=asm_operands;r158:DI=asm_operands;clobber cc:QI;}
      REG_UNUSED: cc:QI
  439 {r143:DI=r143:DI+r446:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_EQUAL: r143:DI-0x100000000


starting bb 50
  444 cc:CC=cmp(r158:DI#4,0x0)


starting bb 51
  459 cc:CC=cmp(r411:SI,r162:DI#4)
      REG_DEAD: r411:SI
  458 r162:DI=r314:DI|r316:DI
      REG_DEAD: r316:DI
      REG_DEAD: r314:DI
  457 r316:DI#0=r314:DI#4
  456 r316:DI#4=r158:DI#0
      REG_DEAD: r158:DI
  455 r314:DI#4=0x0
  454 r314:DI#0=r159:DI#4
      REG_DEAD: r159:DI


starting bb 52
  472 r160:DI=r143:DI|r317:DI
      REG_DEAD: r317:DI
      REG_DEAD: r143:DI
      REG_EQUAL: r143:DI|0xffffffff
  471 r317:DI=0xffffffff


starting bb 53
  481 r160:DI=r138:DI|r143:DI
      REG_DEAD: r143:DI
      REG_DEAD: r138:DI
  480 r138:DI=r2:DI
  479 {r1:SI=asm_operands;r2:DI=asm_operands;clobber cc:QI;clobber lr:QI;clobber ip:QI;}
      REG_DEAD: r4:SI
      REG_UNUSED: cc:QI
      REG_UNUSED: lr:QI
      REG_UNUSED: ip:QI
      REG_UNUSED: r1:SI
  478 r0:DI=r162:DI
      REG_DEAD: r162:DI
  477 r4:SI=r163:SI
      REG_DEAD: r163:SI


starting bb 54
  487 cc:CC=cmp(r318:DI#4,0x0)
  486 r318:DI=r160:DI&r319:DI
      REG_DEAD: r319:DI
      REG_EQUAL: r160:DI&0x1ff
  485 r319:DI=0x1ff
  484 [sfp:SI-0x8]=r160:DI
  484 [sfp:SI-0x8]=r160:DI
found mem(484) *(r[25]+-8)


starting bb 55
  491 cc:CC=cmp(r318:DI#0,0x2)
      REG_DEAD: r318:DI


starting bb 56
  540 cc:CC=cmp(r153:DI#4,r137:DI#4)
  536 r151:DI=zero_extend(r436:SI)*zero_extend(r434:SI)
      REG_DEAD: r436:SI
      REG_DEAD: r434:SI
  532 {r137:DI=r153:DI+r152:DI;clobber cc:CC;}
      REG_DEAD: r152:DI
      REG_UNUSED: cc:CC
  528 r153:DI=zero_extend(r436:SI)*zero_extend(r320:SI)
      REG_DEAD: r320:SI
  521 r436:SI=r160:DI#4
  517 r152:DI=zero_extend(r321:SI)*zero_extend(r434:SI)
      REG_DEAD: r321:SI
  510 r434:SI=r289:DI#4
  506 r154:DI=zero_extend(r321:SI)*zero_extend(r320:SI)
  501 r321:SI=r160:DI#0
  499 r320:SI=r289:DI#0


starting bb 57


starting bb 58
  544 cc:CC=cmp(r153:DI#0,r137:DI#0)
      REG_DEAD: r153:DI


starting bb 59
  552 r149:DI=0x0


starting bb 60
  557 r149:DI=0x100000000


starting bb 61
  587 r445:DI=r339:DI
      REG_DEAD: r339:DI
      REG_EQUAL: 0x0
  591 r444:DI=0xffffffffffffffff
  583 {r181:DI=asm_operands;r182:DI=asm_operands;clobber cc:QI;}
      REG_DEAD: r340:DI
      REG_DEAD: r161:DI
      REG_DEAD: r134:DI
      REG_UNUSED: cc:QI
  582 {r340:DI=r136:DI+r149:DI;clobber cc:CC;}
      REG_DEAD: r149:DI
      REG_DEAD: r136:DI
      REG_UNUSED: cc:CC
  581 r339:DI=0x0
  580 {r136:DI=r150:DI+r338:DI;clobber cc:CC;}
      REG_DEAD: r338:DI
      REG_DEAD: r150:DI
      REG_UNUSED: cc:CC
  849 r338:DI=zero_extend(r443:SI)
      REG_DEAD: r443:SI
  848 r443:SI=gtu(cc:CC,0x0)
      REG_DEAD: cc:CC
  847 cc:CC=cmp(r135:DI#4,r134:DI#4)
      REG_DEAD: r135:DI
  565 {r150:DI=r337:DI+r151:DI;clobber cc:CC;}
      REG_DEAD: r337:DI
      REG_DEAD: r151:DI
      REG_UNUSED: cc:CC
  564 r337:DI#4=r135:DI#0
  563 r337:DI#0=r137:DI#4
      REG_DEAD: r137:DI
  562 {r134:DI=r135:DI+r154:DI;clobber cc:CC;}
      REG_DEAD: r154:DI
      REG_UNUSED: cc:CC
  561 r135:DI#0=0x0
  560 r135:DI#4=r137:DI#0


starting bb 62
  588 {r181:DI=asm_operands;r182:DI=asm_operands;clobber cc:QI;}
      REG_UNUSED: cc:QI


starting bb 63
  594 cc:CC=cmp(r182:DI#4,0x0)
  592 {r160:DI=r160:DI+r444:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_EQUAL: r160:DI-0x1


starting bb 64
  607 cc:CC=cmp(r344:SI,0x0)
      REG_DEAD: r344:SI
  606 r344:SI=r344:SI|r181:DI#4
      REG_DEAD: r181:DI
  605 r344:SI=r181:DI#0
  604 r343:DI=0x0


starting bb 65
  609 r343:DI=0x1


starting bb 66
  614 [sfp:SI-0x8]=r347:DI
      REG_DEAD: r347:DI
  614 [sfp:SI-0x8]=r347:DI
      REG_DEAD: r347:DI
found mem(614) *(r[25]+-8)
  613 r347:DI=r343:DI|r345:DI
      REG_DEAD: r345:DI
      REG_DEAD: r343:DI
  612 {r345:DI=r160:DI+r346:DI;clobber cc:CC;}
      REG_DEAD: r346:DI
      REG_DEAD: r160:DI
      REG_UNUSED: cc:CC
      REG_EQUAL: r160:DI+0x1
  611 r346:DI=0x1


starting bb 67
  625 r185:SI=r0:SI
      REG_DEAD: r0:SI
  624 r0:SI=call [`vfp_double_normaliseround'] argc:0x8
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  623 r3:SI=0x0
  622 r2:SI=r195:SI
      REG_DEAD: r195:SI
  621 r1:SI=r348:SI
      REG_DEAD: r348:SI
      REG_EQUAL: sfp:SI-0x10
  620 r0:SI=r192:SI
      REG_DEAD: r192:SI
  619 [sp:SI]=r349:SI
      REG_DEAD: r349:SI
      REG_EQUAL: `*.LC2'
  619 [sp:SI]=r349:SI
      REG_DEAD: r349:SI
      REG_EQUAL: `*.LC2'
found mem(619) *(r[13]+0)
  618 r349:SI=`*.LC2'
  617 r348:SI=sfp:SI-0x10
  617 r348:SI=sfp:SI-0x10
found pre add(617) r[348]=r[25]+-16


starting bb 68
  638 r185:SI=r0:SI
      REG_DEAD: r0:SI
  637 r0:SI=call [`vfp_propagate_nan'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  636 r3:SI=r195:SI
      REG_DEAD: r195:SI
  635 r2:SI=r352:SI
      REG_DEAD: r352:SI
      REG_EQUAL: sfp:SI-0x30
  634 r1:SI=r351:SI
      REG_DEAD: r351:SI
      REG_EQUAL: sfp:SI-0x20
  633 r0:SI=r350:SI
      REG_DEAD: r350:SI
      REG_EQUAL: sfp:SI-0x10
  632 r352:SI=sfp:SI-0x30
  632 r352:SI=sfp:SI-0x30
found pre add(632) r[352]=r[25]+-48
  631 r351:SI=sfp:SI-0x20
  631 r351:SI=sfp:SI-0x20
found pre add(631) r[351]=r[25]+-32
  630 r350:SI=sfp:SI-0x10
  630 r350:SI=sfp:SI-0x10
found pre add(630) r[350]=r[25]+-16


starting bb 69
  663 call [`vfp_put_double'] argc:0x0
      REG_DEAD: r2:SI
  662 r2:SI=r192:SI
      REG_DEAD: r192:SI
  661 r0:DI=r369:DI
      REG_DEAD: r369:DI
  660 {r369:DI=r361:DI+r364:DI;clobber cc:CC;}
      REG_DEAD: r364:DI
      REG_DEAD: r361:DI
      REG_UNUSED: cc:CC
  659 r364:DI#4=r366:SI 0>>0xa
      REG_DEAD: r366:SI
  657 r364:DI#0=r365:SI|r364:DI#0
      REG_DEAD: r365:SI
  656 r364:DI#0=r367:SI 0>>0xa
      REG_DEAD: r367:SI
  655 r367:SI=[sfp:SI-0x8]
  655 r367:SI=[sfp:SI-0x8]
found mem(655) *(r[25]+-8)
  654 r365:SI=r366:SI<<0x16
  653 r366:SI=[sfp:SI-0x4]
  653 r366:SI=[sfp:SI-0x4]
found mem(653) *(r[25]+-4)
  651 {r361:DI=r356:DI+r360:DI;clobber cc:CC;}
      REG_DEAD: r360:DI
      REG_DEAD: r356:DI
      REG_UNUSED: cc:CC
  650 r360:DI#0=r356:DI#0
  649 r360:DI#4=r357:DI#0<<0x14
      REG_DEAD: r357:DI
  648 r357:DI=sign_extend(r358:SI)
      REG_DEAD: r358:SI
  647 r358:SI=sign_extend([sfp:SI-0x10])
  647 r358:SI=sign_extend([sfp:SI-0x10])
found mem(647) *(r[25]+-16)
  645 r356:DI#0=0x0
  644 r356:DI#4=r354:SI<<0x10
      REG_DEAD: r354:SI
  642 r354:SI=zero_extend([sfp:SI-0xe])
  642 r354:SI=zero_extend([sfp:SI-0xe])
found mem(642) *(r[25]+-14)


starting bb 70
  676 r185:SI=r0:SI
      REG_DEAD: r0:SI
  675 r0:SI=call [`vfp_propagate_nan'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  674 r3:SI=r195:SI
      REG_DEAD: r195:SI
  673 r2:SI=r372:SI
      REG_DEAD: r372:SI
      REG_EQUAL: sfp:SI-0x20
  672 r1:SI=r371:SI
      REG_DEAD: r371:SI
      REG_EQUAL: sfp:SI-0x30
  671 r0:SI=r370:SI
      REG_DEAD: r370:SI
      REG_EQUAL: sfp:SI-0x10
  670 r372:SI=sfp:SI-0x20
  670 r372:SI=sfp:SI-0x20
found pre add(670) r[372]=r[25]+-32
  669 r371:SI=sfp:SI-0x30
  669 r371:SI=sfp:SI-0x30
found pre add(669) r[371]=r[25]+-48
  668 r370:SI=sfp:SI-0x10
  668 r370:SI=sfp:SI-0x10
found pre add(668) r[370]=r[25]+-16


starting bb 71
  686 r185:SI=0x0
      REG_EQUAL: 0x0
  685 [sfp:SI-0x8]=r375:DI
      REG_DEAD: r375:DI
      REG_EQUAL: 0x0
  685 [sfp:SI-0x8]=r375:DI
      REG_DEAD: r375:DI
      REG_EQUAL: 0x0
found mem(685) *(r[25]+-8)
  684 r375:DI=0x0
  683 [sfp:SI-0x10]=0x0
      REG_EQUAL: 0x0
  683 [sfp:SI-0x10]=0x0
      REG_EQUAL: 0x0
found mem(683) *(r[25]+-16)


starting bb 72
  691 r185:SI=r271:SI
      REG_DEAD: r271:SI
      REG_EQUAL: 0x0


starting bb 73
  698 [sfp:SI-0x8]=r378:DI
      REG_DEAD: r378:DI
      REG_EQUAL: 0x0
  698 [sfp:SI-0x8]=r378:DI
      REG_DEAD: r378:DI
      REG_EQUAL: 0x0
found mem(698) *(r[25]+-8)
  697 r378:DI=0x0
  696 [sfp:SI-0x10]=r377:SI#0
      REG_DEAD: r377:SI
      REG_EQUAL: 0x7ff
  696 [sfp:SI-0x10]=r377:SI#0
      REG_DEAD: r377:SI
      REG_EQUAL: 0x7ff
found mem(696) *(r[25]+-16)
  694 r377:SI=0xffffffffffff07ff


starting bb 74
  729 r185:SI=0x1
  728 call [`vfp_put_double'] argc:0x0
      REG_DEAD: r2:SI
  727 r2:SI=r192:SI
      REG_DEAD: r192:SI
  726 r0:DI=r398:DI
      REG_DEAD: r398:DI
  725 {r398:DI=r389:DI+r393:DI;clobber cc:CC;}
      REG_DEAD: r393:DI
      REG_DEAD: r389:DI
      REG_UNUSED: cc:CC
  724 r393:DI#4=r395:SI 0>>0xa
      REG_DEAD: r395:SI
  722 r393:DI#0=r394:SI|r393:DI#0
      REG_DEAD: r394:SI
  721 r393:DI#0=r396:SI 0>>0xa
      REG_DEAD: r396:SI
  720 r396:SI=[r379:SI+0x8]
      REG_DEAD: r379:SI
      REG_EQUAL: [const(`*.LANCHOR0'+0x8)]
  720 r396:SI=[r379:SI+0x8]
      REG_DEAD: r379:SI
      REG_EQUAL: [const(`*.LANCHOR0'+0x8)]
found mem(720) *(r[379]+8)
  719 r394:SI=r395:SI<<0x16
  718 r395:SI=[r379:SI+0xc]
      REG_EQUAL: [const(`*.LANCHOR0'+0xc)]
  718 r395:SI=[r379:SI+0xc]
      REG_EQUAL: [const(`*.LANCHOR0'+0xc)]
found mem(718) *(r[379]+12)
  715 {r389:DI=r383:DI+r388:DI;clobber cc:CC;}
      REG_DEAD: r388:DI
      REG_DEAD: r383:DI
      REG_UNUSED: cc:CC
  714 r388:DI#0=r269:SI
      REG_DEAD: r269:SI
  713 r388:DI#4=r385:DI#0<<0x14
      REG_DEAD: r385:DI
  712 r385:DI=sign_extend(r386:SI)
      REG_DEAD: r386:SI
  711 r386:SI=sign_extend([r379:SI])
      REG_EQUAL: sign_extend([`*.LANCHOR0'])
  711 r386:SI=sign_extend([r379:SI])
      REG_EQUAL: sign_extend([`*.LANCHOR0'])
found mem(711) *(r[379]+0)
  708 r383:DI#0=r269:SI
  707 r383:DI#4=r381:SI<<0x10
      REG_DEAD: r381:SI
  705 r381:SI=zero_extend([r379:SI+0x2])
      REG_EQUAL: zero_extend([const(`*.LANCHOR0'+0x2)])
  705 r381:SI=zero_extend([r379:SI+0x2])
      REG_EQUAL: zero_extend([const(`*.LANCHOR0'+0x2)])
found mem(705) *(r[379]+2)
  703 r379:SI=`*.LANCHOR0'


starting bb 75
  742 use r0:SI
  736 r0:SI=r185:SI
      REG_DEAD: r185:SI


vfp_double_fdiv

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={22d,19u} r1={19d,10u} r2={17d,8u} r3={15d,5u} r4={2d,2u} r11={1d,75u} r12={12d} r13={1d,85u} r14={12d,1u} r15={9d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={77d,46u} r25={1d,115u,9d} r26={1d,74u} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r32={9d} r33={9d} r34={9d} r35={9d} r36={9d} r37={9d} r38={9d} r39={9d} r40={9d} r41={9d} r42={9d} r43={9d} r44={9d} r45={9d} r46={9d} r47={9d} r48={9d} r49={9d} r50={9d} r51={9d} r52={9d} r53={9d} r54={9d} r55={9d} r56={9d} r57={9d} r58={9d} r59={9d} r60={9d} r61={9d} r62={9d} r63={9d} r64={9d} r65={9d} r66={9d} r67={9d} r68={9d} r69={9d} r70={9d} r71={9d} r72={9d} r73={9d} r74={9d} r75={9d} r76={9d} r77={9d} r78={9d} r79={9d} r80={9d} r81={9d} r82={9d} r83={9d} r84={9d} r85={9d} r86={9d} r87={9d} r88={9d} r89={9d} r90={9d} r91={9d} r92={9d} r93={9d} r94={9d} r95={9d} r96={9d} r97={9d} r98={9d} r99={9d} r100={9d} r101={9d} r102={9d} r103={9d} r104={9d} r105={9d} r106={9d} r107={9d} r108={9d} r109={9d} r110={9d} r111={9d} r112={9d} r113={9d} r114={9d} r115={9d} r116={9d} r117={9d} r118={9d} r119={9d} r120={9d} r121={9d} r122={9d} r123={9d} r124={9d} r125={9d} r126={9d} r127={9d} r134={1d,2u} r135={2d,5u} r136={1d,1u} r137={1d,4u} r138={1d,1u} r139={1d,2u} r140={2d,6u} r141={1d,1u} r142={1d,4u} r143={4d,7u,2d} r149={2d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,3u} r154={1d,1u} r156={2d,7u} r157={2d,3u} r158={2d,3u} r159={2d,2u} r160={4d,6u,3d} r161={1d,6u} r162={1d,2u} r163={1d,3u} r164={1d,1u} r165={1d,3u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={2d,1u} r174={1d,2u} r175={1d,3u,1d} r176={1d,2u} r177={1d,4u} r178={4d,11u,2d} r179={1d,2u} r180={4d,6u,1d} r181={2d,3u} r182={2d,2u} r183={4d,5u} r184={4d,5u} r185={7d,1u} r186={1d,3u} r188={1d,2u} r189={1d,5u,1d} r190={1d,5u,1d} r192={1d,3u} r193={1d,1u} r194={1d,1u} r195={1d,3u} r196={1d,1u} r197={1d,1u} r202={1d,1u,1d} r203={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,2u} r212={1d,1u} r213={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r227={1d,1u,1d} r228={1d,1u} r231={1d,1u} r232={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,2u} r237={1d,1u} r238={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={2d,2u} r254={1d,2u} r255={1d,1u} r256={2d,2u} r257={2d,2u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={2d,2u} r264={1d,2u} r265={1d,1u} r266={2d,2u} r267={2d,2u} r268={1d,1u} r269={1d,3u} r270={1d,1u} r271={1d,2u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r281={1d,1u,1d} r282={1d,1u} r283={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,2u} r289={1d,11u} r290={1d,2u} r291={1d,1u} r293={1d,1u} r294={1d,2u} r295={1d,2u} r308={2d,3u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r314={2d,4u} r316={2d,3u} r317={1d,1u} r318={1d,2u} r319={1d,1u} r320={1d,2u} r321={1d,2u} r337={2d,3u} r338={1d,1u} r339={1d,2u} r340={1d,1u} r343={2d,1u} r344={2d,2u} r345={1d,1u} r346={1d,1u} r347={1d,1u} r348={1d,1u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r354={1d,1u} r356={2d,4u} r357={1d,1u} r358={1d,1u} r360={2d,3u} r361={1d,1u} r364={3d,5u} r365={1d,1u} r366={1d,2u} r367={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r375={1d,1u} r377={1d,1u} r378={1d,1u} r379={1d,4u} r381={1d,1u} r383={2d,3u} r385={1d,1u} r386={1d,1u} r388={2d,3u} r389={1d,1u} r393={3d,5u} r394={1d,1u} r395={1d,2u} r396={1d,1u} r398={1d,1u} r400={1d,1u} r411={1d,2u} r420={1d,1u} r422={1d,1u} r424={1d,1u} r425={2d,3u} r426={1d,1u} r428={1d,1u} r430={1d,1u} r431={2d,3u} r432={1d,2u} r434={1d,2u} r436={1d,2u} r442={1d,1u} r443={1d,1u} r444={1d,1u} r445={1d,1u} r446={1d,1u} 
;;    total ref usage 2258{1425d,810u,23e} in 384{375 regular + 9 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 178 180 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 179 190 192 193 194 195 196 197 202 203 206 207 209 210 211 212 213 216 217 218 219 420 422 424 425
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 179 180 190 192 193 194 195 196 197 202 203 206 207 209 210 211 212 213 216 217 218 219 420 422 424 425
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 8 4 2 arch/arm/vfp/vfpdouble.c:1006 (set (reg/v:SI 192 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:1006 (set (reg/v:SI 193 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ dn ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:1006 (set (reg/v:SI 194 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(insn 6 5 7 2 arch/arm/vfp/vfpdouble.c:1006 (set (reg/v:SI 195 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 7 11 2 arch/arm/vfp/vfpdouble.c:1011 (set (reg:SI 0 r0)
        (reg/v:SI 193 [ dn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 193 [ dn ])
        (nil)))

(call_insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:1011 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:1011 (set (reg:DI 190 [ D.5044 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 197)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 196)
        (and:DI (reg:DI 190 [ D.5044 ])
            (reg:DI 197))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 197)
        (expr_list:REG_EQUAL (and:DI (reg:DI 190 [ D.5044 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 15 14 17 2 arch/arm/vfp/vfp.h:304 (set (reg:SI 420)
        (lshiftrt:SI (subreg:SI (reg:DI 196) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 196)
        (nil)))

(insn 17 15 18 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:SI 420) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 420)
        (nil)))

(insn 18 17 20 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 422)
        (ashiftrt:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 20 18 21 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 202)
        (zero_extend:SI (subreg:HI (reg:SI 422) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 422)
        (nil)))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 203)
        (ashift:SI (reg:SI 202)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 202)
        (nil)))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 179 [ D.5579 ])
        (lshiftrt:SI (reg:SI 203)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 203)
        (expr_list:REG_EQUAL (and:SI (reg:SI 202)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 179 [ D.5579 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 206)
        (lshiftrt:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 425 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 425 [+4 ])
        (ior:SI (reg:SI 206)
            (reg:SI 425 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 424)
        (ashift:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 190 [ D.5044 ])
        (nil)))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 207)
        (ashift:SI (reg:SI 425 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 180 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 424)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 424)
        (nil)))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 180 [ significand ]) 0)
        (ior:SI (reg:SI 207)
            (subreg:SI (reg/v:DI 180 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 207)
        (nil)))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 180 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 425 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 425 [+4 ])
        (nil)))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 210)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 209)
        (subreg:HI (reg:SI 210) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 210)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 211 [ D.5579 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 179 [ D.5579 ]) 0))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 179 [ D.5579 ])
        (nil)))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 212)
        (sign_extend:SI (reg:HI 209))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 209)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 36 35 37 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 211 [ D.5579 ])
            (reg:SI 212))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 37 36 40 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 213)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 40 37 41 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 211 [ D.5579 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 211 [ D.5579 ])
        (nil)))

(insn 41 40 43 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 216)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 43 41 44 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 217)
        (and:SI (reg:SI 213)
            (reg:SI 216))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (expr_list:REG_DEAD (reg:SI 213)
            (nil))))

(insn 44 43 45 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 218)
        (subreg:QI (reg:SI 217) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 217)
        (nil)))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 219)
        (zero_extend:SI (reg:QI 218))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 218)
        (nil)))

(insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 219)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 219)
        (nil)))

(jump_insn 47 46 48 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 178 180 192 194 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180 192 194 195


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 178 180 192 194 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180
;; lr  def 	 180 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180 192 194 195
;; live  gen 	 180 220
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 48 47 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 3 arch/arm/vfp/vfp.h:310 (set (reg:DI 220)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 50 49 51 3 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 180 [ significand ])
        (ior:DI (reg/v:DI 180 [ significand ])
            (reg:DI 220))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 220)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 180 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 178 180 192 194 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180 192 194 195


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u60(11){ }u61(13){ }u62(25){ }u63(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 178 180 192 194 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 180 194
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 176 177 189 221 222 227 228 231 232 234 235 236 237 238 241 242 243 244 426 428 430 431
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180 192 194 195
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 176 177 178 189 221 222 227 228 231 232 234 235 236 237 238 241 242 243 244 426 428 430 431
;; live  kill	 14 [lr]

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 51 50 52 4 157 "" [1 uses])

(note 52 51 53 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 4 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 180 [ significand ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg/v:DI 180 [ significand ])
        (nil)))

(insn 54 53 55 4 arch/arm/vfp/vfpdouble.c:1012 (set (reg:SI 0 r0)
        (reg/v:SI 194 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 194 [ dm ])
        (nil)))

(call_insn 55 54 56 4 arch/arm/vfp/vfpdouble.c:1012 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 56 55 57 4 arch/arm/vfp/vfpdouble.c:1012 (set (reg:DI 189 [ D.5047 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 57 56 58 4 arch/arm/vfp/vfp.h:304 (set (reg:DI 222)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 58 57 59 4 arch/arm/vfp/vfp.h:304 (set (reg:DI 221)
        (and:DI (reg:DI 189 [ D.5047 ])
            (reg:DI 222))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 222)
        (expr_list:REG_EQUAL (and:DI (reg:DI 189 [ D.5047 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 59 58 61 4 arch/arm/vfp/vfp.h:304 (set (reg:SI 426)
        (lshiftrt:SI (subreg:SI (reg:DI 221) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 221)
        (nil)))

(insn 61 59 62 4 arch/arm/vfp/vfp.h:304 (set (reg:SI 176 [ D.5597 ])
        (zero_extend:SI (subreg:HI (reg:SI 426) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 426)
        (nil)))

(insn 62 61 63 4 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 176 [ D.5597 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 63 62 65 4 arch/arm/vfp/vfp.h:305 (set (reg:SI 428)
        (ashiftrt:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 65 63 66 4 arch/arm/vfp/vfp.h:305 (set (reg:SI 227)
        (zero_extend:SI (subreg:HI (reg:SI 428) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 428)
        (nil)))

(insn 66 65 67 4 arch/arm/vfp/vfp.h:305 (set (reg:SI 228)
        (ashift:SI (reg:SI 227)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 227)
        (nil)))

(insn 67 66 68 4 arch/arm/vfp/vfp.h:305 (set (reg:SI 177 [ D.5594 ])
        (lshiftrt:SI (reg:SI 228)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 228)
        (expr_list:REG_EQUAL (and:SI (reg:SI 227)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 68 67 69 4 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 177 [ D.5594 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 69 68 70 4 arch/arm/vfp/vfp.h:308 (set (reg:SI 231)
        (lshiftrt:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 70 69 71 4 arch/arm/vfp/vfp.h:308 (set (reg:SI 431 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 71 70 72 4 arch/arm/vfp/vfp.h:308 (set (reg:SI 431 [+4 ])
        (ior:SI (reg:SI 231)
            (reg:SI 431 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 231)
        (nil)))

(insn 72 71 73 4 arch/arm/vfp/vfp.h:308 (set (reg:SI 430)
        (ashift:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 189 [ D.5047 ])
        (nil)))

(insn 73 72 74 4 arch/arm/vfp/vfp.h:308 (set (reg:SI 232)
        (ashift:SI (reg:SI 431 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 74 73 75 4 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 178 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 430)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 430)
        (nil)))

(insn 75 74 76 4 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 178 [ significand ]) 0)
        (ior:SI (reg:SI 232)
            (subreg:SI (reg/v:DI 178 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(insn 76 75 77 4 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 178 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 431 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 431 [+4 ])
        (nil)))

(insn 77 76 78 4 arch/arm/vfp/vfp.h:309 (set (reg:SI 235)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 78 77 79 4 arch/arm/vfp/vfp.h:309 (set (reg:HI 234)
        (subreg:HI (reg:SI 235) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 235)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 79 78 80 4 arch/arm/vfp/vfp.h:309 (set (reg:SI 236 [ D.5594 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 177 [ D.5594 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 80 79 81 4 arch/arm/vfp/vfp.h:309 (set (reg:SI 237)
        (sign_extend:SI (reg:HI 234))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 234)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 81 80 82 4 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 236 [ D.5594 ])
            (reg:SI 237))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 237)
        (nil)))

(insn 82 81 85 4 arch/arm/vfp/vfp.h:309 (set (reg:SI 238)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 85 82 86 4 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 236 [ D.5594 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 236 [ D.5594 ])
        (nil)))

(insn 86 85 88 4 arch/arm/vfp/vfp.h:309 (set (reg:SI 241)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 88 86 89 4 arch/arm/vfp/vfp.h:309 (set (reg:SI 242)
        (and:SI (reg:SI 238)
            (reg:SI 241))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 241)
        (expr_list:REG_DEAD (reg:SI 238)
            (nil))))

(insn 89 88 90 4 arch/arm/vfp/vfp.h:309 (set (reg:QI 243)
        (subreg:QI (reg:SI 242) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 242)
        (nil)))

(insn 90 89 91 4 arch/arm/vfp/vfp.h:309 (set (reg:SI 244)
        (zero_extend:SI (reg:QI 243))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 243)
        (nil)))

(insn 91 90 92 4 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 244)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 244)
        (nil)))

(jump_insn 92 91 93 4 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 96)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 176 177 178 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 177 178 192 195


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u112(11){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 176 177 178 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; lr  def 	 178 245
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 177 178 192 195
;; live  gen 	 178 245
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 93 92 94 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 5 arch/arm/vfp/vfp.h:310 (set (reg:DI 245)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 95 94 96 5 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 178 [ significand ])
        (ior:DI (reg/v:DI 178 [ significand ])
            (reg:DI 245))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 245)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 178 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 176 177 178 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 177 178 192 195


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u119(11){ }u120(13){ }u121(25){ }u122(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 176 177 178 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 178
;; lr  def 	 24 [cc] 174 247 248 249 250 251 252
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 177 178 192 195
;; live  gen 	 24 [cc] 174 247 248 249 250 251 252
;; live  kill	

;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 96 95 97 6 158 "" [1 uses])

(note 97 96 98 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 6 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 178 [ significand ])) 163 {*arm_movdi} (nil))

(insn 99 98 101 6 arch/arm/vfp/vfpdouble.c:1014 (set (reg:SI 247 [ vdn.sign ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 101 99 102 6 arch/arm/vfp/vfpdouble.c:1014 (set (reg:SI 248)
        (xor:SI (reg:SI 176 [ D.5597 ])
            (reg:SI 247 [ vdn.sign ]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 247 [ vdn.sign ])
        (expr_list:REG_DEAD (reg:SI 176 [ D.5597 ])
            (nil))))

(insn 102 101 103 6 arch/arm/vfp/vfpdouble.c:1014 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16])
        (subreg:HI (reg:SI 248) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 248)
        (nil)))

(insn 103 102 104 6 arch/arm/vfp/vfp.h:330 (set (reg:SI 174 [ D.5606 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 104 103 105 6 arch/arm/vfp/vfp.h:330 (set (reg:SI 250)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 105 104 106 6 arch/arm/vfp/vfp.h:330 (set (reg:HI 249)
        (subreg:HI (reg:SI 250) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 250)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 106 105 107 6 arch/arm/vfp/vfp.h:330 (set (reg:SI 251 [ D.5606 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 174 [ D.5606 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 107 106 108 6 arch/arm/vfp/vfp.h:330 (set (reg:SI 252)
        (sign_extend:SI (reg:HI 249))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 249)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 108 107 109 6 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 251 [ D.5606 ])
            (reg:SI 252))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_DEAD (reg:SI 251 [ D.5606 ])
            (nil))))

(jump_insn 109 108 110 6 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 6 -> ( 7 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 174 177 178 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 174 177 178 192 195


;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  10 [72.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u137(11){ }u138(13){ }u139(25){ }u140(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 177 178 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 175 253
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 178 192 195
;; live  gen 	 24 [cc] 175 253
;; live  kill	

;; Pred edge  6 [28.0%]  (fallthru)
(note 110 109 111 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 7 arch/arm/vfp/vfp.h:331 (set (reg:DI 175 [ D.5605 ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 112 111 113 7 arch/arm/vfp/vfp.h:331 (set (reg:SI 253 [ D.5605 ])
        (subreg:SI (reg:DI 175 [ D.5605 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 113 112 114 7 arch/arm/vfp/vfp.h:331 (set (reg:SI 253 [ D.5605 ])
        (ior:SI (reg:SI 253 [ D.5605 ])
            (subreg:SI (reg:DI 175 [ D.5605 ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 114 113 115 7 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 253 [ D.5605 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 253 [ D.5605 ])
        (nil)))

(jump_insn 115 114 116 7 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 175 177 178 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 177 178 192 195


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u147(11){ }u148(13){ }u149(25){ }u150(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 177 178 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 178 192 195
;; live  gen 	 183
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 116 115 117 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 120 8 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 183 [ tn ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 177 178 183 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 178 183 192 195


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u151(11){ }u152(13){ }u153(25){ }u154(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 175 177 178 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 24 [cc] 183 254 255 256
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 177 178 192 195
;; live  gen 	 24 [cc] 183 254 255 256
;; live  kill	

;; Pred edge  7 [50.0%] 
(code_label 120 117 121 9 160 "" [1 uses])

(note 121 120 122 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 9 arch/arm/vfp/vfp.h:333 (set (reg:DI 255)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 123 122 124 9 arch/arm/vfp/vfp.h:333 (set (reg:DI 254)
        (and:DI (reg:DI 175 [ D.5605 ])
            (reg:DI 255))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 255)
        (expr_list:REG_DEAD (reg:DI 175 [ D.5605 ])
            (expr_list:REG_EQUAL (and:DI (reg:DI 175 [ D.5605 ])
                    (const_int 2305843009213693952 [0x2000000000000000]))
                (nil)))))

(insn 124 123 125 9 arch/arm/vfp/vfp.h:333 (set (reg:SI 256)
        (subreg:SI (reg:DI 254) 0)) 167 {*arm_movsi_insn} (nil))

(insn 125 124 836 9 arch/arm/vfp/vfp.h:333 (set (reg:SI 256)
        (ior:SI (reg:SI 256)
            (subreg:SI (reg:DI 254) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 254)
        (nil)))

(insn 836 125 837 9 arch/arm/vfp/vfp.h:336 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 256)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 256)
        (nil)))

(insn 837 836 137 9 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 183 [ tn ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 9 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 177 178 183 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 178 183 192 195


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u163(11){ }u164(13){ }u165(25){ }u166(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 174 177 178 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 174
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 174 177 178 192 195
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [72.0%] 
(code_label 137 837 138 10 159 "" [1 uses])

(note 138 137 139 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 139 138 140 10 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174 [ D.5606 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 174 [ D.5606 ])
        (nil)))

(jump_insn 140 139 141 10 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 12 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 177 178 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 178 192 195


;; Succ edge  12 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u169(11){ }u170(13){ }u171(25){ }u172(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 177 178 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 178 192 195
;; live  gen 	 183
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 141 140 142 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 145 11 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 183 [ tn ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 177 178 183 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 178 183 192 195


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u173(11){ }u174(13){ }u175(25){ }u176(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 177 178 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 183 257 258
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 178 192 195
;; live  gen 	 24 [cc] 183 257 258
;; live  kill	

;; Pred edge  10 [50.0%] 
(code_label 145 142 146 12 163 "" [1 uses])

(note 146 145 147 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 147 146 148 12 arch/arm/vfp/vfp.h:338 (set (reg:SI 257 [ vdn.significand ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 148 147 149 12 arch/arm/vfp/vfp.h:338 (set (reg:SI 258 [ vdn.significand+4 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 vdn.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 149 148 838 12 arch/arm/vfp/vfp.h:338 (set (reg:SI 257 [ vdn.significand ])
        (ior:SI (reg:SI 257 [ vdn.significand ])
            (reg:SI 258 [ vdn.significand+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 258 [ vdn.significand+4 ])
        (nil)))

(insn 838 149 839 12 arch/arm/vfp/vfp.h:341 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 257 [ vdn.significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 257 [ vdn.significand ])
        (nil)))

(insn 839 838 159 12 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 183 [ tn ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 177 178 183 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 178 183 192 195


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 8 11 9 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u183(11){ }u184(13){ }u185(25){ }u186(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 177 178 183 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177
;; lr  def 	 24 [cc] 259 260 261 262
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 178 183 192 195
;; live  gen 	 24 [cc] 259 260 261 262
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 159 839 160 13 161 "" [0 uses])

(note 160 159 161 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 13 arch/arm/vfp/vfp.h:330 (set (reg:SI 260)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 162 161 163 13 arch/arm/vfp/vfp.h:330 (set (reg:HI 259)
        (subreg:HI (reg:SI 260) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 260)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 163 162 164 13 arch/arm/vfp/vfp.h:330 (set (reg:SI 261 [ D.5594 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 177 [ D.5594 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 164 163 165 13 arch/arm/vfp/vfp.h:330 (set (reg:SI 262)
        (sign_extend:SI (reg:HI 259))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 259)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 165 164 166 13 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 261 [ D.5594 ])
            (reg:SI 262))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 262)
        (expr_list:REG_DEAD (reg:SI 261 [ D.5594 ])
            (nil))))

(jump_insn 166 165 167 13 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 193)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 13 -> ( 14 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 177 178 183 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 178 183 192 195


;; Succ edge  14 [28.0%]  (fallthru)
;; Succ edge  17 [72.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u193(11){ }u194(13){ }u195(25){ }u196(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 178 183 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; lr  def 	 24 [cc] 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 183 192 195
;; live  gen 	 24 [cc] 263
;; live  kill	

;; Pred edge  13 [28.0%]  (fallthru)
(note 167 166 168 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 168 167 169 14 arch/arm/vfp/vfp.h:331 (set (reg:SI 263 [ significand ])
        (subreg:SI (reg/v:DI 178 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 14 arch/arm/vfp/vfp.h:331 (set (reg:SI 263 [ significand ])
        (ior:SI (reg:SI 263 [ significand ])
            (subreg:SI (reg/v:DI 178 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 170 169 171 14 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 263 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 263 [ significand ])
        (nil)))

(jump_insn 171 170 172 14 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 176)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 178 183 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 183 192 195


;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u202(11){ }u203(13){ }u204(25){ }u205(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 192 195
;; live  gen 	 184
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 172 171 173 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 173 172 176 15 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 184 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u206(11){ }u207(13){ }u208(25){ }u209(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 178 183 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; lr  def 	 24 [cc] 184 264 265 266
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 183 192 195
;; live  gen 	 24 [cc] 184 264 265 266
;; live  kill	

;; Pred edge  14 [50.0%] 
(code_label 176 173 177 16 166 "" [1 uses])

(note 177 176 178 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 178 177 179 16 arch/arm/vfp/vfp.h:333 (set (reg:DI 265)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 179 178 180 16 arch/arm/vfp/vfp.h:333 (set (reg:DI 264)
        (and:DI (reg/v:DI 178 [ significand ])
            (reg:DI 265))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 265)
        (expr_list:REG_DEAD (reg/v:DI 178 [ significand ])
            (expr_list:REG_EQUAL (and:DI (reg/v:DI 178 [ significand ])
                    (const_int 2305843009213693952 [0x2000000000000000]))
                (nil)))))

(insn 180 179 181 16 arch/arm/vfp/vfp.h:333 (set (reg:SI 266)
        (subreg:SI (reg:DI 264) 0)) 167 {*arm_movsi_insn} (nil))

(insn 181 180 840 16 arch/arm/vfp/vfp.h:333 (set (reg:SI 266)
        (ior:SI (reg:SI 266)
            (subreg:SI (reg:DI 264) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 264)
        (nil)))

(insn 840 181 841 16 arch/arm/vfp/vfp.h:336 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 266)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 266)
        (nil)))

(insn 841 840 193 16 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 184 [ tm ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 16 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 177 178 183 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 178 183 192 195
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  13 [72.0%] 
(code_label 193 841 194 17 165 "" [1 uses])

(note 194 193 195 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 195 194 196 17 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177 [ D.5594 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 177 [ D.5594 ])
        (nil)))

(jump_insn 196 195 197 17 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 201)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 19 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 178 183 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 183 192 195


;; Succ edge  19 [50.0%] 
;; Succ edge  18 [50.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u224(11){ }u225(13){ }u226(25){ }u227(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 192 195
;; live  gen 	 184
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 197 196 198 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 201 18 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 184 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u228(11){ }u229(13){ }u230(25){ }u231(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 178 183 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; lr  def 	 24 [cc] 184 267
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 183 192 195
;; live  gen 	 24 [cc] 184 267
;; live  kill	

;; Pred edge  17 [50.0%] 
(code_label 201 198 202 19 169 "" [1 uses])

(note 202 201 203 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 203 202 204 19 arch/arm/vfp/vfp.h:338 (set (reg:SI 267 [ significand ])
        (subreg:SI (reg/v:DI 178 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 204 203 842 19 arch/arm/vfp/vfp.h:338 (set (reg:SI 267 [ significand ])
        (ior:SI (reg:SI 267 [ significand ])
            (subreg:SI (reg/v:DI 178 [ significand ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 178 [ significand ])
        (nil)))

(insn 842 204 843 19 arch/arm/vfp/vfp.h:341 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 267 [ significand ])
        (nil)))

(insn 843 842 214 19 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 184 [ tm ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 15 18 16 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u237(11){ }u238(13){ }u239(25){ }u240(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183
;; lr  def 	 24 [cc] 268
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195
;; live  gen 	 24 [cc] 268
;; live  kill	

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 214 843 215 20 167 "" [0 uses])

(note 215 214 216 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 216 215 217 20 arch/arm/vfp/vfpdouble.c:1022 (set (reg:SI 268)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (nil))

(insn 217 216 218 20 arch/arm/vfp/vfpdouble.c:1022 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 268)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 268)
        (nil)))

(jump_insn 218 217 219 20 arch/arm/vfp/vfpdouble.c:1022 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 628)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 20 -> ( 68 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195


;; Succ edge  68 [29.0%] 
;; Succ edge  21 [71.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u244(11){ }u245(13){ }u246(25){ }u247(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184
;; lr  def 	 24 [cc] 269
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195
;; live  gen 	 24 [cc] 269
;; live  kill	

;; Pred edge  20 [71.0%]  (fallthru)
(note 219 218 220 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 220 219 221 21 arch/arm/vfp/vfpdouble.c:1028 (set (reg:SI 269)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (nil))

(insn 221 220 222 21 arch/arm/vfp/vfpdouble.c:1028 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 269)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 222 221 223 21 arch/arm/vfp/vfpdouble.c:1028 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 666)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 21 -> ( 70 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 269 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195 269


;; Succ edge  70 [29.0%] 
;; Succ edge  22 [71.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u251(11){ }u252(13){ }u253(25){ }u254(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 269 308 314 316 337 356 360 364 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184
;; lr  def 	 24 [cc] 270 271
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195 269
;; live  gen 	 24 [cc] 270 271
;; live  kill	

;; Pred edge  21 [71.0%]  (fallthru)
(note 223 222 224 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 224 223 225 22 arch/arm/vfp/vfpdouble.c:1035 (set (reg:SI 270)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 10 [0xa]))) 67 {*arm_andsi3_insn} (nil))

(insn 225 224 226 22 arch/arm/vfp/vfpdouble.c:1035 (set (reg:SI 271)
        (and:SI (reg:SI 270)
            (reg/v:SI 184 [ tm ]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 270)
        (nil)))

(insn 226 225 227 22 arch/arm/vfp/vfpdouble.c:1035 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 271)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 227 226 228 22 arch/arm/vfp/vfpdouble.c:1035 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 701)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 22 -> ( 74 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 269 271 308 314 316 337 356 360 364 383 388 393
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195 269 271


;; Succ edge  74 [29.0%] 
;; Succ edge  23 [71.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u260(11){ }u261(13){ }u262(25){ }u263(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 271 308 314 316 337 356 360 364
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183
;; lr  def 	 24 [cc] 272
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195 271
;; live  gen 	 24 [cc] 272
;; live  kill	

;; Pred edge  22 [71.0%]  (fallthru)
(note 228 227 229 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 229 228 230 23 arch/arm/vfp/vfpdouble.c:1041 (set (reg:SI 272)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 230 229 231 23 arch/arm/vfp/vfpdouble.c:1041 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 272)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 272)
        (nil)))

(jump_insn 231 230 232 23 arch/arm/vfp/vfpdouble.c:1041 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 689)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 23 -> ( 72 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 271 308 314 316 337 356 360 364
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195 271


;; Succ edge  72 [50.0%] 
;; Succ edge  24 [50.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u267(11){ }u268(13){ }u269(25){ }u270(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 308 314 316 337 356 360 364
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184
;; lr  def 	 24 [cc] 273
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195
;; live  gen 	 24 [cc] 273
;; live  kill	

;; Pred edge  23 [50.0%]  (fallthru)
(note 232 231 233 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 233 232 234 24 arch/arm/vfp/vfpdouble.c:1047 (set (reg:SI 273)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 234 233 235 24 arch/arm/vfp/vfpdouble.c:1047 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 273)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 273)
        (nil)))

(jump_insn 235 234 236 24 arch/arm/vfp/vfpdouble.c:1047 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 24 -> ( 25 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 308 314 316 337 356 360 364
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195


;; Succ edge  25 [50.0%]  (fallthru)
;; Succ edge  26 [50.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u274(11){ }u275(13){ }u276(25){ }u277(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 356 360 364
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192
;; live  gen 	 185
;; live  kill	

;; Pred edge  24 [50.0%]  (fallthru)
(note 236 235 237 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 237 236 240 25 arch/arm/vfp/vfpdouble.c:1099 (set (reg/v:SI 185 [ exceptions ])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192 356 360 364
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u278(11){ }u279(13){ }u280(25){ }u281(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 308 314 316 337 356 360 364
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184
;; lr  def 	 24 [cc] 274
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195
;; live  gen 	 24 [cc] 274
;; live  kill	

;; Pred edge  24 [50.0%] 
(code_label 240 237 241 26 175 "" [1 uses])

(note 241 240 242 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 242 241 243 26 arch/arm/vfp/vfpdouble.c:1053 (set (reg:SI 274)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 243 242 244 26 arch/arm/vfp/vfpdouble.c:1053 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 274)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 274)
        (nil)))

(jump_insn 244 243 245 26 arch/arm/vfp/vfpdouble.c:1053 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 679)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 71 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 308 314 316 337 356 360 364
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195


;; Succ edge  71 [50.0%] 
;; Succ edge  27 [50.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u285(11){ }u286(13){ }u287(25){ }u288(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 308 314 316 337 356 360 364
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183
;; lr  def 	 24 [cc] 275
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195
;; live  gen 	 24 [cc] 275
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 245 244 246 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 27 arch/arm/vfp/vfpdouble.c:1053 discrim 1 (set (reg:SI 275)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 247 246 248 27 arch/arm/vfp/vfpdouble.c:1053 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 275)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 275)
        (nil)))

(jump_insn 248 247 249 27 arch/arm/vfp/vfpdouble.c:1053 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 679)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 27 -> ( 71 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 308 314 316 337 356 360 364
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195


;; Succ edge  71 [50.0%] 
;; Succ edge  28 [50.0%]  (fallthru)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u292(11){ }u293(13){ }u294(25){ }u295(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 183 184 192 195 308 314 316 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183
;; lr  def 	 24 [cc] 276
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 184 192 195
;; live  gen 	 24 [cc] 276
;; live  kill	

;; Pred edge  27 [50.0%]  (fallthru)
(note 249 248 250 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 250 249 251 28 arch/arm/vfp/vfpdouble.c:1056 (set (reg:SI 276)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 183 [ tn ])
        (nil)))

(insn 251 250 252 28 arch/arm/vfp/vfpdouble.c:1056 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 276)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 276)
        (nil)))

(jump_insn 252 251 253 28 arch/arm/vfp/vfpdouble.c:1056 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 257)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 184 192 195 308 314 316 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 192 195


;; Succ edge  29 [29.0%]  (fallthru)
;; Succ edge  30 [71.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u299(11){ }u300(13){ }u301(25){ }u302(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 184 192 195 308 314 316 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 277
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 192 195
;; live  gen 	 0 [r0] 277
;; live  kill	 14 [lr]

;; Pred edge  28 [29.0%]  (fallthru)
(note 253 252 254 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 254 253 255 29 arch/arm/vfp/vfpdouble.c:1057 (set (reg/f:SI 277)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 255 254 256 29 arch/arm/vfp/vfpdouble.c:1057 (set (reg:SI 0 r0)
        (reg/f:SI 277)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 277)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(call_insn 256 255 257 29 arch/arm/vfp/vfpdouble.c:1057 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 184 192 195 308 314 316 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 192 195


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 28 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u308(11){ }u309(13){ }u310(25){ }u311(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 184 192 195 308 314 316 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184
;; lr  def 	 24 [cc] 278
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 192 195
;; live  gen 	 24 [cc] 278
;; live  kill	

;; Pred edge  28 [71.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 257 256 258 30 178 "" [1 uses])

(note 258 257 259 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 260 30 arch/arm/vfp/vfpdouble.c:1058 (set (reg:SI 278)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 184 [ tm ])
        (nil)))

(insn 260 259 261 30 arch/arm/vfp/vfpdouble.c:1058 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 278)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 278)
        (nil)))

(jump_insn 261 260 262 30 arch/arm/vfp/vfpdouble.c:1058 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 266)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 30 -> ( 31 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 192 195 308 314 316 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 195


;; Succ edge  31 [29.0%]  (fallthru)
;; Succ edge  32 [71.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u315(11){ }u316(13){ }u317(25){ }u318(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 192 195 308 314 316 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 279
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 195
;; live  gen 	 0 [r0] 279
;; live  kill	 14 [lr]

;; Pred edge  30 [29.0%]  (fallthru)
(note 262 261 263 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 263 262 264 31 arch/arm/vfp/vfpdouble.c:1059 (set (reg/f:SI 279)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 264 263 265 31 arch/arm/vfp/vfpdouble.c:1059 (set (reg:SI 0 r0)
        (reg/f:SI 279)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 279)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))

(call_insn 265 264 266 31 arch/arm/vfp/vfpdouble.c:1059 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 31 -> ( 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 192 195 308 314 316 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 195


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 30 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u324(11){ }u325(13){ }u326(25){ }u327(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 192 195 308 314 316 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 186 188 281 282 283 286 287 288 289 290
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 195
;; live  gen 	 24 [cc] 186 188 281 282 283 286 287 288 289 290
;; live  kill	 24 [cc]

;; Pred edge  30 [71.0%] 
;; Pred edge  31 [100.0%]  (fallthru)
(code_label 266 265 267 32 179 "" [1 uses])

(note 267 266 268 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 268 267 270 32 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 281 [ vdn.exponent ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 270 268 271 32 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 283)
        (plus:SI (reg:SI 281 [ vdn.exponent ])
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 281 [ vdn.exponent ])
        (nil)))

(insn 271 270 273 32 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 282)
        (plus:SI (reg:SI 283)
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 283)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 281 [ vdn.exponent ])
                (const_int 1022 [0x3fe]))
            (nil))))

(insn 273 271 275 32 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 286 [ vdm.exponent ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 275 273 276 32 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 287)
        (minus:SI (reg:SI 282)
            (reg:SI 286 [ vdm.exponent ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 286 [ vdm.exponent ])
        (expr_list:REG_DEAD (reg:SI 282)
            (nil))))

(insn 276 275 277 32 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 188 [ D.5081 ])
        (zero_extend:SI (subreg:HI (reg:SI 287) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 287)
        (nil)))

(insn 277 276 278 32 arch/arm/vfp/vfpdouble.c:1064 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 188 [ D.5081 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 278 277 279 32 arch/arm/vfp/vfpdouble.c:1065 (set (reg:DI 288 [ vdm.significand ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 279 278 281 32 arch/arm/vfp/vfpdouble.c:1065 (parallel [
            (set (reg:DI 289)
                (plus:DI (reg:DI 288 [ vdm.significand ])
                    (reg:DI 288 [ vdm.significand ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 288 [ vdm.significand ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 281 279 282 32 arch/arm/vfp/vfpdouble.c:1065 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg:DI 289)) 163 {*arm_movdi} (nil))

(insn 282 281 283 32 arch/arm/vfp/vfpdouble.c:1066 (set (reg:DI 186 [ D.5084 ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 283 282 284 32 arch/arm/vfp/vfpdouble.c:1066 (parallel [
            (set (reg:DI 290)
                (plus:DI (reg:DI 186 [ D.5084 ])
                    (reg:DI 186 [ D.5084 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 284 283 285 32 arch/arm/vfp/vfpdouble.c:1066 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 289) 4)
            (subreg:SI (reg:DI 290) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 285 284 744 32 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 301)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 32 -> ( 36 33)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 135 140 143 156 157 186 188 192 195 289 290 308 314 316 337
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 186 188 192 195 289 290


;; Succ edge  36 [50.0%] 
;; Succ edge  33 [50.0%]  (fallthru)

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u349(11){ }u350(13){ }u351(25){ }u352(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 135 140 143 156 157 186 188 192 195 289 290 308 314 316 337
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 186 188 192 195 289 290
;; live  gen 	
;; live  kill	

;; Pred edge  32 [50.0%]  (fallthru)
(note 744 285 287 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(jump_insn 287 744 745 33 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 803)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 33 -> ( 35 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 186 188 192 195 289 290 308 314 316 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 186 188 192 195 289 290


;; Succ edge  35 [71.0%] 
;; Succ edge  34 [29.0%]  (fallthru)

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u354(11){ }u355(13){ }u356(25){ }u357(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 186 188 192 195 289 290 308 314 316 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 289 290
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 186 188 192 195 289 290
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  33 [29.0%]  (fallthru)
(note 745 287 288 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 288 745 289 34 arch/arm/vfp/vfpdouble.c:1066 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 289) 0)
            (subreg:SI (reg:DI 290) 0))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:DI 290)
        (nil)))

(jump_insn 289 288 803 34 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 301)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34 -> ( 36 35)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 186 188 192 195 289 308 314 316 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 186 188 192 195 289


;; Succ edge  36 [50.0%] 
;; Succ edge  35 [50.0%]  (fallthru)

;; Start of basic block ( 34 33) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u361(11){ }u362(13){ }u363(25){ }u364(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 186 188 192 195 289 308 314 316 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 186 188
;; lr  def 	 24 [cc] 291 293
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 186 188 192 195 289
;; live  gen 	 291 293
;; live  kill	 24 [cc]

;; Pred edge  34 [50.0%]  (fallthru)
;; Pred edge  33 [71.0%] 
(code_label 803 289 295 35 212 "" [1 uses])

(note 295 803 296 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 296 295 297 35 arch/arm/vfp/vfpdouble.c:1067 (parallel [
            (set (reg:DI 291)
                (lshiftrt:DI (reg:DI 186 [ D.5084 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) 114 {arm_lshrdi3_1bit} (expr_list:REG_DEAD (reg:DI 186 [ D.5084 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 297 296 299 35 arch/arm/vfp/vfpdouble.c:1067 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg:DI 291)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 291)
        (nil)))

(insn 299 297 300 35 arch/arm/vfp/vfpdouble.c:1068 (set (reg:SI 293)
        (plus:SI (reg:SI 188 [ D.5081 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 188 [ D.5081 ])
        (nil)))

(insn 300 299 301 35 arch/arm/vfp/vfpdouble.c:1068 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 293) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 293)
        (nil)))
;; End of basic block 35 -> ( 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 192 195 289 308 314 316 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 195 289


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 35 32 34) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u371(11){ }u372(13){ }u373(25){ }u374(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 192 195 289 308 314 316 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 289
;; lr  def 	 24 [cc] 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 195 289
;; live  gen 	 24 [cc] 161
;; live  kill	

;; Pred edge  35 [100.0%]  (fallthru)
;; Pred edge  32 [50.0%] 
;; Pred edge  34 [50.0%] 
(code_label 301 300 302 36 180 "" [2 uses])

(note 302 301 303 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 303 302 304 36 arch/arm/vfp/vfpdouble.c:1070 (set (reg/v:DI 161 [ __n ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 304 303 305 36 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 289) 4)
            (subreg:SI (reg/v:DI 161 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 305 304 749 36 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 319)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 36 -> ( 40 37)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 135 140 143 156 157 161 192 195 289 308 314 316 337
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 161 192 195 289


;; Succ edge  40 [50.0%] 
;; Succ edge  37 [50.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u379(11){ }u380(13){ }u381(25){ }u382(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 135 140 143 156 157 161 192 195 289 308 314 316 337
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 161 192 195 289
;; live  gen 	
;; live  kill	

;; Pred edge  36 [50.0%]  (fallthru)
(note 749 305 307 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(jump_insn 307 749 750 37 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 804)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 37 -> ( 39 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 161 192 195 289 308 314 316 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161 192 195 289


;; Succ edge  39 [71.0%] 
;; Succ edge  38 [29.0%]  (fallthru)

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u384(11){ }u385(13){ }u386(25){ }u387(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 161 192 195 289 308 314 316 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161 289
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161 192 195 289
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  37 [29.0%]  (fallthru)
(note 750 307 308 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 308 750 309 38 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 289) 0)
            (subreg:SI (reg/v:DI 161 [ __n ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 309 308 804 38 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 319)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 38 -> ( 40 39)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 161 192 195 289 308 314 316 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161 192 195 289


;; Succ edge  40 [50.0%] 
;; Succ edge  39 [50.0%]  (fallthru)

;; Start of basic block ( 38 37) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u391(11){ }u392(13){ }u393(25){ }u394(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 161 192 195 289 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161 192 195 289
;; live  gen 	 160
;; live  kill	

;; Pred edge  38 [50.0%]  (fallthru)
;; Pred edge  37 [71.0%] 
(code_label 804 309 315 39 213 "" [1 uses])

(note 315 804 316 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 316 315 319 39 arch/arm/vfp/vfp.h:118 (set (reg/v:DI 160 [ z ])
        (const_int -1 [0xffffffffffffffff])) 163 {*arm_movdi} (nil))
;; End of basic block 39 -> ( 54)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 161 192 195 289 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 192 195 289


;; Succ edge  54 [100.0%]  (fallthru)

;; Start of basic block ( 36 38) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u395(11){ }u396(13){ }u397(25){ }u398(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 161 192 195 289 308 314 316 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 161 289
;; lr  def 	 24 [cc] 411
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161 192 195 289
;; live  gen 	 24 [cc] 156 411
;; live  kill	

;; Pred edge  36 [50.0%] 
;; Pred edge  38 [50.0%] 
(code_label 319 316 320 40 182 "" [2 uses])

(note 320 319 321 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 321 320 322 40 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 156 [ mh ]) 0)
        (subreg:SI (reg:DI 289) 4)) 167 {*arm_movsi_insn} (nil))

(insn 322 321 323 40 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 156 [ mh ]) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 323 322 325 40 arch/arm/vfp/vfp.h:120 (set (reg:SI 411 [ D.5814+4 ])
        (subreg:SI (reg/v:DI 156 [ mh ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 325 323 326 40 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 411 [ D.5814+4 ])
            (subreg:SI (reg/v:DI 161 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 326 325 754 40 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 340)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 40 -> ( 42 41)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 161 192 195 289 308 314 316 337 411
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 161 192 195 289 411


;; Succ edge  42 [50.0%] 
;; Succ edge  41 [50.0%]  (fallthru)

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u406(11){ }u407(13){ }u408(25){ }u409(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 156 157 161 192 195 289 308 314 316 337 411
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 161 192 195 289 411
;; live  gen 	 143
;; live  kill	

;; Pred edge  40 [50.0%]  (fallthru)
(note 754 326 337 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 337 754 340 41 arch/arm/vfp/vfp.h:121 (set (reg/v:DI 143 [ z.732 ])
        (const_int -4294967296 [0xffffffff00000000])) 163 {*arm_movdi} (nil))
;; End of basic block 41 -> ( 43)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 161 192 195 289 308 314 316 337 411
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 156 161 192 195 289 411


;; Succ edge  43 [100.0%]  (fallthru)

;; Start of basic block ( 40) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u410(11){ }u411(13){ }u412(25){ }u413(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 161 192 195 289 308 314 316 337 411
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 156 161
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 24 [cc] 400
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 161 192 195 289 411
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 143 400
;; live  kill	 12 [ip] 14 [lr] 24 [cc]

;; Pred edge  40 [50.0%] 
(code_label 340 337 341 42 185 "" [1 uses])

(note 341 340 342 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 342 341 343 42 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (subreg:SI (reg/v:DI 156 [ mh ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 343 342 344 42 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 161 [ __n ])) 163 {*arm_movdi} (nil))

(insn 344 343 812 42 arch/arm/vfp/vfp.h:124 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (expr_list:REG_DEAD (reg/v:SI 4 r4 [ __base ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (expr_list:REG_UNUSED (reg:QI 14 lr)
                (expr_list:REG_UNUSED (reg:QI 12 ip)
                    (expr_list:REG_UNUSED (reg/v:SI 1 r1 [ __rem ])
                        (expr_list:REG_UNUSED (reg:SI 3 r3)
                            (nil))))))))

(insn 812 344 346 42 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg:SI 400 [ z.731 ])
        (reg:SI 2 r2 [ __res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ __res ])
        (nil)))

(insn 346 812 347 42 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.732 ]) 4)
        (reg:SI 400 [ z.731 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 400 [ z.731 ])
        (nil)))

(insn 347 346 348 42 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.732 ]) 0)
        (subreg:SI (reg/v:DI 156 [ mh ]) 4)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 42 -> ( 43)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 161 192 195 289 308 314 316 337 411
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 156 161 192 195 289 411


;; Succ edge  43 [100.0%]  (fallthru)

;; Start of basic block ( 41 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u424(11){ }u425(13){ }u426(25){ }u427(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 143 156 157 161 192 195 289 308 314 316 337 411
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 156 289
;; lr  def 	 24 [cc] 142 163 164 165 166 167 294 295 432
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 156 161 192 195 289 411
;; live  gen 	 24 [cc] 142 163 164 165 166 167 294 295 432
;; live  kill	 24 [cc]

;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  42 [100.0%]  (fallthru)
(code_label 348 347 349 43 187 "" [0 uses])

(note 349 348 350 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 350 349 352 43 arch/arm/vfp/vfp.h:80 (set (reg:SI 294 [ D.5083 ])
        (subreg:SI (reg:DI 289) 0)) 167 {*arm_movsi_insn} (nil))

(insn 352 350 357 43 arch/arm/vfp/vfp.h:80 (set (reg:SI 295 [ z.732 ])
        (subreg:SI (reg/v:DI 143 [ z.732 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 357 352 361 43 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 164 [ rl ])
        (mult:DI (zero_extend:DI (reg:SI 295 [ z.732 ]))
            (zero_extend:DI (reg:SI 294 [ D.5083 ])))) 51 {*umulsidi3_v6} (nil))

(insn 361 357 366 43 arch/arm/vfp/vfp.h:82 (set (reg/v:SI 163 [ __left ])
        (subreg:SI (reg/v:DI 156 [ mh ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 366 361 370 43 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 166 [ rma ])
        (mult:DI (zero_extend:DI (reg:SI 295 [ z.732 ]))
            (zero_extend:DI (reg/v:SI 163 [ __left ])))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 295 [ z.732 ])
        (nil)))

(insn 370 366 377 43 arch/arm/vfp/vfp.h:86 (set (reg:SI 432)
        (subreg:SI (reg/v:DI 143 [ z.732 ]) 4)) 167 {*arm_movsi_insn} (nil))

(insn 377 370 381 43 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 165 [ rmb ])
        (mult:DI (zero_extend:DI (reg:SI 432))
            (zero_extend:DI (reg:SI 294 [ D.5083 ])))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 294 [ D.5083 ])
        (nil)))

(insn 381 377 385 43 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 142 [ rma.733 ])
                (plus:DI (reg/v:DI 165 [ rmb ])
                    (reg/v:DI 166 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg/v:DI 166 [ rma ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 385 381 389 43 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 167 [ rh ])
        (mult:DI (zero_extend:DI (reg:SI 432))
            (zero_extend:DI (reg/v:SI 163 [ __left ])))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 432)
        (nil)))

(insn 389 385 390 43 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 165 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 142 [ rma.733 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 390 389 759 43 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 404)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 43 -> ( 47 44)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 135 140 142 143 156 157 161 163 164 165 167 192 195 289 308 314 316 337 411
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 142 143 156 161 163 164 165 167 192 195 289 411


;; Succ edge  47 [50.0%] 
;; Succ edge  44 [50.0%]  (fallthru)

;; Start of basic block ( 43) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u445(11){ }u446(13){ }u447(25){ }u448(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 135 140 142 143 156 157 161 163 164 165 167 192 195 289 308 314 316 337 411
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 142 143 156 161 163 164 165 167 192 195 289 411
;; live  gen 	
;; live  kill	

;; Pred edge  43 [50.0%]  (fallthru)
(note 759 390 392 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(jump_insn 392 759 760 44 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 806)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 44 -> ( 46 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 142 143 156 157 161 163 164 165 167 192 195 289 308 314 316 337 411
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 156 161 163 164 165 167 192 195 289 411


;; Succ edge  46 [71.0%] 
;; Succ edge  45 [29.0%]  (fallthru)

;; Start of basic block ( 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u450(11){ }u451(13){ }u452(25){ }u453(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 142 143 156 157 161 163 164 165 167 192 195 289 308 314 316 337 411
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 165
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 156 161 163 164 165 167 192 195 289 411
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  44 [29.0%]  (fallthru)
(note 760 392 393 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 393 760 394 45 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 165 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 142 [ rma.733 ]) 0))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:DI 165 [ rmb ])
        (nil)))

(jump_insn 394 393 806 45 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 404)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 45 -> ( 47 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 142 143 156 157 161 163 164 167 192 195 289 308 314 316 337 411
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 156 161 163 164 167 192 195 289 411


;; Succ edge  47 [50.0%] 
;; Succ edge  46 [50.0%]  (fallthru)

;; Start of basic block ( 45 44) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u457(11){ }u458(13){ }u459(25){ }u460(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 142 143 156 157 161 163 164 167 192 195 289 308 314 316 337 411
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 156 161 163 164 167 192 195 289 411
;; live  gen 	 169
;; live  kill	

;; Pred edge  45 [50.0%]  (fallthru)
;; Pred edge  44 [71.0%] 
(code_label 806 394 400 46 215 "" [1 uses])

(note 400 806 401 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 401 400 404 46 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 169 [ iftmp.83 ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 46 -> ( 48)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 142 143 156 157 161 163 164 167 169 192 195 289 308 314 316 337 411
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 156 161 163 164 167 169 192 195 289 411


;; Succ edge  48 [100.0%]  (fallthru)

;; Start of basic block ( 43 45) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u461(11){ }u462(13){ }u463(25){ }u464(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 142 143 156 157 161 163 164 167 192 195 289 308 314 316 337 411
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 156 161 163 164 167 192 195 289 411
;; live  gen 	 169
;; live  kill	

;; Pred edge  43 [50.0%] 
;; Pred edge  45 [50.0%] 
(code_label 404 401 405 47 188 "" [2 uses])

(note 405 404 406 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 406 405 407 47 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 169 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) 163 {*arm_movdi} (nil))
;; End of basic block 47 -> ( 48)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 142 143 156 157 161 163 164 167 169 192 195 289 308 314 316 337 411
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 156 161 163 164 167 169 192 195 289 411


;; Succ edge  48 [100.0%]  (fallthru)

;; Start of basic block ( 47 46) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u465(11){ }u466(13){ }u467(25){ }u468(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 142 143 156 157 161 163 164 167 169 192 195 289 308 314 316 337 411
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 142 157 161 164 167 169 289 308
;; lr  def 	 24 [cc] 139 141 158 159 168 309 310 311 442 446
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 156 161 163 164 167 169 192 195 289 411
;; live  gen 	 24 [cc] 139 140 141 157 158 159 168 308 309 310 311 442 446
;; live  kill	 24 [cc]

;; Pred edge  47 [100.0%]  (fallthru)
;; Pred edge  46 [100.0%]  (fallthru)
(code_label 407 406 408 48 190 "" [0 uses])

(note 408 407 409 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 48 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.735 ]) 4)
        (subreg:SI (reg/v:DI 142 [ rma.733 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 410 409 411 48 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.735 ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 411 410 412 48 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 139 [ rl.736 ])
                (plus:DI (reg/v:DI 140 [ rma.735 ])
                    (reg/v:DI 164 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg/v:DI 164 [ rl ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 412 411 413 48 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 308 [ rma.735 ]) 0)
        (subreg:SI (reg/v:DI 142 [ rma.733 ]) 4)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:DI 142 [ rma.733 ])
        (nil)))

(insn 413 412 414 48 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 308 [ rma.735 ]) 4)
        (subreg:SI (reg/v:DI 140 [ rma.735 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 414 413 844 48 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 168 [ D.5684 ])
                (plus:DI (reg:DI 308 [ rma.735 ])
                    (reg/v:DI 167 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 308 [ rma.735 ])
        (expr_list:REG_DEAD (reg/v:DI 167 [ rh ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 844 414 845 48 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.735 ]) 4)
            (subreg:SI (reg/v:DI 139 [ rl.736 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(insn 845 844 846 48 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:SI 442)
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 846 845 429 48 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 309)
        (zero_extend:DI (reg:SI 442))) 138 {*arm_zero_extendsidi2} (expr_list:REG_DEAD (reg:SI 442)
        (nil)))

(insn 429 846 430 48 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 141 [ rh.734 ])
                (plus:DI (reg:DI 168 [ D.5684 ])
                    (reg:DI 309)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 309)
        (expr_list:REG_DEAD (reg:DI 168 [ D.5684 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 430 429 431 48 arch/arm/vfp/vfp.h:62 (set (reg:DI 310)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 431 430 432 48 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 311)
                (plus:DI (reg/v:DI 141 [ rh.734 ])
                    (reg:DI 169 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 169 [ iftmp.83 ])
        (expr_list:REG_DEAD (reg/v:DI 141 [ rh.734 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 432 431 433 48 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 159 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 310)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 139 [ rl.736 ])
                        (reg:DI 311)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 158 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 310)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 139 [ rl.736 ])
                        (reg:DI 311)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:DI 311)
        (expr_list:REG_DEAD (reg:DI 310)
            (expr_list:REG_DEAD (reg/v:DI 139 [ rl.736 ])
                (expr_list:REG_UNUSED (reg:QI 24 cc)
                    (nil))))))

(insn 433 432 434 48 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 157 [ ml ]) 4)
        (subreg:SI (reg:DI 289) 0)) 167 {*arm_movsi_insn} (nil))

(insn 434 433 438 48 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 157 [ ml ]) 0)
        (subreg:SI (reg/v:DI 140 [ rma.735 ]) 0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:DI 140 [ rma.735 ])
        (nil)))

(insn 438 434 443 48 arch/arm/vfp/vfp.h:131 (set (reg:DI 446)
        (const_int -4294967296 [0xffffffff00000000])) 163 {*arm_movdi} (nil))
;; End of basic block 48 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 156 157 158 159 161 163 192 195 289 314 316 337 411 446
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 156 157 158 159 161 163 192 195 289 411 446


;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 50) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u496(11){ }u497(13){ }u498(25){ }u499(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 156 157 158 159 161 163 192 195 289 314 316 337 411 446
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 156 157 158 159 446
;; lr  def 	 24 [cc] 143 158 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 156 157 158 159 161 163 192 195 289 411 446
;; live  gen 	 143 158 159
;; live  kill	 24 [cc]

;; Pred edge  50 [21.0%] 
(code_label 443 438 437 49 194 "" [1 uses])

(note 437 443 439 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 439 437 440 49 arch/arm/vfp/vfp.h:131 (parallel [
            (set (reg/v:DI 143 [ z.732 ])
                (plus:DI (reg/v:DI 143 [ z.732 ])
                    (reg:DI 446)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_EQUAL (plus:DI (reg/v:DI 143 [ z.732 ])
                (const_int -4294967296 [0xffffffff00000000]))
            (nil))))

(insn 440 439 441 49 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 159 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 159 [ reml ])
                        (reg/v:DI 158 [ remh ])
                        (reg/v:DI 157 [ ml ])
                        (reg/v:DI 156 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 158 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 159 [ reml ])
                        (reg/v:DI 158 [ remh ])
                        (reg/v:DI 157 [ ml ])
                        (reg/v:DI 156 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))
;; End of basic block 49 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 156 157 158 159 161 163 192 195 289 314 316 337 411 446
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 156 157 158 159 161 163 192 195 289 411 446


;; Succ edge  50 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 48 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u507(11){ }u508(13){ }u509(25){ }u510(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 156 157 158 159 161 163 192 195 289 314 316 337 411 446
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 156 157 158 159 161 163 192 195 289 411 446
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  49 [100.0%]  (fallthru,dfs_back)
(code_label 441 440 442 50 193 "" [0 uses])

(note 442 441 444 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 444 442 445 50 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 158 [ remh ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 445 444 770 50 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 443)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 50 -> ( 49 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 156 157 158 159 161 163 192 195 289 314 316 337 411 446
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 156 157 158 159 161 163 192 195 289 411 446


;; Succ edge  49 [21.0%] 
;; Succ edge  51 [79.0%]  (fallthru,loop_exit)

;; Start of basic block ( 50) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u513(11){ }u514(13){ }u515(25){ }u516(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 158 159 161 163 192 195 289 314 316 337 411
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 314 316 411
;; lr  def 	 24 [cc] 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 158 159 161 163 192 195 289 411
;; live  gen 	 24 [cc] 162 314 316
;; live  kill	

;; Pred edge  50 [79.0%]  (fallthru,loop_exit)
(note 770 445 454 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 454 770 455 51 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 314) 0)
        (subreg:SI (reg/v:DI 159 [ reml ]) 4)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:DI 159 [ reml ])
        (nil)))

(insn 455 454 456 51 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 314) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 456 455 457 51 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 316 [ remh ]) 4)
        (subreg:SI (reg/v:DI 158 [ remh ]) 0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:DI 158 [ remh ])
        (nil)))

(insn 457 456 458 51 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 316 [ remh ]) 0)
        (subreg:SI (reg:DI 314) 4)) 167 {*arm_movsi_insn} (nil))

(insn 458 457 459 51 arch/arm/vfp/vfp.h:134 (set (reg/v:DI 162 [ __n ])
        (ior:DI (reg:DI 314)
            (reg:DI 316 [ remh ]))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 316 [ remh ])
        (expr_list:REG_DEAD (reg:DI 314)
            (nil))))

(insn 459 458 460 51 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 411 [ D.5814+4 ])
            (subreg:SI (reg/v:DI 162 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 411 [ D.5814+4 ])
        (nil)))

(jump_insn 460 459 774 51 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 475)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 51 -> ( 53 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 161 162 163 192 195 289 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 161 162 163 192 195 289


;; Succ edge  53 [50.0%] 
;; Succ edge  52 [50.0%]  (fallthru)

;; Start of basic block ( 51) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u529(11){ }u530(13){ }u531(25){ }u532(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 161 192 195 289 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 160 317
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 161 192 195 289
;; live  gen 	 160 317
;; live  kill	

;; Pred edge  51 [50.0%]  (fallthru)
(note 774 460 471 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 471 774 472 52 arch/arm/vfp/vfp.h:136 (set (reg:DI 317)
        (const_int 4294967295 [0xffffffff])) 163 {*arm_movdi} (nil))

(insn 472 471 475 52 arch/arm/vfp/vfp.h:136 (set (reg/v:DI 160 [ z ])
        (ior:DI (reg/v:DI 143 [ z.732 ])
            (reg:DI 317))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 317)
        (expr_list:REG_DEAD (reg/v:DI 143 [ z.732 ])
            (expr_list:REG_EQUAL (ior:DI (reg/v:DI 143 [ z.732 ])
                    (const_int 4294967295 [0xffffffff]))
                (nil)))))
;; End of basic block 52 -> ( 54)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 161 192 195 289 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 192 195 289


;; Succ edge  54 [100.0%]  (fallthru)

;; Start of basic block ( 51) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 161 162 163 192 195 289 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 162 163
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 24 [cc] 138 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 161 162 163 192 195 289
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 138 160
;; live  kill	 12 [ip] 14 [lr] 24 [cc]

;; Pred edge  51 [50.0%] 
(code_label 475 472 476 53 196 "" [1 uses])

(note 476 475 477 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 477 476 478 53 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 163 [ __left ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ __left ])
        (nil)))

(insn 478 477 479 53 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 162 [ __n ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg/v:DI 162 [ __n ])
        (nil)))

(insn 479 478 480 53 arch/arm/vfp/vfp.h:138 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (expr_list:REG_DEAD (reg/v:SI 4 r4 [ __base ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (expr_list:REG_UNUSED (reg:QI 14 lr)
                (expr_list:REG_UNUSED (reg:QI 12 ip)
                    (expr_list:REG_UNUSED (reg/v:SI 1 r1 [ __rem ])
                        (nil)))))))

(insn 480 479 481 53 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 138 [ remh.738 ])
        (reg/v:DI 2 r2 [ __res ])) 163 {*arm_movdi} (nil))

(insn 481 480 482 53 arch/arm/vfp/vfp.h:139 (set (reg/v:DI 160 [ z ])
        (ior:DI (reg/v:DI 138 [ remh.738 ])
            (reg/v:DI 143 [ z.732 ]))) 86 {iordi3} (expr_list:REG_DEAD (reg/v:DI 143 [ z.732 ])
        (expr_list:REG_DEAD (reg/v:DI 138 [ remh.738 ])
            (nil))))
;; End of basic block 53 -> ( 54)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 161 192 195 289 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 192 195 289


;; Succ edge  54 [100.0%]  (fallthru)

;; Start of basic block ( 39 53 52) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u549(11){ }u550(13){ }u551(25){ }u552(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 161 192 195 289 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160
;; lr  def 	 24 [cc] 318 319
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 192 195 289
;; live  gen 	 24 [cc] 318 319
;; live  kill	

;; Pred edge  39 [100.0%]  (fallthru)
;; Pred edge  53 [100.0%]  (fallthru)
;; Pred edge  52 [100.0%]  (fallthru)
(code_label 482 481 483 54 184 "" [0 uses])

(note 483 482 484 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 484 483 485 54 arch/arm/vfp/vfpdouble.c:1070 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg/v:DI 160 [ z ])) 163 {*arm_movdi} (nil))

(insn 485 484 486 54 arch/arm/vfp/vfpdouble.c:1071 (set (reg:DI 319)
        (const_int 511 [0x1ff])) 163 {*arm_movdi} (nil))

(insn 486 485 487 54 arch/arm/vfp/vfpdouble.c:1071 (set (reg:DI 318)
        (and:DI (reg/v:DI 160 [ z ])
            (reg:DI 319))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 319)
        (expr_list:REG_EQUAL (and:DI (reg/v:DI 160 [ z ])
                (const_int 511 [0x1ff]))
            (nil))))

(insn 487 486 488 54 arch/arm/vfp/vfpdouble.c:1071 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 318) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 488 487 780 54 arch/arm/vfp/vfpdouble.c:1071 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 615)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 54 -> ( 67 55)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 161 192 195 289 318 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 192 195 289 318


;; Succ edge  67 [50.0%] 
;; Succ edge  55 [50.0%]  (fallthru)

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u560(11){ }u561(13){ }u562(25){ }u563(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 161 192 195 289 318 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 318
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 192 195 289 318
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  54 [50.0%]  (fallthru)
(note 780 488 491 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 491 780 492 55 arch/arm/vfp/vfpdouble.c:1071 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 318) 0)
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:DI 318)
        (nil)))

(jump_insn 492 491 781 55 arch/arm/vfp/vfpdouble.c:1071 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 615)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 55 -> ( 67 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 161 192 195 289 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 192 195 289


;; Succ edge  67 [50.0%] 
;; Succ edge  56 [50.0%]  (fallthru)

;; Start of basic block ( 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u566(11){ }u567(13){ }u568(25){ }u569(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160 161 192 195 289 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 289
;; lr  def 	 24 [cc] 137 151 152 153 154 320 321 434 436
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 192 195 289
;; live  gen 	 24 [cc] 137 151 152 153 154 320 321 434 436
;; live  kill	 24 [cc]

;; Pred edge  55 [50.0%]  (fallthru)
(note 781 492 499 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 499 781 501 56 arch/arm/vfp/vfp.h:80 (set (reg:SI 320 [ D.5083 ])
        (subreg:SI (reg:DI 289) 0)) 167 {*arm_movsi_insn} (nil))

(insn 501 499 506 56 arch/arm/vfp/vfp.h:80 (set (reg:SI 321 [ z ])
        (subreg:SI (reg/v:DI 160 [ z ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 506 501 510 56 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 154 [ rl ])
        (mult:DI (zero_extend:DI (reg:SI 321 [ z ]))
            (zero_extend:DI (reg:SI 320 [ D.5083 ])))) 51 {*umulsidi3_v6} (nil))

(insn 510 506 517 56 arch/arm/vfp/vfp.h:83 (set (reg:SI 434)
        (subreg:SI (reg:DI 289) 4)) 167 {*arm_movsi_insn} (nil))

(insn 517 510 521 56 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 152 [ rma ])
        (mult:DI (zero_extend:DI (reg:SI 321 [ z ]))
            (zero_extend:DI (reg:SI 434)))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 321 [ z ])
        (nil)))

(insn 521 517 528 56 arch/arm/vfp/vfp.h:86 (set (reg:SI 436)
        (subreg:SI (reg/v:DI 160 [ z ]) 4)) 167 {*arm_movsi_insn} (nil))

(insn 528 521 532 56 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 153 [ rmb ])
        (mult:DI (zero_extend:DI (reg:SI 436))
            (zero_extend:DI (reg:SI 320 [ D.5083 ])))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 320 [ D.5083 ])
        (nil)))

(insn 532 528 536 56 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 137 [ rma.739 ])
                (plus:DI (reg/v:DI 153 [ rmb ])
                    (reg/v:DI 152 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg/v:DI 152 [ rma ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 536 532 540 56 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 151 [ rh ])
        (mult:DI (zero_extend:DI (reg:SI 436))
            (zero_extend:DI (reg:SI 434)))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 436)
        (expr_list:REG_DEAD (reg:SI 434)
            (nil))))

(insn 540 536 541 56 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 153 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 137 [ rma.739 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 541 540 784 56 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 555)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 56 -> ( 60 57)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 135 137 151 153 154 160 161 192 195 289 337
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 137 151 153 154 160 161 192 195 289


;; Succ edge  60 [50.0%] 
;; Succ edge  57 [50.0%]  (fallthru)

;; Start of basic block ( 56) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u587(11){ }u588(13){ }u589(25){ }u590(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 135 137 151 153 154 160 161 192 195 289 337
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 137 151 153 154 160 161 192 195 289
;; live  gen 	
;; live  kill	

;; Pred edge  56 [50.0%]  (fallthru)
(note 784 541 543 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(jump_insn 543 784 785 57 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 810)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 57 -> ( 59 58)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 151 153 154 160 161 192 195 289 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 151 153 154 160 161 192 195 289


;; Succ edge  59 [71.0%] 
;; Succ edge  58 [29.0%]  (fallthru)

;; Start of basic block ( 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u592(11){ }u593(13){ }u594(25){ }u595(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 151 153 154 160 161 192 195 289 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 153
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 151 153 154 160 161 192 195 289
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  57 [29.0%]  (fallthru)
(note 785 543 544 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 544 785 545 58 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 153 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 137 [ rma.739 ]) 0))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:DI 153 [ rmb ])
        (nil)))

(jump_insn 545 544 810 58 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 555)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 58 -> ( 60 59)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 151 154 160 161 192 195 289 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 151 154 160 161 192 195 289


;; Succ edge  60 [50.0%] 
;; Succ edge  59 [50.0%]  (fallthru)

;; Start of basic block ( 58 57) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u599(11){ }u600(13){ }u601(25){ }u602(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 151 154 160 161 192 195 289 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 151 154 160 161 192 195 289
;; live  gen 	 149
;; live  kill	

;; Pred edge  58 [50.0%]  (fallthru)
;; Pred edge  57 [71.0%] 
(code_label 810 545 551 59 219 "" [1 uses])

(note 551 810 552 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 552 551 555 59 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 149 [ iftmp.83 ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 59 -> ( 61)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 149 151 154 160 161 192 195 289 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 149 151 154 160 161 192 195 289


;; Succ edge  61 [100.0%]  (fallthru)

;; Start of basic block ( 56 58) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u603(11){ }u604(13){ }u605(25){ }u606(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 151 154 160 161 192 195 289 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 151 154 160 161 192 195 289
;; live  gen 	 149
;; live  kill	

;; Pred edge  56 [50.0%] 
;; Pred edge  58 [50.0%] 
(code_label 555 552 556 60 200 "" [2 uses])

(note 556 555 557 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 557 556 558 60 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 149 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) 163 {*arm_movdi} (nil))
;; End of basic block 60 -> ( 61)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 149 151 154 160 161 192 195 289 337
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 149 151 154 160 161 192 195 289


;; Succ edge  61 [100.0%]  (fallthru)

;; Start of basic block ( 60 59) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u607(11){ }u608(13){ }u609(25){ }u610(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 149 151 154 160 161 192 195 289 337
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 149 151 154 161 337
;; lr  def 	 24 [cc] 134 136 150 181 182 338 339 340 443 444 445
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 149 151 154 160 161 192 195 289
;; live  gen 	 24 [cc] 134 135 136 150 181 182 337 338 339 340 443 444 445
;; live  kill	 24 [cc]

;; Pred edge  60 [100.0%]  (fallthru)
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 558 557 559 61 202 "" [0 uses])

(note 559 558 560 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 560 559 561 61 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.741 ]) 4)
        (subreg:SI (reg/v:DI 137 [ rma.739 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 561 560 562 61 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.741 ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 562 561 563 61 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 134 [ rl.742 ])
                (plus:DI (reg/v:DI 135 [ rma.741 ])
                    (reg/v:DI 154 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg/v:DI 154 [ rl ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 563 562 564 61 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 337 [ rma.741 ]) 0)
        (subreg:SI (reg/v:DI 137 [ rma.739 ]) 4)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:DI 137 [ rma.739 ])
        (nil)))

(insn 564 563 565 61 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 337 [ rma.741 ]) 4)
        (subreg:SI (reg/v:DI 135 [ rma.741 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 565 564 847 61 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 150 [ D.5828 ])
                (plus:DI (reg:DI 337 [ rma.741 ])
                    (reg/v:DI 151 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 337 [ rma.741 ])
        (expr_list:REG_DEAD (reg/v:DI 151 [ rh ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 847 565 848 61 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.741 ]) 4)
            (subreg:SI (reg/v:DI 134 [ rl.742 ]) 4))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:DI 135 [ rma.741 ])
        (nil)))

(insn 848 847 849 61 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:SI 443)
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 849 848 580 61 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 338)
        (zero_extend:DI (reg:SI 443))) 138 {*arm_zero_extendsidi2} (expr_list:REG_DEAD (reg:SI 443)
        (nil)))

(insn 580 849 581 61 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 136 [ rh.740 ])
                (plus:DI (reg:DI 150 [ D.5828 ])
                    (reg:DI 338)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 338)
        (expr_list:REG_DEAD (reg:DI 150 [ D.5828 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 581 580 582 61 arch/arm/vfp/vfp.h:62 (set (reg:DI 339)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 582 581 583 61 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 340)
                (plus:DI (reg/v:DI 136 [ rh.740 ])
                    (reg:DI 149 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 149 [ iftmp.83 ])
        (expr_list:REG_DEAD (reg/v:DI 136 [ rh.740 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 583 582 591 61 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 181 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 339)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 134 [ rl.742 ])
                        (reg:DI 340)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 182 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 339)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 134 [ rl.742 ])
                        (reg:DI 340)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:DI 340)
        (expr_list:REG_DEAD (reg/v:DI 161 [ __n ])
            (expr_list:REG_DEAD (reg/v:DI 134 [ rl.742 ])
                (expr_list:REG_UNUSED (reg:QI 24 cc)
                    (nil))))))

(insn 591 583 587 61 arch/arm/vfp/vfp.h:49 (set (reg:DI 444)
        (const_int -1 [0xffffffffffffffff])) 163 {*arm_movdi} (nil))

(insn 587 591 593 61 arch/arm/vfp/vfp.h:49 (set (reg:DI 445)
        (reg:DI 339)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 339)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 61 -> ( 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 181 182 192 195 289 444 445
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 181 182 192 195 289 444 445


;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 63) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u635(11){ }u636(13){ }u637(25){ }u638(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 181 182 192 195 289 444 445
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 182 289 445
;; lr  def 	 24 [cc] 181 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 181 182 192 195 289 444 445
;; live  gen 	 181 182
;; live  kill	 24 [cc]

;; Pred edge  63 [21.0%] 
(code_label 593 587 586 62 206 "" [1 uses])

(note 586 593 588 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 588 586 589 62 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 181 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 181 [ reml ])
                        (reg/v:DI 182 [ remh ])
                        (reg:DI 289)
                        (reg:DI 445)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 182 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 181 [ reml ])
                        (reg/v:DI 182 [ remh ])
                        (reg:DI 289)
                        (reg:DI 445)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))
;; End of basic block 62 -> ( 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 181 182 192 195 289 444 445
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 181 182 192 195 289 444 445


;; Succ edge  63 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 61 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u643(11){ }u644(13){ }u645(25){ }u646(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 181 182 192 195 289 444 445
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 182 444
;; lr  def 	 24 [cc] 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 181 182 192 195 289 444 445
;; live  gen 	 24 [cc] 160
;; live  kill	 24 [cc]

;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  62 [100.0%]  (fallthru,dfs_back)
(code_label 589 588 590 63 205 "" [0 uses])

(note 590 589 592 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 592 590 594 63 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 160 [ z ])
                (plus:DI (reg/v:DI 160 [ z ])
                    (reg:DI 444)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_EQUAL (plus:DI (reg/v:DI 160 [ z ])
                (const_int -1 [0xffffffffffffffff]))
            (nil))))

(insn 594 592 595 63 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 182 [ remh ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 595 594 795 63 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 593)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 63 -> ( 62 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 181 182 192 195 289 444 445
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 181 182 192 195 289 444 445


;; Succ edge  62 [21.0%] 
;; Succ edge  64 [79.0%]  (fallthru,loop_exit)

;; Start of basic block ( 63) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u652(11){ }u653(13){ }u654(25){ }u655(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 181 192 195
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  def 	 24 [cc] 343 344
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 181 192 195
;; live  gen 	 24 [cc] 343 344
;; live  kill	

;; Pred edge  63 [79.0%]  (fallthru,loop_exit)
(note 795 595 604 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 604 795 605 64 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 343)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 605 604 606 64 arch/arm/vfp/vfpdouble.c:1079 (set (reg:SI 344 [ reml ])
        (subreg:SI (reg/v:DI 181 [ reml ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 606 605 607 64 arch/arm/vfp/vfpdouble.c:1079 (set (reg:SI 344 [ reml ])
        (ior:SI (reg:SI 344 [ reml ])
            (subreg:SI (reg/v:DI 181 [ reml ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 181 [ reml ])
        (nil)))

(insn 607 606 608 64 arch/arm/vfp/vfpdouble.c:1079 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 344 [ reml ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 344 [ reml ])
        (nil)))

(jump_insn 608 607 799 64 arch/arm/vfp/vfpdouble.c:1079 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 610)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 64 -> ( 66 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 192 195 343
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 192 195 343


;; Succ edge  66 [50.0%] 
;; Succ edge  65 [50.0%]  (fallthru)

;; Start of basic block ( 64) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u661(11){ }u662(13){ }u663(25){ }u664(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 192 195
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 343
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 192 195
;; live  gen 	 343
;; live  kill	

;; Pred edge  64 [50.0%]  (fallthru)
(note 799 608 609 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 609 799 610 65 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 343)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 65 -> ( 66)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 192 195 343
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 192 195 343


;; Succ edge  66 [100.0%]  (fallthru)

;; Start of basic block ( 64 65) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u665(11){ }u666(13){ }u667(25){ }u668(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 192 195 343
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 343
;; lr  def 	 24 [cc] 345 346 347
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 192 195 343
;; live  gen 	 345 346 347
;; live  kill	 24 [cc]

;; Pred edge  64 [50.0%] 
;; Pred edge  65 [100.0%]  (fallthru)
(code_label 610 609 800 66 208 "" [1 uses])

(note 800 610 611 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 611 800 612 66 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 346)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 612 611 613 66 arch/arm/vfp/vfpdouble.c:1079 (parallel [
            (set (reg:DI 345)
                (plus:DI (reg/v:DI 160 [ z ])
                    (reg:DI 346)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 346)
        (expr_list:REG_DEAD (reg/v:DI 160 [ z ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (expr_list:REG_EQUAL (plus:DI (reg/v:DI 160 [ z ])
                        (const_int 1 [0x1]))
                    (nil))))))

(insn 613 612 614 66 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 347)
        (ior:DI (reg:DI 343)
            (reg:DI 345))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 345)
        (expr_list:REG_DEAD (reg:DI 343)
            (nil))))

(insn 614 613 615 66 arch/arm/vfp/vfpdouble.c:1079 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 347)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 347)
        (nil)))
;; End of basic block 66 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 195
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 195


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 66 54 55) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u676(11){ }u677(13){ }u678(25){ }u679(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 195
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 195
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 185 348 349
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 195
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 185 348 349
;; live  kill	 14 [lr]

;; Pred edge  66 [100.0%]  (fallthru)
;; Pred edge  54 [50.0%] 
;; Pred edge  55 [50.0%] 
(code_label 615 614 616 67 198 "" [2 uses])

(note 616 615 617 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 617 616 618 67 arch/arm/vfp/vfpdouble.c:1081 (set (reg/f:SI 348)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 618 617 619 67 arch/arm/vfp/vfpdouble.c:1081 (set (reg/f:SI 349)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10d96040>)) 167 {*arm_movsi_insn} (nil))

(insn 619 618 620 67 arch/arm/vfp/vfpdouble.c:1081 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 349)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 349)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10d96040>)
            (nil))))

(insn 620 619 621 67 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 0 r0)
        (reg/v:SI 192 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 192 [ dd ])
        (nil)))

(insn 621 620 622 67 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 1 r1)
        (reg/f:SI 348)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 348)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 622 621 623 67 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 2 r2)
        (reg/v:SI 195 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 195 [ fpscr ])
        (nil)))

(insn 623 622 624 67 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 624 623 625 67 arch/arm/vfp/vfpdouble.c:1081 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 625 624 628 67 arch/arm/vfp/vfpdouble.c:1081 (set (reg/v:SI 185 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 67 -> ( 75)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 185
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185


;; Succ edge  75 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u693(11){ }u694(13){ }u695(25){ }u696(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 195 356 360 364
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 195
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 185 350 351 352
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 195
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 185 350 351 352
;; live  kill	 14 [lr]

;; Pred edge  20 [29.0%] 
(code_label 628 625 629 68 171 ("vdn_nan") [1 uses])

(note 629 628 630 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 630 629 631 68 arch/arm/vfp/vfpdouble.c:1084 (set (reg/f:SI 350)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 631 630 632 68 arch/arm/vfp/vfpdouble.c:1084 (set (reg/f:SI 351)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 632 631 633 68 arch/arm/vfp/vfpdouble.c:1084 (set (reg/f:SI 352)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 633 632 634 68 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 0 r0)
        (reg/f:SI 350)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 350)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 634 633 635 68 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 1 r1)
        (reg/f:SI 351)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 351)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(insn 635 634 636 68 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 2 r2)
        (reg/f:SI 352)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 352)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))

(insn 636 635 637 68 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 3 r3)
        (reg/v:SI 195 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 195 [ fpscr ])
        (nil)))

(call_insn 637 636 638 68 arch/arm/vfp/vfpdouble.c:1084 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 638 637 639 68 arch/arm/vfp/vfpdouble.c:1084 (set (reg/v:SI 185 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 68 -> ( 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192 356 360 364
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192


;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 68 70 71 73) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u713(11){ }u714(13){ }u715(25){ }u716(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192 356 360 364
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 356 360 364
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 354 357 358 361 365 366 367 369
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 354 356 357 358 360 361 364 365 366 367 369
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  68 [100.0%]  (fallthru)
;; Pred edge  70 [100.0%]  (fallthru)
;; Pred edge  71 [100.0%]  (fallthru)
;; Pred edge  73 [100.0%]  (fallthru)
(code_label 639 638 640 69 210 ("pack") [0 uses])

(note 640 639 642 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 642 640 644 69 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 354 [ vdd.sign ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 644 642 645 69 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 356) 4)
        (ashift:SI (reg:SI 354 [ vdd.sign ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 354 [ vdd.sign ])
        (nil)))

(insn 645 644 647 69 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 356) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 647 645 648 69 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 358 [ vdd.exponent ])
        (sign_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 648 647 649 69 arch/arm/vfp/vfpdouble.c:1086 (set (reg:DI 357 [ vdd.exponent ])
        (sign_extend:DI (reg:SI 358 [ vdd.exponent ]))) 140 {*arm_extendsidi2} (expr_list:REG_DEAD (reg:SI 358 [ vdd.exponent ])
        (nil)))

(insn 649 648 650 69 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 360) 4)
        (ashift:SI (subreg:SI (reg:DI 357 [ vdd.exponent ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 357 [ vdd.exponent ])
        (nil)))

(insn 650 649 651 69 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 360) 0)
        (subreg:SI (reg:DI 356) 0)) 167 {*arm_movsi_insn} (nil))

(insn 651 650 653 69 arch/arm/vfp/vfpdouble.c:1086 (parallel [
            (set (reg:DI 361)
                (plus:DI (reg:DI 356)
                    (reg:DI 360)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 360)
        (expr_list:REG_DEAD (reg:DI 356)
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 653 651 654 69 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 366 [ vdd.significand+4 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vdd.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 654 653 655 69 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 365)
        (ashift:SI (reg:SI 366 [ vdd.significand+4 ])
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (nil))

(insn 655 654 656 69 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 367 [ vdd.significand ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 656 655 657 69 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 364) 0)
        (lshiftrt:SI (reg:SI 367 [ vdd.significand ])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 367 [ vdd.significand ])
        (nil)))

(insn 657 656 659 69 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 364) 0)
        (ior:SI (reg:SI 365)
            (subreg:SI (reg:DI 364) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 365)
        (nil)))

(insn 659 657 660 69 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 364) 4)
        (lshiftrt:SI (reg:SI 366 [ vdd.significand+4 ])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 366 [ vdd.significand+4 ])
        (nil)))

(insn 660 659 661 69 arch/arm/vfp/vfpdouble.c:1086 (parallel [
            (set (reg:DI 369)
                (plus:DI (reg:DI 361)
                    (reg:DI 364)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 364)
        (expr_list:REG_DEAD (reg:DI 361)
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 661 660 662 69 arch/arm/vfp/vfpdouble.c:1086 (set (reg:DI 0 r0)
        (reg:DI 369)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 369)
        (nil)))

(insn 662 661 663 69 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 2 r2)
        (reg/v:SI 192 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 192 [ dd ])
        (nil)))

(call_insn 663 662 666 69 arch/arm/vfp/vfpdouble.c:1086 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))
;; End of basic block 69 -> ( 75)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 185
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185


;; Succ edge  75 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u747(11){ }u748(13){ }u749(25){ }u750(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 195 356 360 364
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 195
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 185 370 371 372
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 195
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 185 370 371 372
;; live  kill	 14 [lr]

;; Pred edge  21 [29.0%] 
(code_label 666 663 667 70 172 ("vdm_nan") [1 uses])

(note 667 666 668 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 668 667 669 70 arch/arm/vfp/vfpdouble.c:1090 (set (reg/f:SI 370)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 669 668 670 70 arch/arm/vfp/vfpdouble.c:1090 (set (reg/f:SI 371)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 670 669 671 70 arch/arm/vfp/vfpdouble.c:1090 (set (reg/f:SI 372)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 671 670 672 70 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 0 r0)
        (reg/f:SI 370)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 370)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 672 671 673 70 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 1 r1)
        (reg/f:SI 371)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 371)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))

(insn 673 672 674 70 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 2 r2)
        (reg/f:SI 372)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 372)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(insn 674 673 675 70 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 3 r3)
        (reg/v:SI 195 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 195 [ fpscr ])
        (nil)))

(call_insn 675 674 676 70 arch/arm/vfp/vfpdouble.c:1090 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 676 675 679 70 arch/arm/vfp/vfpdouble.c:1090 (set (reg/v:SI 185 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 70 -> ( 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192 356 360 364
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192


;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 26 27) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u767(11){ }u768(13){ }u769(25){ }u770(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 356 360 364
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 185 375
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192
;; live  gen 	 185 375
;; live  kill	

;; Pred edge  26 [50.0%] 
;; Pred edge  27 [50.0%] 
(code_label 679 676 680 71 177 ("zero") [2 uses])

(note 680 679 683 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 683 680 684 71 arch/arm/vfp/vfpdouble.c:1094 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (const_int 0 [0x0])) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 684 683 685 71 arch/arm/vfp/vfpdouble.c:1095 (set (reg:DI 375)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 685 684 686 71 arch/arm/vfp/vfpdouble.c:1095 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 375)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 375)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 686 685 689 71 arch/arm/vfp/vfpdouble.c:1008 (set (reg/v:SI 185 [ exceptions ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 71 -> ( 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192 356 360 364
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192


;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u774(11){ }u775(13){ }u776(25){ }u777(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 271 356 360 364
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 271
;; lr  def 	 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 271
;; live  gen 	 185
;; live  kill	

;; Pred edge  23 [50.0%] 
(code_label 689 686 690 72 174 "" [1 uses])

(note 690 689 691 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 691 690 692 72 arch/arm/vfp/vfpdouble.c:1008 (set (reg/v:SI 185 [ exceptions ])
        (reg:SI 271)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 271)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 72 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192 356 360 364
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 72 25) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u779(11){ }u780(13){ }u781(25){ }u782(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192 356 360 364
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 377 378
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192
;; live  gen 	 377 378
;; live  kill	

;; Pred edge  72 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 692 691 693 73 176 ("infinity") [0 uses])

(note 693 692 694 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 694 693 696 73 arch/arm/vfp/vfpdouble.c:1101 (set (reg:SI 377)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 696 694 697 73 arch/arm/vfp/vfpdouble.c:1101 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 377) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 377)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 697 696 698 73 arch/arm/vfp/vfpdouble.c:1102 (set (reg:DI 378)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 698 697 701 73 arch/arm/vfp/vfpdouble.c:1102 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 378)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 378)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 73 -> ( 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192 356 360 364
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185 192


;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u787(11){ }u788(13){ }u789(25){ }u790(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 269 383 388 393
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 269 383 388 393
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 185 379 381 385 386 389 394 395 396 398
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192 269
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 185 379 381 383 385 386 388 389 393 394 395 396 398
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  22 [29.0%] 
(code_label 701 698 702 74 173 "" [1 uses])

(note 702 701 703 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 703 702 705 74 arch/arm/vfp/vfpdouble.c:1106 (set (reg/f:SI 379)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 705 703 707 74 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 381 [ vfp_double_default_qnan.sign ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 379)
                    (const_int 2 [0x2])) [0 vfp_double_default_qnan.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_EQUAL (zero_extend:SI (mem/s/j/c:HI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 2 [0x2]))) [0 vfp_double_default_qnan.sign+0 S2 A16]))
        (nil)))

(insn 707 705 708 74 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 383) 4)
        (ashift:SI (reg:SI 381 [ vfp_double_default_qnan.sign ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 381 [ vfp_double_default_qnan.sign ])
        (nil)))

(insn 708 707 711 74 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 383) 0)
        (reg:SI 269)) 167 {*arm_movsi_insn} (nil))

(insn 711 708 712 74 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 386 [ vfp_double_default_qnan.exponent ])
        (sign_extend:SI (mem/s/j/c:HI (reg/f:SI 379) [0 vfp_double_default_qnan.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (expr_list:REG_EQUAL (sign_extend:SI (mem/s/j/c:HI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 vfp_double_default_qnan.exponent+0 S2 A64]))
        (nil)))

(insn 712 711 713 74 arch/arm/vfp/vfpdouble.c:1106 (set (reg:DI 385 [ vfp_double_default_qnan.exponent ])
        (sign_extend:DI (reg:SI 386 [ vfp_double_default_qnan.exponent ]))) 140 {*arm_extendsidi2} (expr_list:REG_DEAD (reg:SI 386 [ vfp_double_default_qnan.exponent ])
        (nil)))

(insn 713 712 714 74 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 388) 4)
        (ashift:SI (subreg:SI (reg:DI 385 [ vfp_double_default_qnan.exponent ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 385 [ vfp_double_default_qnan.exponent ])
        (nil)))

(insn 714 713 715 74 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 388) 0)
        (reg:SI 269)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 269)
        (nil)))

(insn 715 714 718 74 arch/arm/vfp/vfpdouble.c:1106 (parallel [
            (set (reg:DI 389)
                (plus:DI (reg:DI 383)
                    (reg:DI 388)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 388)
        (expr_list:REG_DEAD (reg:DI 383)
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 718 715 719 74 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 395 [ vfp_double_default_qnan.significand+4 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 379)
                (const_int 12 [0xc])) [0 vfp_double_default_qnan.significand+4 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 vfp_double_default_qnan.significand+4 S4 A32])
        (nil)))

(insn 719 718 720 74 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 394)
        (ashift:SI (reg:SI 395 [ vfp_double_default_qnan.significand+4 ])
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (nil))

(insn 720 719 721 74 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 396 [ vfp_double_default_qnan.significand ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 379)
                (const_int 8 [0x8])) [0 vfp_double_default_qnan.significand+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 379)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 8 [0x8]))) [0 vfp_double_default_qnan.significand+0 S4 A64])
            (nil))))

(insn 721 720 722 74 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 393) 0)
        (lshiftrt:SI (reg:SI 396 [ vfp_double_default_qnan.significand ])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 396 [ vfp_double_default_qnan.significand ])
        (nil)))

(insn 722 721 724 74 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 393) 0)
        (ior:SI (reg:SI 394)
            (subreg:SI (reg:DI 393) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 394)
        (nil)))

(insn 724 722 725 74 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 393) 4)
        (lshiftrt:SI (reg:SI 395 [ vfp_double_default_qnan.significand+4 ])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 395 [ vfp_double_default_qnan.significand+4 ])
        (nil)))

(insn 725 724 726 74 arch/arm/vfp/vfpdouble.c:1106 (parallel [
            (set (reg:DI 398)
                (plus:DI (reg:DI 389)
                    (reg:DI 393)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 393)
        (expr_list:REG_DEAD (reg:DI 389)
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 726 725 727 74 arch/arm/vfp/vfpdouble.c:1106 (set (reg:DI 0 r0)
        (reg:DI 398)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 398)
        (nil)))

(insn 727 726 728 74 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 2 r2)
        (reg/v:SI 192 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 192 [ dd ])
        (nil)))

(call_insn 728 727 729 74 arch/arm/vfp/vfpdouble.c:1106 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 729 728 730 74 arch/arm/vfp/vfpdouble.c:1107 (set (reg/v:SI 185 [ exceptions ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 74 -> ( 75)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 185
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185


;; Succ edge  75 [100.0%]  (fallthru)

;; Start of basic block ( 67 69 74) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u822(11){ }u823(13){ }u824(25){ }u825(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 185
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  67 [100.0%]  (fallthru)
;; Pred edge  69 [100.0%]  (fallthru)
;; Pred edge  74 [100.0%]  (fallthru)
(code_label 730 729 731 75 209 "" [0 uses])

(note 731 730 736 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(insn 736 731 742 75 arch/arm/vfp/vfpdouble.c:1108 (set (reg/i:SI 0 r0)
        (reg/v:SI 185 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 185 [ exceptions ])
        (nil)))

(insn 742 736 0 75 arch/arm/vfp/vfpdouble.c:1108 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 75 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_add (vfp_double_add)[0:172]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   10 cc:CC=cmp(r153:SI,0x0)
      REG_DEAD: r153:SI
    9 r153:SI=[r150:SI+0xc]
    9 r153:SI=[r150:SI+0xc]
found mem(9) *(r[150]+12)
    5 r152:SI=r3:SI
      REG_DEAD: r3:SI
    4 r151:SI=r2:SI
      REG_DEAD: r2:SI
    3 r150:SI=r1:SI
      REG_DEAD: r1:SI
    2 r149:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   23 cc:CC=cmp(r156:SI,0x0)
      REG_DEAD: r156:SI
   22 r156:SI=[r151:SI+0xc]
   22 r156:SI=[r151:SI+0xc]
found mem(22) *(r[151]+12)


starting bb 4
   40 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   39 r1:SI=`*.LANCHOR1'
      REG_EQUAL: `*.LANCHOR1'
   38 r0:SI=`*.LC3'
      REG_EQUAL: `*.LC3'


starting bb 5
   45 cc:CC=cmp(r161:SI,r162:SI)
      REG_DEAD: r162:SI
      REG_DEAD: r161:SI
   44 r162:SI=sign_extend([r151:SI])
   44 r162:SI=sign_extend([r151:SI])
found mem(44) *(r[151]+0)
   43 r161:SI=sign_extend([r150:SI])
   43 r161:SI=sign_extend([r150:SI])
found mem(43) *(r[150]+0)


starting bb 6
   50 r151:SI=r133:SI
      REG_DEAD: r133:SI
   49 r150:SI=r151:SI
      REG_DEAD: r151:SI
   48 r133:SI=r150:SI
      REG_DEAD: r150:SI


starting bb 7
   57 cc:CC=cmp(r165:SI,r166:SI)
      REG_DEAD: r166:SI
      REG_DEAD: r165:SI
   56 r166:SI=sign_extend(r163:HI)
      REG_DEAD: r163:HI
      REG_EQUAL: 0x7ff
   55 r165:SI=sign_extend([r150:SI])
   55 r165:SI=sign_extend([r150:SI])
found mem(55) *(r[150]+0)
   54 r163:HI=r164:SI#0
      REG_DEAD: r164:SI
      REG_EQUAL: 0x7ff
   53 r164:SI=0xffffffffffff07ff


starting bb 8
   63 cc:CC=cmp(r167:SI,0x0)
      REG_DEAD: r167:SI
   62 r167:SI=r167:SI|r141:DI#4
   61 r167:SI=r141:DI#0
   60 r141:DI=[r150:SI+0x8]
   60 r141:DI=[r150:SI+0x8]
found mem(60) *(r[150]+8)


starting bb 9
   66 r139:SI=0x8


starting bb 10
  348 r139:SI={(cc:CC!=0x0)?0x10:0x30}
      REG_DEAD: cc:CC
  347 cc:CC=cmp(r170:SI,0x0)
      REG_DEAD: r170:SI
   74 r170:SI=r170:SI|r168:DI#4
      REG_DEAD: r168:DI
   73 r170:SI=r168:DI#0
   72 r168:DI=r141:DI&r169:DI
      REG_DEAD: r169:DI
      REG_DEAD: r141:DI
      REG_EQUAL: r141:DI&0x2000000000000000
   71 r169:DI=0x2000000000000000


starting bb 11
   91 cc:CC=cmp(r173:SI,r174:SI)
      REG_DEAD: r174:SI
      REG_DEAD: r173:SI
   90 r174:SI=sign_extend(r171:HI)
      REG_DEAD: r171:HI
      REG_EQUAL: 0x7ff
   89 r173:SI=sign_extend(r143:SI#0)
   88 r171:HI=r172:SI#0
      REG_DEAD: r172:SI
      REG_EQUAL: 0x7ff
   87 r172:SI=0xffffffffffff07ff
   86 r143:SI=zero_extend([r151:SI])
   86 r143:SI=zero_extend([r151:SI])
found mem(86) *(r[151]+0)


starting bb 12
   97 cc:CC=cmp(r175:SI,0x0)
      REG_DEAD: r175:SI
   96 r175:SI=r175:SI|r142:DI#4
   95 r175:SI=r142:DI#0
   94 r142:DI=[r151:SI+0x8]
   94 r142:DI=[r151:SI+0x8]
found mem(94) *(r[151]+8)


starting bb 13
  100 r140:SI=0x8


starting bb 14
  350 r140:SI={(cc:CC!=0x0)?0x10:0x30}
      REG_DEAD: cc:CC
  349 cc:CC=cmp(r178:SI,0x0)
      REG_DEAD: r178:SI
  108 r178:SI=r178:SI|r176:DI#4
      REG_DEAD: r176:DI
  107 r178:SI=r176:DI#0
  106 r176:DI=r142:DI&r177:DI
      REG_DEAD: r177:DI
      REG_DEAD: r142:DI
      REG_EQUAL: r142:DI&0x2000000000000000
  105 r177:DI=0x2000000000000000


starting bb 15
  122 cc:CC=cmp(r143:SI,0x0)
      REG_DEAD: r143:SI


starting bb 16
  125 r140:SI=0x1


starting bb 17
  352 r140:SI={(cc:CC==0x0)?0x3:0x5}
      REG_DEAD: cc:CC
  351 cc:CC=cmp(r179:SI,0x0)
      REG_DEAD: r179:SI
  132 r179:SI=r179:SI|r180:SI
      REG_DEAD: r180:SI
  131 r180:SI=[r151:SI+0xc]
  131 r180:SI=[r151:SI+0xc]
found mem(131) *(r[151]+12)
  130 r179:SI=[r151:SI+0x8]
  130 r179:SI=[r151:SI+0x8]
found mem(130) *(r[151]+8)


starting bb 18
  146 cc:CC=cmp(r181:SI,0x0)
      REG_DEAD: r181:SI
  145 r181:SI=r140:SI&r137:SI
  144 r137:SI=r139:SI&0x8
      REG_DEAD: r139:SI


starting bb 19
  151 cc:CC=cmp(r182:SI,r183:SI)
      REG_DEAD: r183:SI
      REG_DEAD: r182:SI
  150 r183:SI=zero_extend([r151:SI+0x2])
      REG_DEAD: r151:SI
  150 r183:SI=zero_extend([r151:SI+0x2])
      REG_DEAD: r151:SI
found mem(150) *(r[151]+2)
  149 r182:SI=zero_extend([r150:SI+0x2])
  149 r182:SI=zero_extend([r150:SI+0x2])
found mem(149) *(r[150]+2)


starting bb 20
  158 cc:CC=cmp(r137:SI,0x0)
      REG_DEAD: r137:SI


starting bb 21
  162 cc:CC=cmp(r184:SI,0x0)
      REG_DEAD: r184:SI
  161 r184:SI=r140:SI&0x1
      REG_DEAD: r140:SI


starting bb 22
  170 r0:SI=call [`vfp_propagate_nan'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  169 r3:SI=r152:SI
      REG_DEAD: r152:SI
  168 r2:SI=r151:SI
      REG_DEAD: r151:SI
  167 r1:SI=r150:SI
      REG_DEAD: r150:SI
  166 r0:SI=r149:SI
      REG_DEAD: r149:SI


starting bb 23
  176 r150:SI=`*.LANCHOR0'
  175 r138:SI=0x1


starting bb 24
  182 r138:SI=0x0


starting bb 25
  188 {[r149:SI]=r0:SI;[r149:SI+0x4]=r1:SI;[r149:SI+0x8]=r2:SI;[r149:SI+0xc]=r3:SI;}
      REG_DEAD: r149:SI
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
mem count failure
mem count failure
mem count failure
mem count failure
  187 {r0:SI=[r150:SI];r1:SI=[r150:SI+0x4];r2:SI=[r150:SI+0x8];r3:SI=[r150:SI+0xc];}
      REG_DEAD: r150:SI
mem count failure
mem count failure
mem count failure
mem count failure


starting bb 26
  202 cc:CC=cmp(r147:SI,0x0)
  201 r134:DI=[r151:SI+0x8]
  201 r134:DI=[r151:SI+0x8]
found mem(201) *(r[151]+8)
  199 r147:SI=r190:SI-r191:SI
      REG_DEAD: r191:SI
      REG_DEAD: r190:SI
  198 r191:SI=sign_extend([r151:SI])
  198 r191:SI=sign_extend([r151:SI])
found mem(198) *(r[151]+0)
  197 r190:SI=sign_extend([r150:SI])
  197 r190:SI=sign_extend([r150:SI])
found mem(197) *(r[150]+0)
  196 {[r149:SI]=r0:SI;[r149:SI+0x4]=r1:SI;[r149:SI+0x8]=r2:SI;[r149:SI+0xc]=r3:SI;}
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
mem count failure
mem count failure
mem count failure
mem count failure
  195 {r0:SI=[r150:SI];r1:SI=[r150:SI+0x4];r2:SI=[r150:SI+0x8];r3:SI=[r150:SI+0xc];}
mem count failure
mem count failure
mem count failure
mem count failure


starting bb 27
  205 cc:CC=cmp(r147:SI,0x3f)


starting bb 28
  223 cc:CC=cmp(r196:SI,0x1)
      REG_DEAD: r196:SI
  222 r196:SI=r0:SI+0x1
      REG_DEAD: r0:SI
  222 r196:SI=r0:SI+0x1
      REG_DEAD: r0:SI
found pre add(222) r[196]=r[0]+1
  221 r0:SI=call [`__aeabi_ulcmp'] argc:0x0
      REG_EH_REGION: 0x0
  220 r2:DI=0x0
  219 r0:DI=r195:DI
  343 r195:DI=r214:DI
      REG_DEAD: r214:DI
  342 r214:DI#4=r212:SI
      REG_DEAD: r212:SI
  341 r214:DI#0=r211:SI
      REG_DEAD: r211:SI
  340 clobber r214:DI
  339 r212:SI=r1:SI
      REG_DEAD: r1:SI
  338 r211:SI=r0:SI
      REG_DEAD: r0:SI
  216 r0:DI=call [`__aeabi_llsl'] argc:0x0
      REG_DEAD: r2:SI
      REG_EH_REGION: 0xffffffffffffffff
  215 r2:SI=r193:SI
      REG_DEAD: r193:SI
  214 r0:DI=r134:DI
      REG_DEAD: r134:DI
  213 r193:SI=0x40-r147:SI
      REG_DEAD: r147:SI
  336 r213:DI#4=r210:SI
      REG_DEAD: r210:SI
  335 r213:DI#0=r209:SI
      REG_DEAD: r209:SI
  334 clobber r213:DI
  333 r210:SI=r1:SI
      REG_DEAD: r1:SI
  332 r209:SI=r0:SI
      REG_DEAD: r0:SI
  210 r0:DI=call [`__aeabi_llsr'] argc:0x0
      REG_DEAD: r2:SI
      REG_EH_REGION: 0xffffffffffffffff
  209 r2:SI=r147:SI
  208 r0:DI=r134:DI


starting bb 29
  225 r195:DI=0x1


starting bb 30
  228 r134:DI=r195:DI|r213:DI
      REG_DEAD: r213:DI
      REG_DEAD: r195:DI


starting bb 31
  237 cc:CC=cmp(r197:SI,0x1)
      REG_DEAD: r197:SI
  236 r197:SI=r0:SI+0x1
      REG_DEAD: r0:SI
  236 r197:SI=r0:SI+0x1
      REG_DEAD: r0:SI
found pre add(236) r[197]=r[0]+1
  235 r0:SI=call [`__aeabi_ulcmp'] argc:0x0
      REG_EH_REGION: 0x0
  234 r2:DI=0x0
  233 r0:DI=r134:DI


starting bb 32
  239 r134:DI=0x1


starting bb 33
  345 r215:DI=[r150:SI+0x8]
      REG_DEAD: r150:SI
  345 r215:DI=[r150:SI+0x8]
      REG_DEAD: r150:SI
found mem(345) *(r[150]+8)
  245 cc:CC=cmp(r198:SI,r199:SI)
      REG_DEAD: r199:SI
      REG_DEAD: r198:SI
  244 r199:SI=zero_extend([r151:SI+0x2])
      REG_DEAD: r151:SI
  244 r199:SI=zero_extend([r151:SI+0x2])
      REG_DEAD: r151:SI
found mem(244) *(r[151]+2)
  243 r198:SI=zero_extend([r150:SI+0x2])
  243 r198:SI=zero_extend([r150:SI+0x2])
found mem(243) *(r[150]+2)


starting bb 34
  250 cc:CC=cmp(r144:DI#4,0x0)
  249 {r144:DI=r215:DI-r134:DI;clobber cc:CC;}
      REG_DEAD: r215:DI
      REG_DEAD: r134:DI
      REG_UNUSED: cc:CC


starting bb 35
  272 cc:CC=cmp(r205:SI,0x0)
      REG_DEAD: r205:SI
  271 r205:SI=r205:SI|r144:DI#4
  270 r205:SI=r144:DI#0


starting bb 36
  265 {r144:DI=-r144:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
  264 [r149:SI+0x2]=r203:SI#0
      REG_DEAD: r203:SI
  264 [r149:SI+0x2]=r203:SI#0
      REG_DEAD: r203:SI
found mem(264) *(r[149]+2)
  263 r203:SI=r202:SI^r204:SI
      REG_DEAD: r204:SI
      REG_DEAD: r202:SI
      REG_EQUAL: r202:SI^0xffffffffffff8000
  262 r204:SI=0xffffffffffff8000
  260 r202:SI=zero_extend([r149:SI+0x2])
  260 r202:SI=zero_extend([r149:SI+0x2])
found mem(260) *(r[149]+2)


starting bb 37
  287 [r149:SI+0x2]=r146:SI#0
      REG_DEAD: r146:SI
  287 [r149:SI+0x2]=r146:SI#0
      REG_DEAD: r146:SI
found mem(287) *(r[149]+2)
  354 r146:SI={(cc:CC==0x0)?0x8000:0x0}
      REG_DEAD: cc:CC
  353 cc:CC=cmp(r206:SI,0x800000)
      REG_DEAD: r206:SI
  275 r206:SI=r152:SI&0xc00000
      REG_DEAD: r152:SI


starting bb 38
  293 {r144:DI=r134:DI+r215:DI;clobber cc:CC;}
      REG_DEAD: r215:DI
      REG_DEAD: r134:DI
      REG_UNUSED: cc:CC


starting bb 39
  297 r138:SI=0x0
  296 [r149:SI+0x8]=r144:DI
      REG_DEAD: r149:SI
      REG_DEAD: r144:DI
  296 [r149:SI+0x8]=r144:DI
      REG_DEAD: r149:SI
      REG_DEAD: r144:DI
found mem(296) *(r[149]+8)


starting bb 40
  310 use r0:SI
  304 r0:SI=r138:SI
      REG_DEAD: r138:SI


vfp_double_add

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={16d,15u} r1={15d,11u} r2={14d,8u} r3={12d,6u} r11={1d,40u} r12={7d} r13={1d,46u} r14={6d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={32d,23u} r25={1d,40u} r26={1d,39u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={1d,1u} r134={3d,5u} r137={1d,2u} r138={3d,1u} r139={2d,1u} r140={4d,2u} r141={1d,3u,1d} r142={1d,3u,1d} r143={1d,2u} r144={3d,5u} r146={1d,1u} r147={1d,4u} r149={1d,13u} r150={3d,18u} r151={2d,12u} r152={1d,2u} r153={1d,1u} r156={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={2d,2u} r168={1d,2u} r169={1d,1u} r170={2d,2u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={2d,2u} r176={1d,2u} r177={1d,1u} r178={2d,2u} r179={2d,2u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r190={1d,1u} r191={1d,1u} r193={1d,1u} r195={2d,2u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r202={1d,1u,1d} r203={1d,1u} r204={1d,1u} r205={2d,2u} r206={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={3d,3u} r214={3d,3u} r215={1d,2u} 
;;    total ref usage 1219{852d,364u,3e} in 157{151 regular + 6 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 149 150 151 152 153
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 149 150 151 152 153
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:727 (set (reg/v/f:SI 149 [ vdd ])
        (reg:SI 0 r0 [ vdd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vdd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:727 (set (reg/v/f:SI 150 [ vdn ])
        (reg:SI 1 r1 [ vdn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ vdn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:727 (set (reg/v/f:SI 151 [ vdm ])
        (reg:SI 2 r2 [ vdm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ vdm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:727 (set (reg/v:SI 152 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:731 (set (reg:SI 153 [ <variable>.significand+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:731 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153 [ <variable>.significand+4 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 153 [ <variable>.significand+4 ])
        (nil)))

(jump_insn 11 10 312 2 arch/arm/vfp/vfpdouble.c:731 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152


;; Succ edge  4 [21.0%] 
;; Succ edge  3 [79.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc] 156
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 24 [cc] 156
;; live  kill	

;; Pred edge  2 [79.0%]  (fallthru)
(note 312 11 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 22 312 23 3 arch/arm/vfp/vfpdouble.c:732 (set (reg:SI 156 [ <variable>.significand+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 3 arch/arm/vfp/vfpdouble.c:732 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156 [ <variable>.significand+4 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 156 [ <variable>.significand+4 ])
        (nil)))

(jump_insn 24 23 34 3 arch/arm/vfp/vfpdouble.c:732 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152


;; Succ edge  4 [21.0%] 
;; Succ edge  5 [79.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  3 [21.0%] 
;; Pred edge  2 [21.0%] 
(code_label 34 24 35 4 226 "" [2 uses])

(note 35 34 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 38 35 39 4 arch/arm/vfp/vfpdouble.c:733 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c13140>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c13140>)
        (nil)))

(insn 39 38 40 4 arch/arm/vfp/vfpdouble.c:733 (set (reg:SI 1 r1)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(call_insn 40 39 41 4 arch/arm/vfp/vfpdouble.c:733 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151
;; lr  def 	 24 [cc] 161 162
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 24 [cc] 161 162
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [79.0%]  (fallthru)
(code_label 41 40 42 5 228 "" [0 uses])

(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 5 arch/arm/vfp/vfpdouble.c:743 (set (reg:SI 161 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 44 43 45 5 arch/arm/vfp/vfpdouble.c:743 (set (reg:SI 162 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 45 44 46 5 arch/arm/vfp/vfpdouble.c:743 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ <variable>.exponent ])
            (reg:SI 162 [ <variable>.exponent ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 162 [ <variable>.exponent ])
        (expr_list:REG_DEAD (reg:SI 161 [ <variable>.exponent ])
            (nil))))

(jump_insn 46 45 47 5 arch/arm/vfp/vfpdouble.c:743 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151
;; lr  def 	 133 150 151
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 133 150 151
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 47 46 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 6 arch/arm/vfp/vfpdouble.c:743 (set (reg/v/f:SI 133 [ vdn.778 ])
        (reg/v/f:SI 150 [ vdn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vdn ])
        (nil)))

(insn 49 48 50 6 arch/arm/vfp/vfpdouble.c:745 (set (reg/v/f:SI 150 [ vdn ])
        (reg/v/f:SI 151 [ vdm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 151 [ vdm ])
        (nil)))

(insn 50 49 51 6 arch/arm/vfp/vfpdouble.c:746 (set (reg/v/f:SI 151 [ vdm ])
        (reg/v/f:SI 133 [ vdn.778 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ vdn.778 ])
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 24 [cc] 163 164 165 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 24 [cc] 163 164 165 166
;; live  kill	

;; Pred edge  5 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 51 50 52 7 230 "" [1 uses])

(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 7 arch/arm/vfp/vfpdouble.c:753 (set (reg:SI 164)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 7 arch/arm/vfp/vfpdouble.c:753 (set (reg:HI 163)
        (subreg:HI (reg:SI 164) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 55 54 56 7 arch/arm/vfp/vfpdouble.c:753 (set (reg:SI 165 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 56 55 57 7 arch/arm/vfp/vfpdouble.c:753 (set (reg:SI 166)
        (sign_extend:SI (reg:HI 163))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 163)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 57 56 58 7 arch/arm/vfp/vfpdouble.c:753 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165 [ <variable>.exponent ])
            (reg:SI 166))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 165 [ <variable>.exponent ])
            (nil))))

(jump_insn 58 57 59 7 arch/arm/vfp/vfpdouble.c:753 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 191)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 7 -> ( 8 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152


;; Succ edge  8 [28.0%]  (fallthru)
;; Succ edge  26 [72.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 24 [cc] 141 167
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 24 [cc] 141 167
;; live  kill	

;; Pred edge  7 [28.0%]  (fallthru)
(note 59 58 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 8 arch/arm/vfp/vfp.h:331 (set (reg:DI 141 [ D.5906 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 61 60 62 8 arch/arm/vfp/vfp.h:331 (set (reg:SI 167 [ D.5906 ])
        (subreg:SI (reg:DI 141 [ D.5906 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 8 arch/arm/vfp/vfp.h:331 (set (reg:SI 167 [ D.5906 ])
        (ior:SI (reg:SI 167 [ D.5906 ])
            (subreg:SI (reg:DI 141 [ D.5906 ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 63 62 64 8 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167 [ D.5906 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 167 [ D.5906 ])
        (nil)))

(jump_insn 64 63 65 8 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 149 150 151 152


;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 139
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 65 64 66 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 69 9 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 139 [ tn ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u65(11){ }u66(13){ }u67(25){ }u68(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 139 168 169 170
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 149 150 151 152
;; live  gen 	 24 [cc] 139 168 169 170
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 69 66 70 10 232 "" [1 uses])

(note 70 69 71 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 10 arch/arm/vfp/vfp.h:333 (set (reg:DI 169)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 72 71 73 10 arch/arm/vfp/vfp.h:333 (set (reg:DI 168)
        (and:DI (reg:DI 141 [ D.5906 ])
            (reg:DI 169))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 169)
        (expr_list:REG_DEAD (reg:DI 141 [ D.5906 ])
            (expr_list:REG_EQUAL (and:DI (reg:DI 141 [ D.5906 ])
                    (const_int 2305843009213693952 [0x2000000000000000]))
                (nil)))))

(insn 73 72 74 10 arch/arm/vfp/vfp.h:333 (set (reg:SI 170)
        (subreg:SI (reg:DI 168) 0)) 167 {*arm_movsi_insn} (nil))

(insn 74 73 347 10 arch/arm/vfp/vfp.h:333 (set (reg:SI 170)
        (ior:SI (reg:SI 170)
            (subreg:SI (reg:DI 168) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 168)
        (nil)))

(insn 347 74 348 10 arch/arm/vfp/vfp.h:336 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 170)
        (nil)))

(insn 348 347 84 10 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 139 [ tn ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u77(11){ }u78(13){ }u79(25){ }u80(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc] 143 171 172 173 174
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  gen 	 24 [cc] 143 171 172 173 174
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 84 348 85 11 233 "" [0 uses])

(note 85 84 86 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 11 arch/arm/vfp/vfp.h:330 (set (reg:SI 143 [ D.5902 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 87 86 88 11 arch/arm/vfp/vfp.h:330 (set (reg:SI 172)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 88 87 89 11 arch/arm/vfp/vfp.h:330 (set (reg:HI 171)
        (subreg:HI (reg:SI 172) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 89 88 90 11 arch/arm/vfp/vfp.h:330 (set (reg:SI 173 [ D.5902 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 143 [ D.5902 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 90 89 91 11 arch/arm/vfp/vfp.h:330 (set (reg:SI 174)
        (sign_extend:SI (reg:HI 171))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 171)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 91 90 92 11 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173 [ D.5902 ])
            (reg:SI 174))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_DEAD (reg:SI 173 [ D.5902 ])
            (nil))))

(jump_insn 92 91 93 11 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 11 -> ( 12 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 143 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 143 149 150 151 152


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  15 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u88(11){ }u89(13){ }u90(25){ }u91(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc] 142 175
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  gen 	 24 [cc] 142 175
;; live  kill	

;; Pred edge  11 [28.0%]  (fallthru)
(note 93 92 94 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 12 arch/arm/vfp/vfp.h:331 (set (reg:DI 142 [ D.5903 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 95 94 96 12 arch/arm/vfp/vfp.h:331 (set (reg:SI 175 [ D.5903 ])
        (subreg:SI (reg:DI 142 [ D.5903 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 12 arch/arm/vfp/vfp.h:331 (set (reg:SI 175 [ D.5903 ])
        (ior:SI (reg:SI 175 [ D.5903 ])
            (subreg:SI (reg:DI 142 [ D.5903 ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 97 96 98 12 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175 [ D.5903 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 175 [ D.5903 ])
        (nil)))

(jump_insn 98 97 99 12 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142 149 150 151 152


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  gen 	 140
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 99 98 100 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 103 13 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 140 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u102(11){ }u103(13){ }u104(25){ }u105(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 140 176 177 178
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142 149 150 151 152
;; live  gen 	 24 [cc] 140 176 177 178
;; live  kill	

;; Pred edge  12 [50.0%] 
(code_label 103 100 104 14 236 "" [1 uses])

(note 104 103 105 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 14 arch/arm/vfp/vfp.h:333 (set (reg:DI 177)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 106 105 107 14 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (and:DI (reg:DI 142 [ D.5903 ])
            (reg:DI 177))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 177)
        (expr_list:REG_DEAD (reg:DI 142 [ D.5903 ])
            (expr_list:REG_EQUAL (and:DI (reg:DI 142 [ D.5903 ])
                    (const_int 2305843009213693952 [0x2000000000000000]))
                (nil)))))

(insn 107 106 108 14 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (subreg:SI (reg:DI 176) 0)) 167 {*arm_movsi_insn} (nil))

(insn 108 107 349 14 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg:DI 176) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 176)
        (nil)))

(insn 349 108 350 14 arch/arm/vfp/vfp.h:336 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 178)
        (nil)))

(insn 350 349 120 14 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 140 [ tm ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 14 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u114(11){ }u115(13){ }u116(25){ }u117(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 143 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 143 149 150 151 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [72.0%] 
(code_label 120 350 121 15 235 "" [1 uses])

(note 121 120 122 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 15 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.5902 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 143 [ D.5902 ])
        (nil)))

(jump_insn 123 122 124 15 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 17 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152


;; Succ edge  17 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u120(11){ }u121(13){ }u122(25){ }u123(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  gen 	 140
;; live  kill	

;; Pred edge  15 [50.0%]  (fallthru)
(note 124 123 125 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 128 16 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 140 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u124(11){ }u125(13){ }u126(25){ }u127(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc] 140 179 180
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  gen 	 24 [cc] 140 179 180
;; live  kill	

;; Pred edge  15 [50.0%] 
(code_label 128 125 129 17 239 "" [1 uses])

(note 129 128 130 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 17 arch/arm/vfp/vfp.h:338 (set (reg:SI 179 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 17 arch/arm/vfp/vfp.h:338 (set (reg:SI 180 [ <variable>.significand+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 132 131 351 17 arch/arm/vfp/vfp.h:338 (set (reg:SI 179 [ <variable>.significand ])
        (ior:SI (reg:SI 179 [ <variable>.significand ])
            (reg:SI 180 [ <variable>.significand+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 180 [ <variable>.significand+4 ])
        (nil)))

(insn 351 132 352 17 arch/arm/vfp/vfp.h:341 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179 [ <variable>.significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 179 [ <variable>.significand ])
        (nil)))

(insn 352 351 142 17 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 140 [ tm ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 17 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 13 16 14 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u134(11){ }u135(13){ }u136(25){ }u137(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  def 	 24 [cc] 137 181
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152
;; live  gen 	 24 [cc] 137 181
;; live  kill	

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 142 352 143 18 237 "" [0 uses])

(note 143 142 144 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 18 arch/arm/vfp/vfpdouble.c:693 (set (reg:SI 137 [ D.5913 ])
        (and:SI (reg/v:SI 139 [ tn ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ tn ])
        (nil)))

(insn 145 144 146 18 arch/arm/vfp/vfpdouble.c:693 (set (reg:SI 181)
        (and:SI (reg/v:SI 140 [ tm ])
            (reg:SI 137 [ D.5913 ]))) 67 {*arm_andsi3_insn} (nil))

(insn 146 145 147 18 arch/arm/vfp/vfpdouble.c:693 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 181)
        (nil)))

(jump_insn 147 146 148 18 arch/arm/vfp/vfpdouble.c:693 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 140 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 140 149 150 151 152


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u143(11){ }u144(13){ }u145(25){ }u146(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151
;; lr  def 	 24 [cc] 182 183
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151
;; live  gen 	 24 [cc] 182 183
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 148 147 149 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 149 148 150 19 arch/arm/vfp/vfpdouble.c:697 (set (reg:SI 182 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vdn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 150 149 151 19 arch/arm/vfp/vfpdouble.c:697 (set (reg:SI 183 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vdm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg/v/f:SI 151 [ vdm ])
        (nil)))

(insn 151 150 152 19 arch/arm/vfp/vfpdouble.c:697 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182 [ <variable>.sign ])
            (reg:SI 183 [ <variable>.sign ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 183 [ <variable>.sign ])
        (expr_list:REG_DEAD (reg:SI 182 [ <variable>.sign ])
            (nil))))

(jump_insn 152 151 156 19 arch/arm/vfp/vfpdouble.c:697 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 173)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 19 -> ( 23 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150


;; Succ edge  23 [72.0%] 
;; Succ edge  24 [28.0%]  (fallthru)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u152(11){ }u153(13){ }u154(25){ }u155(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 140 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 140 149 150 151 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  18 [50.0%] 
(code_label 156 152 157 20 241 "" [1 uses])

(note 157 156 158 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 20 arch/arm/vfp/vfpdouble.c:709 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5913 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ D.5913 ])
        (nil)))

(jump_insn 159 158 160 20 arch/arm/vfp/vfpdouble.c:709 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 20 -> ( 21 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 149 150 151 152


;; Succ edge  21 [71.0%]  (fallthru)
;; Succ edge  22 [29.0%] 

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u158(11){ }u159(13){ }u160(25){ }u161(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 184
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 149 150 151 152
;; live  gen 	 24 [cc] 184
;; live  kill	

;; Pred edge  20 [71.0%]  (fallthru)
(note 160 159 161 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 21 arch/arm/vfp/vfpdouble.c:709 discrim 1 (set (reg:SI 184)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ tm ])
        (nil)))

(insn 162 161 163 21 arch/arm/vfp/vfpdouble.c:709 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 184)
        (nil)))

(jump_insn 163 162 164 21 arch/arm/vfp/vfpdouble.c:709 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 180)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 21 -> ( 24 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152


;; Succ edge  24 [50.0%] 
;; Succ edge  22 [50.0%]  (fallthru)

;; Start of basic block ( 20 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u165(11){ }u166(13){ }u167(25){ }u168(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  20 [29.0%] 
;; Pred edge  21 [50.0%]  (fallthru)
(code_label 164 163 165 22 244 "" [1 uses])

(note 165 164 166 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 22 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 0 r0)
        (reg/v/f:SI 149 [ vdd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 149 [ vdd ])
        (nil)))

(insn 167 166 168 22 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ vdn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vdn ])
        (nil)))

(insn 168 167 169 22 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 2 r2)
        (reg/v/f:SI 151 [ vdm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 151 [ vdm ])
        (nil)))

(insn 169 168 170 22 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 3 r3)
        (reg/v:SI 152 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ fpscr ])
        (nil)))

(call_insn/j 170 169 173 22 arch/arm/vfp/vfpdouble.c:718 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 22 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 19) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u178(11){ }u179(13){ }u180(25){ }u181(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 150
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149
;; live  gen 	 138 150
;; live  kill	

;; Pred edge  19 [72.0%] 
(code_label 173 170 174 23 242 "" [1 uses])

(note 174 173 175 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 175 174 176 23 arch/arm/vfp/vfpdouble.c:701 (set (reg/v:SI 138 [ exceptions ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 176 175 180 23 arch/arm/vfp/vfpdouble.c:702 (set (reg/v/f:SI 150 [ vdn ])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 149 150


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 21 19) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u182(11){ }u183(13){ }u184(25){ }u185(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; live  gen 	 138
;; live  kill	

;; Pred edge  21 [50.0%] 
;; Pred edge  19 [28.0%]  (fallthru)
(code_label 180 176 181 24 243 "" [1 uses])

(note 181 180 182 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 183 24 arch/arm/vfp/vfpdouble.c:687 (set (reg/v:SI 138 [ exceptions ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 149 150


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 24 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u186(11){ }u187(13){ }u188(25){ }u189(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 149 150
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 183 182 184 25 245 "" [0 uses])

(note 184 183 187 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 187 184 188 25 arch/arm/vfp/vfpdouble.c:720 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/v/f:SI 150 [ vdn ]) [0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                        (const_int 8 [0x8])) [0 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 188 {*ldmsi4} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vdn ])
        (nil)))

(insn 188 187 191 25 arch/arm/vfp/vfpdouble.c:720 (parallel [
            (set (mem/s:SI (reg/v/f:SI 149 [ vdd ]) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 149 [ vdd ])
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 149 [ vdd ])
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 149 [ vdd ])
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) 195 {*stmsi4} (expr_list:REG_DEAD (reg/v/f:SI 149 [ vdd ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_DEAD (reg:SI 0 r0)
                        (nil)))))))
;; End of basic block 25 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u202(11){ }u203(13){ }u204(25){ }u205(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 134 147 190 191
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 134 147 190 191
;; live  kill	

;; Pred edge  7 [72.0%] 
(code_label 191 188 192 26 231 "" [1 uses])

(note 192 191 195 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 195 192 196 26 arch/arm/vfp/vfpdouble.c:761 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/v/f:SI 150 [ vdn ]) [0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                        (const_int 8 [0x8])) [0 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 188 {*ldmsi4} (nil))

(insn 196 195 197 26 arch/arm/vfp/vfpdouble.c:761 (parallel [
            (set (mem/s:SI (reg/v/f:SI 149 [ vdd ]) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 149 [ vdd ])
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 149 [ vdd ])
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 149 [ vdd ])
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) 195 {*stmsi4} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 197 196 198 26 arch/arm/vfp/vfpdouble.c:766 (set (reg:SI 190 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 198 197 199 26 arch/arm/vfp/vfpdouble.c:766 (set (reg:SI 191 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 199 198 201 26 arch/arm/vfp/vfpdouble.c:766 (set (reg:SI 147 [ D.4751 ])
        (minus:SI (reg:SI 190 [ <variable>.exponent ])
            (reg:SI 191 [ <variable>.exponent ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 191 [ <variable>.exponent ])
        (expr_list:REG_DEAD (reg:SI 190 [ <variable>.exponent ])
            (nil))))

(insn 201 199 202 26 arch/arm/vfp/vfpdouble.c:767 (set (reg/v:DI 134 [ m_sig.774 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 202 201 203 26 arch/arm/vfp/vfp.h:25 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ D.4751 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 203 202 204 26 arch/arm/vfp/vfp.h:25 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 241)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 27 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 149 150 151 152


;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u225(11){ }u226(13){ }u227(25){ }u228(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147 149 150 151 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 204 203 205 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 205 204 206 27 arch/arm/vfp/vfp.h:26 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ D.4751 ])
            (const_int 63 [0x3f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 206 205 207 27 arch/arm/vfp/vfp.h:26 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 231)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 27 -> ( 28 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147 149 150 151 152


;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  31 [50.0%] 

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u231(11){ }u232(13){ }u233(25){ }u234(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 193 195 196 209 210 211 212 213 214
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147 149 150 151 152
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 193 195 196 209 210 211 212 213 214
;; live  kill	 14 [lr] 213 214

;; Pred edge  27 [50.0%]  (fallthru)
(note 207 206 208 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 28 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 134 [ m_sig.774 ])) 163 {*arm_movdi} (nil))

(insn 209 208 210 28 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 147 [ D.4751 ])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 210 209 332 28 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 332 210 333 28 arch/arm/vfp/vfp.h:27 (set (reg:SI 209)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 333 332 334 28 arch/arm/vfp/vfp.h:27 (set (reg:SI 210 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 334 333 335 28 arch/arm/vfp/vfp.h:27 (clobber (reg:DI 213 [ D.5921 ])) -1 (nil))

(insn 335 334 336 28 arch/arm/vfp/vfp.h:27 (set (subreg:SI (reg:DI 213 [ D.5921 ]) 0)
        (reg:SI 209)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 209)
        (nil)))

(insn 336 335 213 28 arch/arm/vfp/vfp.h:27 (set (subreg:SI (reg:DI 213 [ D.5921 ]) 4)
        (reg:SI 210 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 210 [+4 ])
        (nil)))

(insn 213 336 214 28 arch/arm/vfp/vfp.h:27 (set (reg:SI 193)
        (minus:SI (const_int 64 [0x40])
            (reg:SI 147 [ D.4751 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 147 [ D.4751 ])
        (nil)))

(insn 214 213 215 28 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 134 [ m_sig.774 ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg/v:DI 134 [ m_sig.774 ])
        (nil)))

(insn 215 214 216 28 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 193)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 193)
        (nil)))

(call_insn/u 216 215 338 28 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 338 216 339 28 arch/arm/vfp/vfp.h:27 (set (reg:SI 211)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 339 338 340 28 arch/arm/vfp/vfp.h:27 (set (reg:SI 212 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 340 339 341 28 arch/arm/vfp/vfp.h:27 (clobber (reg:DI 214 [+4 ])) -1 (nil))

(insn 341 340 342 28 arch/arm/vfp/vfp.h:27 (set (subreg:SI (reg:DI 214 [+4 ]) 0)
        (reg:SI 211)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (nil)))

(insn 342 341 343 28 arch/arm/vfp/vfp.h:27 (set (subreg:SI (reg:DI 214 [+4 ]) 4)
        (reg:SI 212 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 212 [+4 ])
        (nil)))

(insn 343 342 219 28 arch/arm/vfp/vfp.h:27 (set (reg:DI 195 [+4 ])
        (reg:DI 214 [+4 ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 214 [+4 ])
        (nil)))

(insn 219 343 220 28 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg:DI 195 [+4 ])) 163 {*arm_movdi} (nil))

(insn 220 219 221 28 arch/arm/vfp/vfp.h:27 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(call_insn/u 221 220 222 28 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 222 221 223 28 arch/arm/vfp/vfp.h:27 (set (reg:SI 196)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 223 222 224 28 arch/arm/vfp/vfp.h:27 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(jump_insn 224 223 320 28 arch/arm/vfp/vfp.h:27 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 28 -> ( 30 29)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152 195 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152 195 213


;; Succ edge  30 [29.0%] 
;; Succ edge  29 [71.0%]  (fallthru)

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u270(11){ }u271(13){ }u272(25){ }u273(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 195
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152 213
;; live  gen 	 195
;; live  kill	

;; Pred edge  28 [71.0%]  (fallthru)
(note 320 224 225 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 225 320 226 29 arch/arm/vfp/vfp.h:27 (set (reg:DI 195 [+4 ])
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152 195 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152 195 213


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 28 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u274(11){ }u275(13){ }u276(25){ }u277(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152 195 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 195 213
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152 195 213
;; live  gen 	 134
;; live  kill	

;; Pred edge  28 [29.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 226 225 321 30 249 "" [1 uses])

(note 321 226 228 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 228 321 231 30 arch/arm/vfp/vfp.h:27 (set (reg/v:DI 134 [ m_sig.774 ])
        (ior:DI (reg:DI 195 [+4 ])
            (reg:DI 213 [ D.5921 ]))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 213 [ D.5921 ])
        (expr_list:REG_DEAD (reg:DI 195 [+4 ])
            (nil))))
;; End of basic block 30 -> ( 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 149 150 151 152


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 27) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u280(11){ }u281(13){ }u282(25){ }u283(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 149 150 151 152
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 197
;; live  kill	 14 [lr]

;; Pred edge  27 [50.0%] 
(code_label 231 228 232 31 248 "" [1 uses])

(note 232 231 233 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 233 232 234 31 arch/arm/vfp/vfp.h:29 (set (reg:DI 0 r0)
        (reg/v:DI 134 [ m_sig.774 ])) 163 {*arm_movdi} (nil))

(insn 234 233 235 31 arch/arm/vfp/vfp.h:29 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(call_insn/u 235 234 236 31 arch/arm/vfp/vfp.h:29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 236 235 237 31 arch/arm/vfp/vfp.h:29 (set (reg:SI 197)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 237 236 238 31 arch/arm/vfp/vfp.h:29 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 197)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(jump_insn 238 237 322 31 arch/arm/vfp/vfp.h:29 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 241)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 31 -> ( 33 32)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 149 150 151 152


;; Succ edge  33 [29.0%] 
;; Succ edge  32 [71.0%]  (fallthru)

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u293(11){ }u294(13){ }u295(25){ }u296(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 134
;; live  kill	

;; Pred edge  31 [71.0%]  (fallthru)
(note 322 238 239 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 239 322 241 32 arch/arm/vfp/vfp.h:29 (set (reg/v:DI 134 [ m_sig.774 ])
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 32 -> ( 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 149 150 151 152


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 26 30 32 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u297(11){ }u298(13){ }u299(25){ }u300(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151
;; lr  def 	 24 [cc] 198 199 215
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 150 151 152
;; live  gen 	 24 [cc] 198 199 215
;; live  kill	

;; Pred edge  26 [50.0%] 
;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  31 [29.0%] 
(code_label 241 239 242 33 247 "" [2 uses])

(note 242 241 243 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 243 242 244 33 arch/arm/vfp/vfpdouble.c:772 (set (reg:SI 198 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vdn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 244 243 245 33 arch/arm/vfp/vfpdouble.c:772 (set (reg:SI 199 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vdm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg/v/f:SI 151 [ vdm ])
        (nil)))

(insn 245 244 345 33 arch/arm/vfp/vfpdouble.c:772 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198 [ <variable>.sign ])
            (reg:SI 199 [ <variable>.sign ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 199 [ <variable>.sign ])
        (expr_list:REG_DEAD (reg:SI 198 [ <variable>.sign ])
            (nil))))

(insn 345 245 246 33 (set (reg:DI 215 [ <variable>.significand ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (expr_list:REG_DEAD (reg/v/f:SI 150 [ vdn ])
        (nil)))

(jump_insn 246 345 247 33 arch/arm/vfp/vfpdouble.c:772 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 290)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 33 -> ( 34 38)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 152 215
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 152 215


;; Succ edge  34 [72.0%]  (fallthru)
;; Succ edge  38 [28.0%] 

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u307(11){ }u308(13){ }u309(25){ }u310(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 152 215
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 215
;; lr  def 	 24 [cc] 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 152 215
;; live  gen 	 24 [cc] 144
;; live  kill	 24 [cc]

;; Pred edge  33 [72.0%]  (fallthru)
(note 247 246 249 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 249 247 250 34 arch/arm/vfp/vfpdouble.c:773 (parallel [
            (set (reg/v:DI 144 [ m_sig ])
                (minus:DI (reg:DI 215 [ <variable>.significand ])
                    (reg/v:DI 134 [ m_sig.774 ])))
            (clobber (reg:CC 24 cc))
        ]) 20 {*arm_subdi3} (expr_list:REG_DEAD (reg:DI 215 [ <variable>.significand ])
        (expr_list:REG_DEAD (reg/v:DI 134 [ m_sig.774 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 250 249 251 34 arch/arm/vfp/vfpdouble.c:774 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ m_sig ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 251 250 324 34 arch/arm/vfp/vfpdouble.c:774 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 331)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 34 -> ( 36 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149 152


;; Succ edge  36 [21.0%] 
;; Succ edge  35 [79.0%]  (fallthru)

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u315(11){ }u316(13){ }u317(25){ }u318(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 205
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149 152
;; live  gen 	 24 [cc] 205
;; live  kill	

;; Pred edge  34 [79.0%]  (fallthru)
(note 324 251 270 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 270 324 271 35 arch/arm/vfp/vfpdouble.c:777 (set (reg:SI 205 [ m_sig ])
        (subreg:SI (reg/v:DI 144 [ m_sig ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 271 270 272 35 arch/arm/vfp/vfpdouble.c:777 (set (reg:SI 205 [ m_sig ])
        (ior:SI (reg:SI 205 [ m_sig ])
            (subreg:SI (reg/v:DI 144 [ m_sig ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 272 271 273 35 arch/arm/vfp/vfpdouble.c:777 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 205 [ m_sig ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 205 [ m_sig ])
        (nil)))

(jump_insn 273 272 331 35 arch/arm/vfp/vfpdouble.c:777 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 294)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 35 -> ( 37 39)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149 152


;; Succ edge  37 [50.0%]  (fallthru)
;; Succ edge  39 [50.0%] 

;; Start of basic block ( 34) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u324(11){ }u325(13){ }u326(25){ }u327(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 149
;; lr  def 	 24 [cc] 144 202 203 204
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149
;; live  gen 	 144 202 203 204
;; live  kill	 24 [cc]

;; Pred edge  34 [21.0%] 
(code_label 331 273 259 36 259 "" [1 uses])

(note 259 331 260 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 262 36 arch/arm/vfp/vfpdouble.c:775 (set (reg:SI 202 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vdd ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 262 260 263 36 arch/arm/vfp/vfpdouble.c:775 (set (reg:SI 204)
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))

(insn 263 262 264 36 arch/arm/vfp/vfpdouble.c:775 (set (reg:SI 203)
        (xor:SI (reg:SI 202 [ <variable>.sign ])
            (reg:SI 204))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_DEAD (reg:SI 202 [ <variable>.sign ])
            (expr_list:REG_EQUAL (xor:SI (reg:SI 202 [ <variable>.sign ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))

(insn 264 263 265 36 arch/arm/vfp/vfpdouble.c:775 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vdd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg:HI (reg:SI 203) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 203)
        (nil)))

(insn 265 264 274 36 arch/arm/vfp/vfpdouble.c:776 (parallel [
            (set (reg/v:DI 144 [ m_sig ])
                (neg:DI (reg/v:DI 144 [ m_sig ])))
            (clobber (reg:CC 24 cc))
        ]) 125 {*arm_negdi2} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))
;; End of basic block 36 -> ( 39)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149


;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 35) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u335(11){ }u336(13){ }u337(25){ }u338(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 152
;; lr  def 	 24 [cc] 146 206
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149 152
;; live  gen 	 24 [cc] 146 206
;; live  kill	

;; Pred edge  35 [50.0%]  (fallthru)
(note 274 265 275 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 275 274 353 37 arch/arm/vfp/vfpdouble.c:778 (set (reg:SI 206)
        (and:SI (reg/v:SI 152 [ fpscr ])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ fpscr ])
        (nil)))

(insn 353 275 354 37 arch/arm/vfp/vfpdouble.c:778 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 206)
            (const_int 8388608 [0x800000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(insn 354 353 287 37 arch/arm/vfp/vfpdouble.c:778 discrim 2 (set (reg:SI 146 [ iftmp.149 ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 32768 [0x8000])
            (const_int 0 [0x0]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 287 354 290 37 arch/arm/vfp/vfpdouble.c:778 discrim 3 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vdd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 146 [ iftmp.149 ]) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 146 [ iftmp.149 ])
        (nil)))
;; End of basic block 37 -> ( 39)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149


;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 33) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u344(11){ }u345(13){ }u346(25){ }u347(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 215
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 215
;; lr  def 	 24 [cc] 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 215
;; live  gen 	 144
;; live  kill	 24 [cc]

;; Pred edge  33 [28.0%] 
(code_label 290 287 291 38 251 "" [1 uses])

(note 291 290 293 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 293 291 294 38 arch/arm/vfp/vfpdouble.c:782 (parallel [
            (set (reg/v:DI 144 [ m_sig ])
                (plus:DI (reg/v:DI 134 [ m_sig.774 ])
                    (reg:DI 215 [ <variable>.significand ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 215 [ <variable>.significand ])
        (expr_list:REG_DEAD (reg/v:DI 134 [ m_sig.774 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))
;; End of basic block 38 -> ( 39)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149


;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 35 38 36 37) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u350(11){ }u351(13){ }u352(25){ }u353(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 149
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149
;; live  gen 	 138
;; live  kill	

;; Pred edge  35 [50.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 294 293 295 39 254 "" [1 uses])

(note 295 294 296 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 296 295 297 39 arch/arm/vfp/vfpdouble.c:784 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 149 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg/v:DI 144 [ m_sig ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg/v/f:SI 149 [ vdd ])
        (expr_list:REG_DEAD (reg/v:DI 144 [ m_sig ])
            (nil))))

(insn 297 296 298 39 arch/arm/vfp/vfpdouble.c:786 (set (reg/v:SI 138 [ exceptions ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 39 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 25 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u356(11){ }u357(13){ }u358(25){ }u359(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  39 [100.0%]  (fallthru)
(code_label 298 297 299 40 246 "" [0 uses])

(note 299 298 304 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 304 299 310 40 arch/arm/vfp/vfpdouble.c:787 (set (reg/i:SI 0 r0)
        (reg/v:SI 138 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ exceptions ])
        (nil)))

(insn 310 304 0 40 arch/arm/vfp/vfpdouble.c:787 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 40 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fsub (vfp_double_fsub)[0:182]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   45 cc:CC=cmp(r169:SI,0x0)
      REG_DEAD: r169:SI
   44 r169:SI=zero_extend(r168:QI)
      REG_DEAD: r168:QI
   43 r168:QI=r167:SI#0
      REG_DEAD: r167:SI
   42 r167:SI=r163:SI&r166:SI
      REG_DEAD: r166:SI
      REG_DEAD: r163:SI
   40 r166:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   39 cc:CC=cmp(r161:SI,0x0)
      REG_DEAD: r161:SI
   36 r163:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   35 cc:CC=cmp(r161:SI,r162:SI)
      REG_DEAD: r162:SI
   34 r162:SI=sign_extend(r159:HI)
      REG_DEAD: r159:HI
      REG_EQUAL: 0x7ff
   33 r161:SI=sign_extend(r135:SI#0)
   32 r159:HI=r160:SI#0
      REG_DEAD: r160:SI
      REG_EQUAL: 0x7ff
   31 r160:SI=0xffffffffffff07ff
   30 r136:DI#4=r215:SI 0>>0x2
      REG_DEAD: r215:SI
   29 r136:DI#0=r157:SI|r136:DI#0
      REG_DEAD: r157:SI
   28 r136:DI#0=r214:SI 0>>0x2
      REG_DEAD: r214:SI
   27 r157:SI=r215:SI<<0x1e
   26 r214:SI=r140:DI#0<<0xc
      REG_DEAD: r140:DI
   25 r215:SI=r156:SI|r215:SI
      REG_DEAD: r156:SI
   24 r215:SI=r140:DI#4<<0xc
   23 r156:SI=r140:DI#0 0>>0x14
   22 [sfp:SI-0x20]=r135:SI#0
   22 [sfp:SI-0x20]=r135:SI#0
found mem(22) *(r[25]+-32)
   21 r135:SI=r153:SI 0>>0x15
      REG_DEAD: r153:SI
      REG_EQUAL: r152:SI&0x7ff
   20 r153:SI=r152:SI<<0x15
      REG_DEAD: r152:SI
   19 r152:SI=zero_extend(r212:SI#0)
      REG_DEAD: r212:SI
   17 r212:SI=r140:DI#4>>0x14
   16 [sfp:SI-0x1e]=r210:SI#0
      REG_DEAD: r210:SI
   16 [sfp:SI-0x1e]=r210:SI#0
      REG_DEAD: r210:SI
found mem(16) *(r[25]+-30)
   14 r210:SI=r146:DI#4 0>>0x10
      REG_DEAD: r146:DI
   13 r146:DI=r140:DI&r147:DI
      REG_DEAD: r147:DI
      REG_EQUAL: r140:DI&0x8000000000000000
   12 r147:DI=0x8000000000000000
   11 r140:DI=r0:DI
   10 r0:DI=call [`vfp_get_double'] argc:0x0
    9 r0:SI=r143:SI
      REG_DEAD: r143:SI
    5 r145:SI=r3:SI
      REG_DEAD: r3:SI
    4 r144:SI=r2:SI
      REG_DEAD: r2:SI
    3 r143:SI=r1:SI
      REG_DEAD: r1:SI
    2 r142:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   49 r136:DI=r136:DI|r170:DI
      REG_DEAD: r170:DI
      REG_EQUAL: r136:DI|0x4000000000000000
   48 r170:DI=0x4000000000000000


starting bb 4
   53 cc:CC=cmp(r135:SI,0x0)
      REG_DEAD: r135:SI
   52 [sfp:SI-0x18]=r136:DI
   52 [sfp:SI-0x18]=r136:DI
found mem(52) *(r[25]+-24)


starting bb 5
   58 cc:CC=cmp(r171:SI,0x0)
      REG_DEAD: r171:SI
   57 r171:SI=r171:SI|r136:DI#4
      REG_DEAD: r136:DI
   56 r171:SI=r136:DI#0


starting bb 6
   63 call [`vfp_double_normalise_denormal'] argc:0x0
      REG_DEAD: r0:SI
      REG_EH_REGION: 0x0
   62 r0:SI=r172:SI
      REG_DEAD: r172:SI
      REG_EQUAL: sfp:SI-0x20
   61 r172:SI=sfp:SI-0x20
   61 r172:SI=sfp:SI-0x20
found pre add(61) r[172]=r[25]+-32


starting bb 7
  102 cc:CC=cmp(r196:SI,0x0)
      REG_DEAD: r196:SI
  101 r196:SI=zero_extend(r195:QI)
      REG_DEAD: r195:QI
  100 r195:QI=r194:SI#0
      REG_DEAD: r194:SI
   99 r194:SI=r190:SI&r193:SI
      REG_DEAD: r193:SI
      REG_DEAD: r190:SI
   97 r193:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   96 cc:CC=cmp(r188:SI,0x0)
      REG_DEAD: r188:SI
   93 r190:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   92 cc:CC=cmp(r188:SI,r189:SI)
      REG_DEAD: r189:SI
   91 r189:SI=sign_extend(r186:HI)
      REG_DEAD: r186:HI
      REG_EQUAL: 0x7ff
   90 r188:SI=sign_extend(r133:SI#0)
   89 r186:HI=r187:SI#0
      REG_DEAD: r187:SI
      REG_EQUAL: 0x7ff
   88 r187:SI=0xffffffffffff07ff
   87 r134:DI#4=r221:SI 0>>0x2
      REG_DEAD: r221:SI
   86 r134:DI#0=r184:SI|r134:DI#0
      REG_DEAD: r184:SI
   85 r134:DI#0=r220:SI 0>>0x2
      REG_DEAD: r220:SI
   84 r184:SI=r221:SI<<0x1e
   83 r220:SI=r139:DI#0<<0xc
      REG_DEAD: r139:DI
   82 r221:SI=r183:SI|r221:SI
      REG_DEAD: r183:SI
   81 r221:SI=r139:DI#4<<0xc
   80 r183:SI=r139:DI#0 0>>0x14
   79 [sfp:SI-0x30]=r133:SI#0
   79 [sfp:SI-0x30]=r133:SI#0
found mem(79) *(r[25]+-48)
   78 r133:SI=r180:SI 0>>0x15
      REG_DEAD: r180:SI
      REG_EQUAL: r179:SI&0x7ff
   77 r180:SI=r179:SI<<0x15
      REG_DEAD: r179:SI
   76 r179:SI=zero_extend(r218:SI#0)
      REG_DEAD: r218:SI
   74 r218:SI=r139:DI#4>>0x14
   73 [sfp:SI-0x2e]=r216:SI#0
      REG_DEAD: r216:SI
   73 [sfp:SI-0x2e]=r216:SI#0
      REG_DEAD: r216:SI
found mem(73) *(r[25]+-46)
   71 r216:SI=r173:DI#4 0>>0x10
      REG_DEAD: r173:DI
   70 r173:DI=r139:DI&r174:DI
      REG_DEAD: r174:DI
      REG_EQUAL: r139:DI&0x8000000000000000
   69 r174:DI=0x8000000000000000
   68 r139:DI=r0:DI
   67 r0:DI=call [`vfp_get_double'] argc:0x0
   66 r0:SI=r144:SI
      REG_DEAD: r144:SI


starting bb 8
  106 r134:DI=r134:DI|r197:DI
      REG_DEAD: r197:DI
      REG_EQUAL: r134:DI|0x4000000000000000
  105 r197:DI=0x4000000000000000


starting bb 9
  110 cc:CC=cmp(r133:SI,0x0)
      REG_DEAD: r133:SI
  109 [sfp:SI-0x28]=r134:DI
  109 [sfp:SI-0x28]=r134:DI
found mem(109) *(r[25]+-40)


starting bb 10
  115 cc:CC=cmp(r198:SI,0x0)
      REG_DEAD: r198:SI
  114 r198:SI=r198:SI|r134:DI#4
      REG_DEAD: r134:DI
  113 r198:SI=r134:DI#0


starting bb 11
  120 call [`vfp_double_normalise_denormal'] argc:0x0
      REG_DEAD: r0:SI
      REG_EH_REGION: 0x0
  119 r0:SI=r199:SI
      REG_DEAD: r199:SI
      REG_EQUAL: sfp:SI-0x30
  118 r199:SI=sfp:SI-0x30
  118 r199:SI=sfp:SI-0x30
found pre add(118) r[199]=r[25]+-48


starting bb 12
  156 use r0:SI
  144 r0:SI=call [`vfp_double_normaliseround'] argc:0x8
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  143 r3:SI=r137:SI
      REG_DEAD: r137:SI
  142 r2:SI=r145:SI
      REG_DEAD: r145:SI
  141 r1:SI=r204:SI
      REG_DEAD: r204:SI
      REG_EQUAL: sfp:SI-0x10
  140 r0:SI=r142:SI
      REG_DEAD: r142:SI
  139 [sp:SI]=r208:SI
      REG_DEAD: r208:SI
      REG_EQUAL: `*.LC4'
  139 [sp:SI]=r208:SI
      REG_DEAD: r208:SI
      REG_EQUAL: `*.LC4'
found mem(139) *(r[13]+0)
  138 r208:SI=`*.LC4'
  136 r137:SI=r0:SI
      REG_DEAD: r0:SI
  135 r0:SI=call [`vfp_double_add'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  134 r3:SI=r145:SI
  133 r2:SI=r206:SI
      REG_DEAD: r206:SI
      REG_EQUAL: sfp:SI-0x30
  132 r1:SI=r205:SI
      REG_DEAD: r205:SI
      REG_EQUAL: sfp:SI-0x20
  131 r0:SI=r204:SI
      REG_EQUAL: sfp:SI-0x10
  130 r206:SI=sfp:SI-0x30
  130 r206:SI=sfp:SI-0x30
found pre add(130) r[206]=r[25]+-48
  129 r205:SI=sfp:SI-0x20
  129 r205:SI=sfp:SI-0x20
found pre add(129) r[205]=r[25]+-32
  128 r204:SI=sfp:SI-0x10
  128 r204:SI=sfp:SI-0x10
found pre add(128) r[204]=r[25]+-16
  127 [sfp:SI-0x2e]=r202:SI#0
      REG_DEAD: r202:SI
  127 [sfp:SI-0x2e]=r202:SI#0
      REG_DEAD: r202:SI
found mem(127) *(r[25]+-46)
  128 r204:SI=sfp:SI-0x10
found post add(128) r[204]=r[25]+-16
  126 r202:SI=r201:SI^r203:SI
      REG_DEAD: r203:SI
      REG_DEAD: r201:SI
      REG_EQUAL: r201:SI^0xffffffffffff8000
  125 r203:SI=0xffffffffffff8000
  123 r201:SI=zero_extend([sfp:SI-0x2e])
  123 r201:SI=zero_extend([sfp:SI-0x2e])
found mem(123) *(r[25]+-46)


vfp_double_fsub

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={13d,12u} r1={9d,5u} r2={9d,3u} r3={9d,3u} r11={1d,12u} r12={7d} r13={1d,19u} r14={7d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={16d,10u} r25={1d,25u,6d} r26={1d,11u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={1d,3u} r134={4d,8u,1d} r135={1d,3u} r136={4d,8u,1d} r137={1d,1u} r139={1d,5u,1d} r140={1d,5u,1d} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,2u} r146={1d,1u} r147={1d,1u} r152={1d,1u,1d} r153={1d,1u} r156={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,2u} r162={1d,1u} r163={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={2d,2u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r179={1d,1u,1d} r180={1d,1u} r183={1d,1u} r184={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,2u} r189={1d,1u} r190={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={2d,2u} r199={1d,1u} r201={1d,1u,1d} r202={1d,1u} r203={1d,1u} r204={1d,2u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r210={1d,1u} r212={1d,1u} r214={1d,1u} r215={2d,3u} r216={1d,1u} r218={1d,1u} r220={1d,1u} r221={2d,3u} 
;;    total ref usage 1018{806d,199u,13e} in 115{109 regular + 6 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 140 142 143 144 145 146 147 152 153 156 157 159 160 161 162 163 166 167 168 169 210 212 214 215
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 135 136 140 142 143 144 145 146 147 152 153 156 157 159 160 161 162 163 166 167 168 169 210 212 214 215
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:980 (set (reg/v:SI 142 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:980 (set (reg/v:SI 143 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ dn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:980 (set (reg/v:SI 144 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:980 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:984 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ dn ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:984 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:984 (set (reg:DI 140 [ D.4995 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4995 ])
            (reg:DI 147))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 147)
        (expr_list:REG_EQUAL (and:DI (reg:DI 140 [ D.4995 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 14 13 16 2 arch/arm/vfp/vfp.h:304 (set (reg:SI 210)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 146)
        (nil)))

(insn 16 14 17 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:SI 210) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 17 16 19 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 212)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 19 17 20 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:SI 212) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.5931 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (and:SI (reg:SI 152)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.5931 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 215 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 215 [+4 ])
        (ior:SI (reg:SI 156)
            (reg:SI 215 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 214)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 140 [ D.4995 ])
        (nil)))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (reg:SI 215 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 214)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 214)
        (nil)))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 215 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 215 [+4 ])
        (nil)))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 161 [ D.5931 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5931 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 159)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.5931 ])
            (reg:SI 162))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(insn 36 35 39 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 39 36 40 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.5931 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 161 [ D.5931 ])
        (nil)))

(insn 40 39 42 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 42 40 43 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (reg:SI 163)
            (reg:SI 166))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 163)
            (nil))))

(insn 43 42 44 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 167)
        (nil)))

(insn 44 43 45 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 168)
        (nil)))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(jump_insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145
;; live  gen 	 136 170
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 47 46 48 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 3 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 49 48 50 3 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 170)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 136 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u60(11){ }u61(13){ }u62(25){ }u63(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 50 49 51 4 266 "" [1 uses])

(note 51 50 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 4 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) 163 {*arm_movdi} (nil))

(insn 53 52 54 4 arch/arm/vfp/vfpdouble.c:985 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5931 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.5931 ])
        (nil)))

(jump_insn 54 53 55 4 arch/arm/vfp/vfpdouble.c:985 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 142 144 145


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 142 144 145
;; live  gen 	 24 [cc] 171
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 55 54 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 5 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (reg:SI 171 [ significand ])
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 5 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (reg:SI 171 [ significand ])
        (ior:SI (reg:SI 171 [ significand ])
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 136 [ significand ])
        (nil)))

(insn 58 57 59 5 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 171 [ significand ])
        (nil)))

(jump_insn 59 58 60 5 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145


;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  7 [71.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u77(11){ }u78(13){ }u79(25){ }u80(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 172
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145
;; live  gen 	 0 [r0] 172
;; live  kill	 14 [lr]

;; Pred edge  5 [29.0%]  (fallthru)
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 6 arch/arm/vfp/vfpdouble.c:986 (set (reg/f:SI 172)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 62 61 63 6 arch/arm/vfp/vfpdouble.c:986 (set (reg:SI 0 r0)
        (reg/f:SI 172)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 172)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(call_insn 63 62 64 6 arch/arm/vfp/vfpdouble.c:986 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 139 173 174 179 180 183 184 186 187 188 189 190 193 194 195 196 216 218 220 221
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 134 139 173 174 179 180 183 184 186 187 188 189 190 193 194 195 196 216 218 220 221
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%] 
;; Pred edge  5 [71.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 64 63 65 7 267 "" [2 uses])

(note 65 64 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 7 arch/arm/vfp/vfpdouble.c:988 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ dm ])
        (nil)))

(call_insn 67 66 68 7 arch/arm/vfp/vfpdouble.c:988 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 69 7 arch/arm/vfp/vfpdouble.c:988 (set (reg:DI 139 [ D.5004 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 69 68 70 7 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 70 69 71 7 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.5004 ])
            (reg:DI 174))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 174)
        (expr_list:REG_EQUAL (and:DI (reg:DI 139 [ D.5004 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 71 70 73 7 arch/arm/vfp/vfp.h:304 (set (reg:SI 216)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 173)
        (nil)))

(insn 73 71 74 7 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:SI 216) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 74 73 76 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 218)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 76 74 77 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:SI 218) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 218)
        (nil)))

(insn 77 76 78 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 179)
        (nil)))

(insn 78 77 79 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.5946 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_EQUAL (and:SI (reg:SI 179)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 79 78 80 7 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.5946 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 80 79 81 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 81 80 82 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 221 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 82 81 83 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 221 [+4 ])
        (ior:SI (reg:SI 183)
            (reg:SI 221 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(insn 83 82 84 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 220)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 139 [ D.5004 ])
        (nil)))

(insn 84 83 85 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (reg:SI 221 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 85 84 86 7 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 220)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 220)
        (nil)))

(insn 86 85 87 7 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 184)
        (nil)))

(insn 87 86 88 7 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 221 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 221 [+4 ])
        (nil)))

(insn 88 87 89 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 89 88 90 7 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 90 89 91 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 188 [ D.5946 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5946 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 91 90 92 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 186)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 92 91 93 7 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188 [ D.5946 ])
            (reg:SI 189))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 189)
        (nil)))

(insn 93 92 96 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 96 93 97 7 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188 [ D.5946 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 188 [ D.5946 ])
        (nil)))

(insn 97 96 99 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 99 97 100 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (reg:SI 190)
            (reg:SI 193))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_DEAD (reg:SI 190)
            (nil))))

(insn 100 99 101 7 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 194)
        (nil)))

(insn 101 100 102 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 195)
        (nil)))

(insn 102 101 103 7 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(jump_insn 103 102 104 7 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u135(11){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 134 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  gen 	 134 197
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 104 103 105 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 8 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 106 105 107 8 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 197)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 134 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 107 106 108 9 268 "" [1 uses])

(note 108 107 109 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 9 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) 163 {*arm_movdi} (nil))

(insn 110 109 111 9 arch/arm/vfp/vfpdouble.c:989 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5946 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.5946 ])
        (nil)))

(jump_insn 111 110 112 9 arch/arm/vfp/vfpdouble.c:989 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145


;; Succ edge  10 [61.0%]  (fallthru)
;; Succ edge  12 [39.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u150(11){ }u151(13){ }u152(25){ }u153(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 198
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145
;; live  gen 	 24 [cc] 198
;; live  kill	

;; Pred edge  9 [61.0%]  (fallthru)
(note 112 111 113 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 10 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (reg:SI 198 [ significand ])
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 10 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (reg:SI 198 [ significand ])
        (ior:SI (reg:SI 198 [ significand ])
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 134 [ significand ])
        (nil)))

(insn 115 114 116 10 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 198 [ significand ])
        (nil)))

(jump_insn 116 115 117 10 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145


;; Succ edge  11 [39.0%]  (fallthru)
;; Succ edge  12 [61.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u159(11){ }u160(13){ }u161(25){ }u162(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 199
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  gen 	 0 [r0] 199
;; live  kill	 14 [lr]

;; Pred edge  10 [39.0%]  (fallthru)
(note 117 116 118 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 11 arch/arm/vfp/vfpdouble.c:990 (set (reg/f:SI 199)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 119 118 120 11 arch/arm/vfp/vfpdouble.c:990 (set (reg:SI 0 r0)
        (reg/f:SI 199)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))

(call_insn 120 119 121 11 arch/arm/vfp/vfpdouble.c:990 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u168(11){ }u169(13){ }u170(25){ }u171(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 201 202 203 204 205 206 208
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 137 201 202 203 204 205 206 208
;; live  kill	 14 [lr]

;; Pred edge  9 [39.0%] 
;; Pred edge  10 [61.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 121 120 122 12 269 "" [2 uses])

(note 122 121 123 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 125 12 arch/arm/vfp/vfpdouble.c:995 (set (reg:SI 201 [ vdm.sign ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 125 123 126 12 arch/arm/vfp/vfpdouble.c:995 (set (reg:SI 203)
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))

(insn 126 125 127 12 arch/arm/vfp/vfpdouble.c:995 (set (reg:SI 202)
        (xor:SI (reg:SI 201 [ vdm.sign ])
            (reg:SI 203))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 203)
        (expr_list:REG_DEAD (reg:SI 201 [ vdm.sign ])
            (expr_list:REG_EQUAL (xor:SI (reg:SI 201 [ vdm.sign ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))

(insn 127 126 128 12 arch/arm/vfp/vfpdouble.c:995 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:SI 202) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 202)
        (nil)))

(insn 128 127 129 12 arch/arm/vfp/vfpdouble.c:997 (set (reg/f:SI 204)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 129 128 130 12 arch/arm/vfp/vfpdouble.c:997 (set (reg/f:SI 205)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 130 129 131 12 arch/arm/vfp/vfpdouble.c:997 (set (reg/f:SI 206)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 131 130 132 12 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 0 r0)
        (reg/f:SI 204)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))

(insn 132 131 133 12 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 1 r1)
        (reg/f:SI 205)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 205)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(insn 133 132 134 12 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 2 r2)
        (reg/f:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 206)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))

(insn 134 133 135 12 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 135 134 136 12 arch/arm/vfp/vfpdouble.c:997 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_add") [flags 0x3] <function_decl 0x10b08080 vfp_double_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 136 135 138 12 arch/arm/vfp/vfpdouble.c:997 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 138 136 139 12 arch/arm/vfp/vfpdouble.c:999 (set (reg/f:SI 208)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10e08c40>)) 167 {*arm_movsi_insn} (nil))

(insn 139 138 140 12 arch/arm/vfp/vfpdouble.c:999 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 208)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 208)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10e08c40>)
            (nil))))

(insn 140 139 141 12 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ dd ])
        (nil)))

(insn 141 140 142 12 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 1 r1)
        (reg/f:SI 204)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 204)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 142 141 143 12 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 145 [ fpscr ])
        (nil)))

(insn 143 142 144 12 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ exceptions ])
        (nil)))

(call_insn 144 143 156 12 arch/arm/vfp/vfpdouble.c:999 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 156 144 0 12 arch/arm/vfp/vfpdouble.c:1000 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_multiply_accumulate (vfp_double_multiply_accumulate)[0:174]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   47 cc:CC=cmp(r176:SI,0x0)
      REG_DEAD: r176:SI
   46 r176:SI=zero_extend(r175:QI)
      REG_DEAD: r175:QI
   45 r175:QI=r174:SI#0
      REG_DEAD: r174:SI
   44 r174:SI=r170:SI&r173:SI
      REG_DEAD: r173:SI
      REG_DEAD: r170:SI
   42 r173:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   41 cc:CC=cmp(r168:SI,0x0)
      REG_DEAD: r168:SI
   38 r170:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   37 cc:CC=cmp(r168:SI,r169:SI)
      REG_DEAD: r169:SI
   36 r169:SI=sign_extend(r166:HI)
      REG_DEAD: r166:HI
      REG_EQUAL: 0x7ff
   35 r168:SI=sign_extend(r138:SI#0)
   34 r166:HI=r167:SI#0
      REG_DEAD: r167:SI
      REG_EQUAL: 0x7ff
   33 r167:SI=0xffffffffffff07ff
   32 r139:DI#4=r254:SI 0>>0x2
      REG_DEAD: r254:SI
   31 r139:DI#0=r164:SI|r139:DI#0
      REG_DEAD: r164:SI
   30 r139:DI#0=r253:SI 0>>0x2
      REG_DEAD: r253:SI
   29 r164:SI=r254:SI<<0x1e
   28 r253:SI=r145:DI#0<<0xc
      REG_DEAD: r145:DI
   27 r254:SI=r163:SI|r254:SI
      REG_DEAD: r163:SI
   26 r254:SI=r145:DI#4<<0xc
   25 r163:SI=r145:DI#0 0>>0x14
   24 [sfp:SI-0x30]=r138:SI#0
   24 [sfp:SI-0x30]=r138:SI#0
found mem(24) *(r[25]+-48)
   23 r138:SI=r160:SI 0>>0x15
      REG_DEAD: r160:SI
      REG_EQUAL: r159:SI&0x7ff
   22 r160:SI=r159:SI<<0x15
      REG_DEAD: r159:SI
   21 r159:SI=zero_extend(r251:SI#0)
      REG_DEAD: r251:SI
   19 r251:SI=r145:DI#4>>0x14
   18 [sfp:SI-0x2e]=r249:SI#0
      REG_DEAD: r249:SI
   18 [sfp:SI-0x2e]=r249:SI#0
      REG_DEAD: r249:SI
found mem(18) *(r[25]+-46)
   16 r249:SI=r153:DI#4 0>>0x10
      REG_DEAD: r153:DI
   15 r153:DI=r145:DI&r154:DI
      REG_DEAD: r154:DI
      REG_EQUAL: r145:DI&0x8000000000000000
   14 r154:DI=0x8000000000000000
   13 r145:DI=r0:DI
   12 r0:DI=call [`vfp_get_double'] argc:0x0
   11 r0:SI=r148:SI
      REG_DEAD: r148:SI
    7 r152:SI=[afp:SI+0x8]
      REG_EQUIV: [afp:SI+0x8]
    7 r152:SI=[afp:SI+0x8]
      REG_EQUIV: [afp:SI+0x8]
found mem(7) *(r[26]+8)
    6 r151:SI=[afp:SI+0x4]
      REG_EQUIV: [afp:SI+0x4]
    6 r151:SI=[afp:SI+0x4]
      REG_EQUIV: [afp:SI+0x4]
found mem(6) *(r[26]+4)
    5 r150:SI=r3:SI
      REG_DEAD: r3:SI
    4 r149:SI=r2:SI
      REG_DEAD: r2:SI
    3 r148:SI=r1:SI
      REG_DEAD: r1:SI
    2 r147:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   51 r139:DI=r139:DI|r177:DI
      REG_DEAD: r177:DI
      REG_EQUAL: r139:DI|0x4000000000000000
   50 r177:DI=0x4000000000000000


starting bb 4
   55 cc:CC=cmp(r138:SI,0x0)
      REG_DEAD: r138:SI
   54 [sfp:SI-0x28]=r139:DI
   54 [sfp:SI-0x28]=r139:DI
found mem(54) *(r[25]+-40)


starting bb 5
   60 cc:CC=cmp(r178:SI,0x0)
      REG_DEAD: r178:SI
   59 r178:SI=r178:SI|r139:DI#4
      REG_DEAD: r139:DI
   58 r178:SI=r139:DI#0


starting bb 6
   65 call [`vfp_double_normalise_denormal'] argc:0x0
      REG_DEAD: r0:SI
      REG_EH_REGION: 0x0
   64 r0:SI=r179:SI
      REG_DEAD: r179:SI
      REG_EQUAL: sfp:SI-0x30
   63 r179:SI=sfp:SI-0x30
   63 r179:SI=sfp:SI-0x30
found pre add(63) r[179]=r[25]+-48


starting bb 7
  104 cc:CC=cmp(r203:SI,0x0)
      REG_DEAD: r203:SI
  103 r203:SI=zero_extend(r202:QI)
      REG_DEAD: r202:QI
  102 r202:QI=r201:SI#0
      REG_DEAD: r201:SI
  101 r201:SI=r197:SI&r200:SI
      REG_DEAD: r200:SI
      REG_DEAD: r197:SI
   99 r200:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   98 cc:CC=cmp(r195:SI,0x0)
      REG_DEAD: r195:SI
   95 r197:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   94 cc:CC=cmp(r195:SI,r196:SI)
      REG_DEAD: r196:SI
   93 r196:SI=sign_extend(r193:HI)
      REG_DEAD: r193:HI
      REG_EQUAL: 0x7ff
   92 r195:SI=sign_extend(r136:SI#0)
   91 r193:HI=r194:SI#0
      REG_DEAD: r194:SI
      REG_EQUAL: 0x7ff
   90 r194:SI=0xffffffffffff07ff
   89 r137:DI#4=r260:SI 0>>0x2
      REG_DEAD: r260:SI
   88 r137:DI#0=r191:SI|r137:DI#0
      REG_DEAD: r191:SI
   87 r137:DI#0=r259:SI 0>>0x2
      REG_DEAD: r259:SI
   86 r191:SI=r260:SI<<0x1e
   85 r259:SI=r144:DI#0<<0xc
      REG_DEAD: r144:DI
   84 r260:SI=r190:SI|r260:SI
      REG_DEAD: r190:SI
   83 r260:SI=r144:DI#4<<0xc
   82 r190:SI=r144:DI#0 0>>0x14
   81 [sfp:SI-0x40]=r136:SI#0
   81 [sfp:SI-0x40]=r136:SI#0
found mem(81) *(r[25]+-64)
   80 r136:SI=r187:SI 0>>0x15
      REG_DEAD: r187:SI
      REG_EQUAL: r186:SI&0x7ff
   79 r187:SI=r186:SI<<0x15
      REG_DEAD: r186:SI
   78 r186:SI=zero_extend(r257:SI#0)
      REG_DEAD: r257:SI
   76 r257:SI=r144:DI#4>>0x14
   75 [sfp:SI-0x3e]=r255:SI#0
      REG_DEAD: r255:SI
   75 [sfp:SI-0x3e]=r255:SI#0
      REG_DEAD: r255:SI
found mem(75) *(r[25]+-62)
   73 r255:SI=r180:DI#4 0>>0x10
      REG_DEAD: r180:DI
   72 r180:DI=r144:DI&r181:DI
      REG_DEAD: r181:DI
      REG_EQUAL: r144:DI&0x8000000000000000
   71 r181:DI=0x8000000000000000
   70 r144:DI=r0:DI
   69 r0:DI=call [`vfp_get_double'] argc:0x0
   68 r0:SI=r149:SI
      REG_DEAD: r149:SI


starting bb 8
  108 r137:DI=r137:DI|r204:DI
      REG_DEAD: r204:DI
      REG_EQUAL: r137:DI|0x4000000000000000
  107 r204:DI=0x4000000000000000


starting bb 9
  112 cc:CC=cmp(r136:SI,0x0)
      REG_DEAD: r136:SI
  111 [sfp:SI-0x38]=r137:DI
  111 [sfp:SI-0x38]=r137:DI
found mem(111) *(r[25]+-56)


starting bb 10
  117 cc:CC=cmp(r205:SI,0x0)
      REG_DEAD: r205:SI
  116 r205:SI=r205:SI|r137:DI#4
      REG_DEAD: r137:DI
  115 r205:SI=r137:DI#0


starting bb 11
  122 call [`vfp_double_normalise_denormal'] argc:0x0
      REG_DEAD: r0:SI
      REG_EH_REGION: 0x0
  121 r0:SI=r206:SI
      REG_DEAD: r206:SI
      REG_EQUAL: sfp:SI-0x40
  120 r206:SI=sfp:SI-0x40
  120 r206:SI=sfp:SI-0x40
found pre add(120) r[206]=r[25]+-64


starting bb 12
  135 cc:CC=cmp(r210:SI,0x0)
      REG_DEAD: r210:SI
  134 r210:SI=r151:SI&0x1
  133 r140:SI=r0:SI
      REG_DEAD: r0:SI
  132 r0:SI=call [`vfp_double_multiply'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  131 r3:SI=r150:SI
  130 r2:SI=r209:SI
      REG_DEAD: r209:SI
      REG_EQUAL: sfp:SI-0x40
  129 r1:SI=r208:SI
      REG_DEAD: r208:SI
      REG_EQUAL: sfp:SI-0x30
  128 r0:SI=r207:SI
      REG_DEAD: r207:SI
      REG_EQUAL: sfp:SI-0x20
  127 r209:SI=sfp:SI-0x40
  127 r209:SI=sfp:SI-0x40
found pre add(127) r[209]=r[25]+-64
  126 r208:SI=sfp:SI-0x30
  126 r208:SI=sfp:SI-0x30
found pre add(126) r[208]=r[25]+-48
  125 r207:SI=sfp:SI-0x20
  125 r207:SI=sfp:SI-0x20
found pre add(125) r[207]=r[25]+-32


starting bb 13
  142 [sfp:SI-0x1e]=r213:SI#0
      REG_DEAD: r213:SI
  142 [sfp:SI-0x1e]=r213:SI#0
      REG_DEAD: r213:SI
found mem(142) *(r[25]+-30)
  141 r213:SI=r212:SI^r214:SI
      REG_DEAD: r214:SI
      REG_DEAD: r212:SI
      REG_EQUAL: r212:SI^0xffffffffffff8000
  140 r214:SI=0xffffffffffff8000
  138 r212:SI=zero_extend([sfp:SI-0x1e])
  138 r212:SI=zero_extend([sfp:SI-0x1e])
found mem(138) *(r[25]+-30)


starting bb 14
  182 cc:CC=cmp(r238:SI,0x0)
      REG_DEAD: r238:SI
  181 r238:SI=zero_extend(r237:QI)
      REG_DEAD: r237:QI
  180 r237:QI=r236:SI#0
      REG_DEAD: r236:SI
  179 r236:SI=r232:SI&r235:SI
      REG_DEAD: r235:SI
      REG_DEAD: r232:SI
  177 r235:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
  176 cc:CC=cmp(r230:SI,0x0)
      REG_DEAD: r230:SI
  173 r232:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
  172 cc:CC=cmp(r230:SI,r231:SI)
      REG_DEAD: r231:SI
  171 r231:SI=sign_extend(r228:HI)
      REG_DEAD: r228:HI
      REG_EQUAL: 0x7ff
  170 r230:SI=sign_extend(r134:SI#0)
      REG_DEAD: r134:SI
  169 r228:HI=r229:SI#0
      REG_DEAD: r229:SI
      REG_EQUAL: 0x7ff
  168 r229:SI=0xffffffffffff07ff
  167 r135:DI#4=r266:SI 0>>0x2
      REG_DEAD: r266:SI
  166 r135:DI#0=r226:SI|r135:DI#0
      REG_DEAD: r226:SI
  165 r135:DI#0=r265:SI 0>>0x2
      REG_DEAD: r265:SI
  164 r226:SI=r266:SI<<0x1e
  163 r265:SI=r143:DI#0<<0xc
      REG_DEAD: r143:DI
  162 r266:SI=r225:SI|r266:SI
      REG_DEAD: r225:SI
  161 r266:SI=r143:DI#4<<0xc
  160 r225:SI=r143:DI#0 0>>0x14
  159 [sfp:SI-0x30]=r134:SI#0
  159 [sfp:SI-0x30]=r134:SI#0
found mem(159) *(r[25]+-48)
  158 r134:SI=r222:SI 0>>0x15
      REG_DEAD: r222:SI
      REG_EQUAL: r221:SI&0x7ff
  157 r222:SI=r221:SI<<0x15
      REG_DEAD: r221:SI
  156 r221:SI=zero_extend(r263:SI#0)
      REG_DEAD: r263:SI
  154 r263:SI=r143:DI#4>>0x14
  153 [sfp:SI-0x2e]=r133:SI#0
  153 [sfp:SI-0x2e]=r133:SI#0
found mem(153) *(r[25]+-46)
  152 r133:SI=zero_extend(r261:SI#0)
      REG_DEAD: r261:SI
  150 r261:SI=r215:DI#4 0>>0x10
      REG_DEAD: r215:DI
  149 r215:DI=r143:DI&r216:DI
      REG_DEAD: r216:DI
      REG_EQUAL: r143:DI&0x8000000000000000
  148 r216:DI=0x8000000000000000
  147 r143:DI=r0:DI
  146 r0:DI=call [`vfp_get_double'] argc:0x0
  145 r0:SI=r147:SI


starting bb 15
  186 r135:DI=r135:DI|r239:DI
      REG_DEAD: r239:DI
      REG_EQUAL: r135:DI|0x4000000000000000
  185 r239:DI=0x4000000000000000


starting bb 16
  191 cc:CC=cmp(r240:SI,0x0)
      REG_DEAD: r240:SI
  190 r240:SI=r151:SI&0x2
      REG_DEAD: r151:SI
  189 [sfp:SI-0x28]=r135:DI
      REG_DEAD: r135:DI
  189 [sfp:SI-0x28]=r135:DI
      REG_DEAD: r135:DI
found mem(189) *(r[25]+-40)


starting bb 17
  196 [sfp:SI-0x2e]=r241:SI#0
      REG_DEAD: r241:SI
  196 [sfp:SI-0x2e]=r241:SI#0
      REG_DEAD: r241:SI
found mem(196) *(r[25]+-46)
  195 r241:SI=r133:SI^r242:SI
      REG_DEAD: r242:SI
      REG_DEAD: r133:SI
      REG_EQUAL: r133:SI^0xffffffffffff8000
  194 r242:SI=0xffffffffffff8000


starting bb 18
  227 use r0:SI
  215 r0:SI=call [`vfp_double_normaliseround'] argc:0x8
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  214 r3:SI=r247:SI
      REG_DEAD: r247:SI
  213 r2:SI=r150:SI
      REG_DEAD: r150:SI
  212 r1:SI=r243:SI
      REG_DEAD: r243:SI
      REG_EQUAL: sfp:SI-0x10
  211 r0:SI=r147:SI
      REG_DEAD: r147:SI
  210 [sp:SI]=r152:SI
      REG_DEAD: r152:SI
  210 [sp:SI]=r152:SI
      REG_DEAD: r152:SI
found mem(210) *(r[13]+0)
  209 r247:SI=r142:SI|r140:SI
      REG_DEAD: r142:SI
      REG_DEAD: r140:SI
  207 r142:SI=r0:SI
      REG_DEAD: r0:SI
  206 r0:SI=call [`vfp_double_add'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  205 r3:SI=r150:SI
  204 r2:SI=r245:SI
      REG_DEAD: r245:SI
      REG_EQUAL: sfp:SI-0x20
  203 r1:SI=r244:SI
      REG_DEAD: r244:SI
      REG_EQUAL: sfp:SI-0x30
  202 r0:SI=r243:SI
      REG_EQUAL: sfp:SI-0x10
  201 r245:SI=sfp:SI-0x20
  201 r245:SI=sfp:SI-0x20
found pre add(201) r[245]=r[25]+-32
  200 r244:SI=sfp:SI-0x30
  200 r244:SI=sfp:SI-0x30
found pre add(200) r[244]=r[25]+-48
  199 r243:SI=sfp:SI-0x10
  199 r243:SI=sfp:SI-0x10
found pre add(199) r[243]=r[25]+-16


vfp_double_multiply_accumulate

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={17d,16u} r1={12d,7u} r2={12d,4u} r3={12d,4u} r11={1d,18u} r12={9d} r13={1d,27u} r14={9d,1u} r15={8d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={23d,15u} r25={1d,38u,9d} r26={1d,19u,2d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={8d} r38={8d} r39={8d} r40={8d} r41={8d} r42={8d} r43={8d} r44={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={8d} r101={8d} r102={8d} r103={8d} r104={8d} r105={8d} r106={8d} r107={8d} r108={8d} r109={8d} r110={8d} r111={8d} r112={8d} r113={8d} r114={8d} r115={8d} r116={8d} r117={8d} r118={8d} r119={8d} r120={8d} r121={8d} r122={8d} r123={8d} r124={8d} r125={8d} r126={8d} r127={8d} r133={1d,2u,1d} r134={1d,2u} r135={4d,6u,1d} r136={1d,3u} r137={4d,8u,1d} r138={1d,3u} r139={4d,8u,1d} r140={1d,1u} r142={1d,1u} r143={1d,5u,1d} r144={1d,5u,1d} r145={1d,5u,1d} r147={1d,2u} r148={1d,1u} r149={1d,1u} r150={1d,3u} r151={1d,2u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r159={1d,1u,1d} r160={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,2u} r169={1d,1u} r170={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={2d,2u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r186={1d,1u,1d} r187={1d,1u} r190={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,2u} r196={1d,1u} r197={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={2d,2u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r212={1d,1u,1d} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r221={1d,1u,1d} r222={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,2u} r231={1d,1u} r232={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,2u} r244={1d,1u} r245={1d,1u} r247={1d,1u} r249={1d,1u} r251={1d,1u} r253={1d,1u} r254={2d,3u} r255={1d,1u} r257={1d,1u} r259={1d,1u} r260={2d,3u} r261={1d,1u} r263={1d,1u} r265={1d,1u} r266={2d,3u} 
;;    total ref usage 1408{1088d,298u,22e} in 172{164 regular + 8 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138 145 147 148 149 150 151 152 153 154 159 160 163 164 166 167 168 169 170 173 174 175 176 249 251 253 254
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 138 139 145 147 148 149 150 151 152 153 154 159 160 163 164 166 167 168 169 170 173 174 175 176 249 251 253 254
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 9 3 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v:SI 147 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v:SI 148 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ dn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v:SI 149 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v:SI 150 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(insn 6 5 7 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v:SI 151 [ negate ])
        (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 negate+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 negate+0 S4 A32])
        (nil)))

(insn 7 6 8 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v/f:SI 152 [ func ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 8 [0x8])) [0 func+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 8 [0x8])) [0 func+0 S4 A32])
        (nil)))

(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)

(insn 11 8 12 2 arch/arm/vfp/vfpdouble.c:856 (set (reg:SI 0 r0)
        (reg/v:SI 148 [ dn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 148 [ dn ])
        (nil)))

(call_insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:856 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:856 (set (reg:DI 145 [ D.4821 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 154)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 153)
        (and:DI (reg:DI 145 [ D.4821 ])
            (reg:DI 154))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 154)
        (expr_list:REG_EQUAL (and:DI (reg:DI 145 [ D.4821 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 16 15 18 2 arch/arm/vfp/vfp.h:304 (set (reg:SI 249)
        (lshiftrt:SI (subreg:SI (reg:DI 153) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 153)
        (nil)))

(insn 18 16 19 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:SI 249) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))

(insn 19 18 21 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 251)
        (ashiftrt:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 21 19 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 159)
        (zero_extend:SI (subreg:HI (reg:SI 251) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 251)
        (nil)))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 160)
        (ashift:SI (reg:SI 159)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 138 [ D.5961 ])
        (lshiftrt:SI (reg:SI 160)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUAL (and:SI (reg:SI 159)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 138 [ D.5961 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 163)
        (lshiftrt:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 254 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 254 [+4 ])
        (ior:SI (reg:SI 163)
            (reg:SI 254 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 163)
        (nil)))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 253)
        (ashift:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 145 [ D.4821 ])
        (nil)))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 164)
        (ashift:SI (reg:SI 254 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 139 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 253)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 253)
        (nil)))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 139 [ significand ]) 0)
        (ior:SI (reg:SI 164)
            (subreg:SI (reg/v:DI 139 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 139 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 254 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 254 [+4 ])
        (nil)))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 166)
        (subreg:HI (reg:SI 167) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 168 [ D.5961 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 138 [ D.5961 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 36 35 37 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (sign_extend:SI (reg:HI 166))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 166)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 37 36 38 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.5961 ])
            (reg:SI 169))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(insn 38 37 41 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 170)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 41 38 42 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.5961 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168 [ D.5961 ])
        (nil)))

(insn 42 41 44 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 173)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 44 42 45 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 174)
        (and:SI (reg:SI 170)
            (reg:SI 173))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg:SI 170)
            (nil))))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 175)
        (subreg:QI (reg:SI 174) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 174)
        (nil)))

(insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 176)
        (zero_extend:SI (reg:QI 175))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 175)
        (nil)))

(insn 47 46 48 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 176)
        (nil)))

(jump_insn 48 47 49 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 147 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 147 149 150 151 152


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 147 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 139 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 147 149 150 151 152
;; live  gen 	 139 177
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 49 48 50 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 3 arch/arm/vfp/vfp.h:310 (set (reg:DI 177)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 51 50 52 3 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 139 [ significand ])
        (ior:DI (reg/v:DI 139 [ significand ])
            (reg:DI 177))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 177)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 139 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 147 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 147 149 150 151 152


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 147 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 147 149 150 151 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 52 51 53 4 274 "" [1 uses])

(note 53 52 54 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 4 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 139 [ significand ])) 163 {*arm_movdi} (nil))

(insn 55 54 56 4 arch/arm/vfp/vfpdouble.c:857 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ D.5961 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ D.5961 ])
        (nil)))

(jump_insn 56 55 57 4 arch/arm/vfp/vfpdouble.c:857 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 147 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 147 149 150 151 152


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 147 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 147 149 150 151 152
;; live  gen 	 24 [cc] 178
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 57 56 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 5 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (reg:SI 178 [ significand ])
        (subreg:SI (reg/v:DI 139 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 5 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (reg:SI 178 [ significand ])
        (ior:SI (reg:SI 178 [ significand ])
            (subreg:SI (reg/v:DI 139 [ significand ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 139 [ significand ])
        (nil)))

(insn 60 59 61 5 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 178 [ significand ])
        (nil)))

(jump_insn 61 60 62 5 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 147 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 150 151 152


;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  7 [71.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u81(11){ }u82(13){ }u83(25){ }u84(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 147 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 150 151 152
;; live  gen 	 0 [r0] 179
;; live  kill	 14 [lr]

;; Pred edge  5 [29.0%]  (fallthru)
(note 62 61 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 6 arch/arm/vfp/vfpdouble.c:858 (set (reg/f:SI 179)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 64 63 65 6 arch/arm/vfp/vfpdouble.c:858 (set (reg:SI 0 r0)
        (reg/f:SI 179)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 179)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))

(call_insn 65 64 66 6 arch/arm/vfp/vfpdouble.c:858 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 147 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 150 151 152


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 147 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 144 180 181 186 187 190 191 193 194 195 196 197 200 201 202 203 255 257 259 260
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 150 151 152
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 136 137 144 180 181 186 187 190 191 193 194 195 196 197 200 201 202 203 255 257 259 260
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%] 
;; Pred edge  5 [71.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 66 65 67 7 275 "" [2 uses])

(note 67 66 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 7 arch/arm/vfp/vfpdouble.c:860 (set (reg:SI 0 r0)
        (reg/v:SI 149 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 149 [ dm ])
        (nil)))

(call_insn 69 68 70 7 arch/arm/vfp/vfpdouble.c:860 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 70 69 71 7 arch/arm/vfp/vfpdouble.c:860 (set (reg:DI 144 [ D.4830 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 71 70 72 7 arch/arm/vfp/vfp.h:304 (set (reg:DI 181)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 72 71 73 7 arch/arm/vfp/vfp.h:304 (set (reg:DI 180)
        (and:DI (reg:DI 144 [ D.4830 ])
            (reg:DI 181))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 181)
        (expr_list:REG_EQUAL (and:DI (reg:DI 144 [ D.4830 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 73 72 75 7 arch/arm/vfp/vfp.h:304 (set (reg:SI 255)
        (lshiftrt:SI (subreg:SI (reg:DI 180) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 180)
        (nil)))

(insn 75 73 76 7 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -62 [0xffffffffffffffc2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:SI 255) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 255)
        (nil)))

(insn 76 75 78 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 257)
        (ashiftrt:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 78 76 79 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 186)
        (zero_extend:SI (subreg:HI (reg:SI 257) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 257)
        (nil)))

(insn 79 78 80 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 187)
        (ashift:SI (reg:SI 186)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 186)
        (nil)))

(insn 80 79 81 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 136 [ D.5976 ])
        (lshiftrt:SI (reg:SI 187)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_EQUAL (and:SI (reg:SI 186)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 81 80 82 7 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -64 [0xffffffffffffffc0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 136 [ D.5976 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 82 81 83 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 190)
        (lshiftrt:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 83 82 84 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 260 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 84 83 85 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 260 [+4 ])
        (ior:SI (reg:SI 190)
            (reg:SI 260 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 190)
        (nil)))

(insn 85 84 86 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 259)
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 144 [ D.4830 ])
        (nil)))

(insn 86 85 87 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 191)
        (ashift:SI (reg:SI 260 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 87 86 88 7 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 137 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 259)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 259)
        (nil)))

(insn 88 87 89 7 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 137 [ significand ]) 0)
        (ior:SI (reg:SI 191)
            (subreg:SI (reg/v:DI 137 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 191)
        (nil)))

(insn 89 88 90 7 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 137 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 260 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 260 [+4 ])
        (nil)))

(insn 90 89 91 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 91 90 92 7 arch/arm/vfp/vfp.h:309 (set (reg:HI 193)
        (subreg:HI (reg:SI 194) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 92 91 93 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 195 [ D.5976 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5976 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 93 92 94 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (sign_extend:SI (reg:HI 193))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 193)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 94 93 95 7 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 195 [ D.5976 ])
            (reg:SI 196))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(insn 95 94 98 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 197)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 98 95 99 7 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 195 [ D.5976 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 195 [ D.5976 ])
        (nil)))

(insn 99 98 101 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 200)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 101 99 102 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 201)
        (and:SI (reg:SI 197)
            (reg:SI 200))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 200)
        (expr_list:REG_DEAD (reg:SI 197)
            (nil))))

(insn 102 101 103 7 arch/arm/vfp/vfp.h:309 (set (reg:QI 202)
        (subreg:QI (reg:SI 201) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(insn 103 102 104 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 203)
        (zero_extend:SI (reg:QI 202))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 202)
        (nil)))

(insn 104 103 105 7 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 203)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 203)
        (nil)))

(jump_insn 105 104 106 7 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 147 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 150 151 152


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u139(11){ }u140(13){ }u141(25){ }u142(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 147 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 137 204
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 150 151 152
;; live  gen 	 137 204
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 106 105 107 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 8 arch/arm/vfp/vfp.h:310 (set (reg:DI 204)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 108 107 109 8 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 137 [ significand ])
        (ior:DI (reg/v:DI 137 [ significand ])
            (reg:DI 204))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 204)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 137 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 147 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 150 151 152


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u146(11){ }u147(13){ }u148(25){ }u149(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 147 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 150 151 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 109 108 110 9 276 "" [1 uses])

(note 110 109 111 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 9 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -56 [0xffffffffffffffc8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 137 [ significand ])) 163 {*arm_movdi} (nil))

(insn 112 111 113 9 arch/arm/vfp/vfpdouble.c:861 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.5976 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ D.5976 ])
        (nil)))

(jump_insn 113 112 114 9 arch/arm/vfp/vfpdouble.c:861 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 147 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 147 150 151 152


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u154(11){ }u155(13){ }u156(25){ }u157(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 147 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 205
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 147 150 151 152
;; live  gen 	 24 [cc] 205
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 114 113 115 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 10 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (reg:SI 205 [ significand ])
        (subreg:SI (reg/v:DI 137 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 10 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (reg:SI 205 [ significand ])
        (ior:SI (reg:SI 205 [ significand ])
            (subreg:SI (reg/v:DI 137 [ significand ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 137 [ significand ])
        (nil)))

(insn 117 116 118 10 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 205 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 205 [ significand ])
        (nil)))

(jump_insn 118 117 119 10 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 147 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 150 151 152


;; Succ edge  11 [29.0%]  (fallthru)
;; Succ edge  12 [71.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u163(11){ }u164(13){ }u165(25){ }u166(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 147 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 206
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 150 151 152
;; live  gen 	 0 [r0] 206
;; live  kill	 14 [lr]

;; Pred edge  10 [29.0%]  (fallthru)
(note 119 118 120 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 120 119 121 11 arch/arm/vfp/vfpdouble.c:862 (set (reg/f:SI 206)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -64 [0xffffffffffffffc0]))) 4 {*arm_addsi3} (nil))

(insn 121 120 122 11 arch/arm/vfp/vfpdouble.c:862 (set (reg:SI 0 r0)
        (reg/f:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 206)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))

(call_insn 122 121 123 11 arch/arm/vfp/vfpdouble.c:862 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 147 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 150 151 152


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u172(11){ }u173(13){ }u174(25){ }u175(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 147 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 207 208 209 210
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 150 151 152
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 140 207 208 209 210
;; live  kill	 14 [lr]

;; Pred edge  9 [50.0%] 
;; Pred edge  10 [71.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 123 122 124 12 277 "" [2 uses])

(note 124 123 125 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 12 arch/arm/vfp/vfpdouble.c:864 (set (reg/f:SI 207)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 126 125 127 12 arch/arm/vfp/vfpdouble.c:864 (set (reg/f:SI 208)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 127 126 128 12 arch/arm/vfp/vfpdouble.c:864 (set (reg/f:SI 209)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -64 [0xffffffffffffffc0]))) 4 {*arm_addsi3} (nil))

(insn 128 127 129 12 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 0 r0)
        (reg/f:SI 207)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 207)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(insn 129 128 130 12 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 1 r1)
        (reg/f:SI 208)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 208)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))

(insn 130 129 131 12 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 2 r2)
        (reg/f:SI 209)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 209)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))

(insn 131 130 132 12 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 3 r3)
        (reg/v:SI 150 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 132 131 133 12 arch/arm/vfp/vfpdouble.c:864 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply") [flags 0x3] <function_decl 0x10b08180 vfp_double_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 133 132 134 12 arch/arm/vfp/vfpdouble.c:864 (set (reg/v:SI 140 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 134 133 135 12 arch/arm/vfp/vfpdouble.c:865 (set (reg:SI 210)
        (and:SI (reg/v:SI 151 [ negate ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 135 134 136 12 arch/arm/vfp/vfpdouble.c:865 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 210)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(jump_insn 136 135 137 12 arch/arm/vfp/vfpdouble.c:865 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 143)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 147 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 150 151 152


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u195(11){ }u196(13){ }u197(25){ }u198(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 147 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 212 213 214
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 150 151 152
;; live  gen 	 212 213 214
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 137 136 138 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 140 13 arch/arm/vfp/vfpdouble.c:866 (set (reg:SI 212 [ vdp.sign ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -30 [0xffffffffffffffe2])) [0 vdp.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 140 138 141 13 arch/arm/vfp/vfpdouble.c:866 (set (reg:SI 214)
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))

(insn 141 140 142 13 arch/arm/vfp/vfpdouble.c:866 (set (reg:SI 213)
        (xor:SI (reg:SI 212 [ vdp.sign ])
            (reg:SI 214))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_DEAD (reg:SI 212 [ vdp.sign ])
            (expr_list:REG_EQUAL (xor:SI (reg:SI 212 [ vdp.sign ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))

(insn 142 141 143 13 arch/arm/vfp/vfpdouble.c:866 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -30 [0xffffffffffffffe2])) [0 vdp.sign+0 S2 A16])
        (subreg:HI (reg:SI 213) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
;; End of basic block 13 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 147 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 150 151 152


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u205(11){ }u206(13){ }u207(25){ }u208(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 147 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 143 215 216 221 222 225 226 228 229 230 231 232 235 236 237 238 261 263 265 266
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 150 151 152
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 134 135 143 215 216 221 222 225 226 228 229 230 231 232 235 236 237 238 261 263 265 266
;; live  kill	 14 [lr]

;; Pred edge  12 [50.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 143 142 144 14 278 "" [1 uses])

(note 144 143 145 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 145 144 146 14 arch/arm/vfp/vfpdouble.c:868 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ dd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 146 145 147 14 arch/arm/vfp/vfpdouble.c:868 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 147 146 148 14 arch/arm/vfp/vfpdouble.c:868 (set (reg:DI 143 [ D.4847 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 148 147 149 14 arch/arm/vfp/vfp.h:304 (set (reg:DI 216)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 149 148 150 14 arch/arm/vfp/vfp.h:304 (set (reg:DI 215)
        (and:DI (reg:DI 143 [ D.4847 ])
            (reg:DI 216))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 216)
        (expr_list:REG_EQUAL (and:DI (reg:DI 143 [ D.4847 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 150 149 152 14 arch/arm/vfp/vfp.h:304 (set (reg:SI 261)
        (lshiftrt:SI (subreg:SI (reg:DI 215) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 215)
        (nil)))

(insn 152 150 153 14 arch/arm/vfp/vfp.h:304 (set (reg:SI 133 [ D.5994 ])
        (zero_extend:SI (subreg:HI (reg:SI 261) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 261)
        (nil)))

(insn 153 152 154 14 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdn.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 133 [ D.5994 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 154 153 156 14 arch/arm/vfp/vfp.h:305 (set (reg:SI 263)
        (ashiftrt:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 156 154 157 14 arch/arm/vfp/vfp.h:305 (set (reg:SI 221)
        (zero_extend:SI (subreg:HI (reg:SI 263) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 263)
        (nil)))

(insn 157 156 158 14 arch/arm/vfp/vfp.h:305 (set (reg:SI 222)
        (ashift:SI (reg:SI 221)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 221)
        (nil)))

(insn 158 157 159 14 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.5991 ])
        (lshiftrt:SI (reg:SI 222)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_EQUAL (and:SI (reg:SI 221)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 159 158 160 14 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.5991 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 160 159 161 14 arch/arm/vfp/vfp.h:308 (set (reg:SI 225)
        (lshiftrt:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 161 160 162 14 arch/arm/vfp/vfp.h:308 (set (reg:SI 266 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 162 161 163 14 arch/arm/vfp/vfp.h:308 (set (reg:SI 266 [+4 ])
        (ior:SI (reg:SI 225)
            (reg:SI 266 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 225)
        (nil)))

(insn 163 162 164 14 arch/arm/vfp/vfp.h:308 (set (reg:SI 265)
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 143 [ D.4847 ])
        (nil)))

(insn 164 163 165 14 arch/arm/vfp/vfp.h:308 (set (reg:SI 226)
        (ashift:SI (reg:SI 266 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 165 164 166 14 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 265)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 265)
        (nil)))

(insn 166 165 167 14 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 226)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 226)
        (nil)))

(insn 167 166 168 14 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 266 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 266 [+4 ])
        (nil)))

(insn 168 167 169 14 arch/arm/vfp/vfp.h:309 (set (reg:SI 229)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 14 arch/arm/vfp/vfp.h:309 (set (reg:HI 228)
        (subreg:HI (reg:SI 229) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 229)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 170 169 171 14 arch/arm/vfp/vfp.h:309 (set (reg:SI 230 [ D.5991 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5991 ]) 0))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 134 [ D.5991 ])
        (nil)))

(insn 171 170 172 14 arch/arm/vfp/vfp.h:309 (set (reg:SI 231)
        (sign_extend:SI (reg:HI 228))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 228)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 172 171 173 14 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 230 [ D.5991 ])
            (reg:SI 231))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 231)
        (nil)))

(insn 173 172 176 14 arch/arm/vfp/vfp.h:309 (set (reg:SI 232)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 176 173 177 14 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 230 [ D.5991 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 230 [ D.5991 ])
        (nil)))

(insn 177 176 179 14 arch/arm/vfp/vfp.h:309 (set (reg:SI 235)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 179 177 180 14 arch/arm/vfp/vfp.h:309 (set (reg:SI 236)
        (and:SI (reg:SI 232)
            (reg:SI 235))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 235)
        (expr_list:REG_DEAD (reg:SI 232)
            (nil))))

(insn 180 179 181 14 arch/arm/vfp/vfp.h:309 (set (reg:QI 237)
        (subreg:QI (reg:SI 236) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 236)
        (nil)))

(insn 181 180 182 14 arch/arm/vfp/vfp.h:309 (set (reg:SI 238)
        (zero_extend:SI (reg:QI 237))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 237)
        (nil)))

(insn 182 181 183 14 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 238)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 238)
        (nil)))

(jump_insn 183 182 184 14 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 147 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 147 150 151 152


;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u255(11){ }u256(13){ }u257(25){ }u258(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 147 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135 239
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 147 150 151 152
;; live  gen 	 135 239
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 184 183 185 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 185 184 186 15 arch/arm/vfp/vfp.h:310 (set (reg:DI 239)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 186 185 187 15 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 239))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 239)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 135 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 147 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 147 150 151 152


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u262(11){ }u263(13){ }u264(25){ }u265(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 147 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 151
;; lr  def 	 24 [cc] 240
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 147 150 151 152
;; live  gen 	 24 [cc] 240
;; live  kill	

;; Pred edge  14 [50.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 187 186 188 16 279 "" [1 uses])

(note 188 187 189 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 16 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 135 [ significand ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg/v:DI 135 [ significand ])
        (nil)))

(insn 190 189 191 16 arch/arm/vfp/vfpdouble.c:869 (set (reg:SI 240)
        (and:SI (reg/v:SI 151 [ negate ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 151 [ negate ])
        (nil)))

(insn 191 190 192 16 arch/arm/vfp/vfpdouble.c:869 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 240)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(jump_insn 192 191 193 16 arch/arm/vfp/vfpdouble.c:869 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 197)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 147 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 147 150 152


;; Succ edge  17 [61.0%]  (fallthru)
;; Succ edge  18 [39.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u271(11){ }u272(13){ }u273(25){ }u274(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 147 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 241 242
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 147 150 152
;; live  gen 	 241 242
;; live  kill	

;; Pred edge  16 [61.0%]  (fallthru)
(note 193 192 194 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 194 193 195 17 arch/arm/vfp/vfpdouble.c:870 (set (reg:SI 242)
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))

(insn 195 194 196 17 arch/arm/vfp/vfpdouble.c:870 (set (reg:SI 241)
        (xor:SI (reg:SI 133 [ D.5994 ])
            (reg:SI 242))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 242)
        (expr_list:REG_DEAD (reg:SI 133 [ D.5994 ])
            (expr_list:REG_EQUAL (xor:SI (reg:SI 133 [ D.5994 ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))

(insn 196 195 197 17 arch/arm/vfp/vfpdouble.c:870 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:SI 241) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 241)
        (nil)))
;; End of basic block 17 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 150 152


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u280(11){ }u281(13){ }u282(25){ }u283(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 150 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142 243 244 245 247
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 150 152
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 142 243 244 245 247
;; live  kill	 14 [lr]

;; Pred edge  16 [39.0%] 
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 197 196 198 18 280 "" [1 uses])

(note 198 197 199 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 199 198 200 18 arch/arm/vfp/vfpdouble.c:872 (set (reg/f:SI 243)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 200 199 201 18 arch/arm/vfp/vfpdouble.c:872 (set (reg/f:SI 244)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 201 200 202 18 arch/arm/vfp/vfpdouble.c:872 (set (reg/f:SI 245)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 202 201 203 18 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 0 r0)
        (reg/f:SI 243)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))

(insn 203 202 204 18 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 1 r1)
        (reg/f:SI 244)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))

(insn 204 203 205 18 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 2 r2)
        (reg/f:SI 245)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 245)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(insn 205 204 206 18 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 3 r3)
        (reg/v:SI 150 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 206 205 207 18 arch/arm/vfp/vfpdouble.c:872 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_add") [flags 0x3] <function_decl 0x10b08080 vfp_double_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 207 206 209 18 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 142 [ D.4854 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 209 207 210 18 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 247)
        (ior:SI (reg:SI 142 [ D.4854 ])
            (reg/v:SI 140 [ exceptions ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 142 [ D.4854 ])
        (expr_list:REG_DEAD (reg/v:SI 140 [ exceptions ])
            (nil))))

(insn 210 209 211 18 arch/arm/vfp/vfpdouble.c:874 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 152 [ func ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 152 [ func ])
        (nil)))

(insn 211 210 212 18 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ dd ])
        (nil)))

(insn 212 211 213 18 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 1 r1)
        (reg/f:SI 243)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 243)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 213 212 214 18 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 2 r2)
        (reg/v:SI 150 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 150 [ fpscr ])
        (nil)))

(insn 214 213 215 18 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 3 r3)
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (nil)))

(call_insn 215 214 227 18 arch/arm/vfp/vfpdouble.c:874 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 227 215 0 18 arch/arm/vfp/vfpdouble.c:875 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 18 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fnmsc (vfp_double_fnmsc)[0:178]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   29 use r0:SI
   17 r0:SI=call [`vfp_double_multiply_accumulate'] argc:0x8
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   12 [sp:SI+0x4]=r140:SI
      REG_DEAD: r140:SI
      REG_EQUAL: `*.LC5'
   12 [sp:SI+0x4]=r140:SI
      REG_DEAD: r140:SI
      REG_EQUAL: `*.LC5'
found mem(12) *(r[13]+4)
   11 r140:SI=`*.LC5'
   10 [sp:SI]=r139:SI
      REG_DEAD: r139:SI
      REG_EQUAL: 0x3
   10 [sp:SI]=r139:SI
      REG_DEAD: r139:SI
      REG_EQUAL: 0x3
found mem(10) *(r[13]+0)
    9 r139:SI=0x3


vfp_double_fnmsc

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,3u} r1={2d,1u} r2={2d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 148{129d,19u,0e} in 6{5 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 139 140
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 139)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:910 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 3 [0x3])
            (nil))))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:910 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x10e32ea0>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 17 2 arch/arm/vfp/vfpdouble.c:910 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x10e32ea0>)
            (nil))))

(call_insn 17 12 29 2 arch/arm/vfp/vfpdouble.c:910 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 29 17 0 2 arch/arm/vfp/vfpdouble.c:911 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fnmac (vfp_double_fnmac)[0:176]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   29 use r0:SI
   17 r0:SI=call [`vfp_double_multiply_accumulate'] argc:0x8
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   12 [sp:SI+0x4]=r140:SI
      REG_DEAD: r140:SI
      REG_EQUAL: `*.LC6'
   12 [sp:SI+0x4]=r140:SI
      REG_DEAD: r140:SI
      REG_EQUAL: `*.LC6'
found mem(12) *(r[13]+4)
   11 r140:SI=`*.LC6'
   10 [sp:SI]=r139:SI
      REG_DEAD: r139:SI
      REG_EQUAL: 0x1
   10 [sp:SI]=r139:SI
      REG_DEAD: r139:SI
      REG_EQUAL: 0x1
found mem(10) *(r[13]+0)
    9 r139:SI=0x1


vfp_double_fnmac

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,3u} r1={2d,1u} r2={2d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 148{129d,19u,0e} in 6{5 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 139 140
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 139)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:894 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:894 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x10e374a0>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 17 2 arch/arm/vfp/vfpdouble.c:894 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x10e374a0>)
            (nil))))

(call_insn 17 12 29 2 arch/arm/vfp/vfpdouble.c:894 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 29 17 0 2 arch/arm/vfp/vfpdouble.c:895 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fmsc (vfp_double_fmsc)[0:177]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   29 use r0:SI
   17 r0:SI=call [`vfp_double_multiply_accumulate'] argc:0x8
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   12 [sp:SI+0x4]=r140:SI
      REG_DEAD: r140:SI
      REG_EQUAL: `*.LC7'
   12 [sp:SI+0x4]=r140:SI
      REG_DEAD: r140:SI
      REG_EQUAL: `*.LC7'
found mem(12) *(r[13]+4)
   11 r140:SI=`*.LC7'
   10 [sp:SI]=r139:SI
      REG_DEAD: r139:SI
      REG_EQUAL: 0x2
   10 [sp:SI]=r139:SI
      REG_DEAD: r139:SI
      REG_EQUAL: 0x2
found mem(10) *(r[13]+0)
    9 r139:SI=0x2


vfp_double_fmsc

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,3u} r1={2d,1u} r2={2d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 148{129d,19u,0e} in 6{5 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 139 140
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 139)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:902 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:902 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x10e37f00>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 17 2 arch/arm/vfp/vfpdouble.c:902 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x10e37f00>)
            (nil))))

(call_insn 17 12 29 2 arch/arm/vfp/vfpdouble.c:902 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 29 17 0 2 arch/arm/vfp/vfpdouble.c:903 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fmac (vfp_double_fmac)[0:175]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   29 use r0:SI
   17 r0:SI=call [`vfp_double_multiply_accumulate'] argc:0x8
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   12 [sp:SI+0x4]=r140:SI
      REG_DEAD: r140:SI
      REG_EQUAL: `*.LC8'
   12 [sp:SI+0x4]=r140:SI
      REG_DEAD: r140:SI
      REG_EQUAL: `*.LC8'
found mem(12) *(r[13]+4)
   11 r140:SI=`*.LC8'
   10 [sp:SI]=r139:SI
      REG_DEAD: r139:SI
      REG_EQUAL: 0x0
   10 [sp:SI]=r139:SI
      REG_DEAD: r139:SI
      REG_EQUAL: 0x0
found mem(10) *(r[13]+0)
    9 r139:SI=0x0


vfp_double_fmac

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,3u} r1={2d,1u} r2={2d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 148{129d,19u,0e} in 6{5 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 139 140
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 139)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:886 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:886 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x10e3d4e0>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 17 2 arch/arm/vfp/vfpdouble.c:886 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x10e3d4e0>)
            (nil))))

(call_insn 17 12 29 2 arch/arm/vfp/vfpdouble.c:886 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 29 17 0 2 arch/arm/vfp/vfpdouble.c:887 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fadd (vfp_double_fadd)[0:181]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   45 cc:CC=cmp(r169:SI,0x0)
      REG_DEAD: r169:SI
   44 r169:SI=zero_extend(r168:QI)
      REG_DEAD: r168:QI
   43 r168:QI=r167:SI#0
      REG_DEAD: r167:SI
   42 r167:SI=r163:SI&r166:SI
      REG_DEAD: r166:SI
      REG_DEAD: r163:SI
   40 r166:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   39 cc:CC=cmp(r161:SI,0x0)
      REG_DEAD: r161:SI
   36 r163:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   35 cc:CC=cmp(r161:SI,r162:SI)
      REG_DEAD: r162:SI
   34 r162:SI=sign_extend(r159:HI)
      REG_DEAD: r159:HI
      REG_EQUAL: 0x7ff
   33 r161:SI=sign_extend(r135:SI#0)
   32 r159:HI=r160:SI#0
      REG_DEAD: r160:SI
      REG_EQUAL: 0x7ff
   31 r160:SI=0xffffffffffff07ff
   30 r136:DI#4=r211:SI 0>>0x2
      REG_DEAD: r211:SI
   29 r136:DI#0=r157:SI|r136:DI#0
      REG_DEAD: r157:SI
   28 r136:DI#0=r210:SI 0>>0x2
      REG_DEAD: r210:SI
   27 r157:SI=r211:SI<<0x1e
   26 r210:SI=r140:DI#0<<0xc
      REG_DEAD: r140:DI
   25 r211:SI=r156:SI|r211:SI
      REG_DEAD: r156:SI
   24 r211:SI=r140:DI#4<<0xc
   23 r156:SI=r140:DI#0 0>>0x14
   22 [sfp:SI-0x20]=r135:SI#0
   22 [sfp:SI-0x20]=r135:SI#0
found mem(22) *(r[25]+-32)
   21 r135:SI=r153:SI 0>>0x15
      REG_DEAD: r153:SI
      REG_EQUAL: r152:SI&0x7ff
   20 r153:SI=r152:SI<<0x15
      REG_DEAD: r152:SI
   19 r152:SI=zero_extend(r208:SI#0)
      REG_DEAD: r208:SI
   17 r208:SI=r140:DI#4>>0x14
   16 [sfp:SI-0x1e]=r206:SI#0
      REG_DEAD: r206:SI
   16 [sfp:SI-0x1e]=r206:SI#0
      REG_DEAD: r206:SI
found mem(16) *(r[25]+-30)
   14 r206:SI=r146:DI#4 0>>0x10
      REG_DEAD: r146:DI
   13 r146:DI=r140:DI&r147:DI
      REG_DEAD: r147:DI
      REG_EQUAL: r140:DI&0x8000000000000000
   12 r147:DI=0x8000000000000000
   11 r140:DI=r0:DI
   10 r0:DI=call [`vfp_get_double'] argc:0x0
    9 r0:SI=r143:SI
      REG_DEAD: r143:SI
    5 r145:SI=r3:SI
      REG_DEAD: r3:SI
    4 r144:SI=r2:SI
      REG_DEAD: r2:SI
    3 r143:SI=r1:SI
      REG_DEAD: r1:SI
    2 r142:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   49 r136:DI=r136:DI|r170:DI
      REG_DEAD: r170:DI
      REG_EQUAL: r136:DI|0x4000000000000000
   48 r170:DI=0x4000000000000000


starting bb 4
   53 cc:CC=cmp(r135:SI,0x0)
      REG_DEAD: r135:SI
   52 [sfp:SI-0x18]=r136:DI
   52 [sfp:SI-0x18]=r136:DI
found mem(52) *(r[25]+-24)


starting bb 5
   58 cc:CC=cmp(r171:SI,0x0)
      REG_DEAD: r171:SI
   57 r171:SI=r171:SI|r136:DI#4
      REG_DEAD: r136:DI
   56 r171:SI=r136:DI#0


starting bb 6
   63 call [`vfp_double_normalise_denormal'] argc:0x0
      REG_DEAD: r0:SI
      REG_EH_REGION: 0x0
   62 r0:SI=r172:SI
      REG_DEAD: r172:SI
      REG_EQUAL: sfp:SI-0x20
   61 r172:SI=sfp:SI-0x20
   61 r172:SI=sfp:SI-0x20
found pre add(61) r[172]=r[25]+-32


starting bb 7
  102 cc:CC=cmp(r196:SI,0x0)
      REG_DEAD: r196:SI
  101 r196:SI=zero_extend(r195:QI)
      REG_DEAD: r195:QI
  100 r195:QI=r194:SI#0
      REG_DEAD: r194:SI
   99 r194:SI=r190:SI&r193:SI
      REG_DEAD: r193:SI
      REG_DEAD: r190:SI
   97 r193:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   96 cc:CC=cmp(r188:SI,0x0)
      REG_DEAD: r188:SI
   93 r190:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   92 cc:CC=cmp(r188:SI,r189:SI)
      REG_DEAD: r189:SI
   91 r189:SI=sign_extend(r186:HI)
      REG_DEAD: r186:HI
      REG_EQUAL: 0x7ff
   90 r188:SI=sign_extend(r133:SI#0)
   89 r186:HI=r187:SI#0
      REG_DEAD: r187:SI
      REG_EQUAL: 0x7ff
   88 r187:SI=0xffffffffffff07ff
   87 r134:DI#4=r217:SI 0>>0x2
      REG_DEAD: r217:SI
   86 r134:DI#0=r184:SI|r134:DI#0
      REG_DEAD: r184:SI
   85 r134:DI#0=r216:SI 0>>0x2
      REG_DEAD: r216:SI
   84 r184:SI=r217:SI<<0x1e
   83 r216:SI=r139:DI#0<<0xc
      REG_DEAD: r139:DI
   82 r217:SI=r183:SI|r217:SI
      REG_DEAD: r183:SI
   81 r217:SI=r139:DI#4<<0xc
   80 r183:SI=r139:DI#0 0>>0x14
   79 [sfp:SI-0x30]=r133:SI#0
   79 [sfp:SI-0x30]=r133:SI#0
found mem(79) *(r[25]+-48)
   78 r133:SI=r180:SI 0>>0x15
      REG_DEAD: r180:SI
      REG_EQUAL: r179:SI&0x7ff
   77 r180:SI=r179:SI<<0x15
      REG_DEAD: r179:SI
   76 r179:SI=zero_extend(r214:SI#0)
      REG_DEAD: r214:SI
   74 r214:SI=r139:DI#4>>0x14
   73 [sfp:SI-0x2e]=r212:SI#0
      REG_DEAD: r212:SI
   73 [sfp:SI-0x2e]=r212:SI#0
      REG_DEAD: r212:SI
found mem(73) *(r[25]+-46)
   71 r212:SI=r173:DI#4 0>>0x10
      REG_DEAD: r173:DI
   70 r173:DI=r139:DI&r174:DI
      REG_DEAD: r174:DI
      REG_EQUAL: r139:DI&0x8000000000000000
   69 r174:DI=0x8000000000000000
   68 r139:DI=r0:DI
   67 r0:DI=call [`vfp_get_double'] argc:0x0
   66 r0:SI=r144:SI
      REG_DEAD: r144:SI


starting bb 8
  106 r134:DI=r134:DI|r197:DI
      REG_DEAD: r197:DI
      REG_EQUAL: r134:DI|0x4000000000000000
  105 r197:DI=0x4000000000000000


starting bb 9
  110 cc:CC=cmp(r133:SI,0x0)
      REG_DEAD: r133:SI
  109 [sfp:SI-0x28]=r134:DI
  109 [sfp:SI-0x28]=r134:DI
found mem(109) *(r[25]+-40)


starting bb 10
  115 cc:CC=cmp(r198:SI,0x0)
      REG_DEAD: r198:SI
  114 r198:SI=r198:SI|r134:DI#4
      REG_DEAD: r134:DI
  113 r198:SI=r134:DI#0


starting bb 11
  120 call [`vfp_double_normalise_denormal'] argc:0x0
      REG_DEAD: r0:SI
      REG_EH_REGION: 0x0
  119 r0:SI=r199:SI
      REG_DEAD: r199:SI
      REG_EQUAL: sfp:SI-0x30
  118 r199:SI=sfp:SI-0x30
  118 r199:SI=sfp:SI-0x30
found pre add(118) r[199]=r[25]+-48


starting bb 12
  151 use r0:SI
  139 r0:SI=call [`vfp_double_normaliseround'] argc:0x8
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  138 r3:SI=r137:SI
      REG_DEAD: r137:SI
  137 r2:SI=r145:SI
      REG_DEAD: r145:SI
  136 r1:SI=r200:SI
      REG_DEAD: r200:SI
      REG_EQUAL: sfp:SI-0x10
  135 r0:SI=r142:SI
      REG_DEAD: r142:SI
  134 [sp:SI]=r204:SI
      REG_DEAD: r204:SI
      REG_EQUAL: `*.LC9'
  134 [sp:SI]=r204:SI
      REG_DEAD: r204:SI
      REG_EQUAL: `*.LC9'
found mem(134) *(r[13]+0)
  133 r204:SI=`*.LC9'
  131 r137:SI=r0:SI
      REG_DEAD: r0:SI
  130 r0:SI=call [`vfp_double_add'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  129 r3:SI=r145:SI
  128 r2:SI=r202:SI
      REG_DEAD: r202:SI
      REG_EQUAL: sfp:SI-0x30
  127 r1:SI=r201:SI
      REG_DEAD: r201:SI
      REG_EQUAL: sfp:SI-0x20
  126 r0:SI=r200:SI
      REG_EQUAL: sfp:SI-0x10
  125 r202:SI=sfp:SI-0x30
  125 r202:SI=sfp:SI-0x30
found pre add(125) r[202]=r[25]+-48
  124 r201:SI=sfp:SI-0x20
  124 r201:SI=sfp:SI-0x20
found pre add(124) r[201]=r[25]+-32
  123 r200:SI=sfp:SI-0x10
  123 r200:SI=sfp:SI-0x10
found pre add(123) r[200]=r[25]+-16


vfp_double_fadd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={13d,12u} r1={9d,5u} r2={9d,3u} r3={9d,3u} r11={1d,12u} r12={7d} r13={1d,19u} r14={7d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={16d,10u} r25={1d,23u,6d} r26={1d,11u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={1d,3u} r134={4d,8u,1d} r135={1d,3u} r136={4d,8u,1d} r137={1d,1u} r139={1d,5u,1d} r140={1d,5u,1d} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,2u} r146={1d,1u} r147={1d,1u} r152={1d,1u,1d} r153={1d,1u} r156={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,2u} r162={1d,1u} r163={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={2d,2u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r179={1d,1u,1d} r180={1d,1u} r183={1d,1u} r184={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,2u} r189={1d,1u} r190={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={2d,2u} r199={1d,1u} r200={1d,2u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r206={1d,1u} r208={1d,1u} r210={1d,1u} r211={2d,3u} r212={1d,1u} r214={1d,1u} r216={1d,1u} r217={2d,3u} 
;;    total ref usage 1009{803d,194u,12e} in 111{105 regular + 6 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 140 142 143 144 145 146 147 152 153 156 157 159 160 161 162 163 166 167 168 169 206 208 210 211
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 135 136 140 142 143 144 145 146 147 152 153 156 157 159 160 161 162 163 166 167 168 169 206 208 210 211
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:959 (set (reg/v:SI 142 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:959 (set (reg/v:SI 143 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ dn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:959 (set (reg/v:SI 144 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:959 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:963 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ dn ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:963 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:963 (set (reg:DI 140 [ D.4964 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4964 ])
            (reg:DI 147))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 147)
        (expr_list:REG_EQUAL (and:DI (reg:DI 140 [ D.4964 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 14 13 16 2 arch/arm/vfp/vfp.h:304 (set (reg:SI 206)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 146)
        (nil)))

(insn 16 14 17 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:SI 206) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(insn 17 16 19 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 208)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 19 17 20 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:SI 208) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.6006 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (and:SI (reg:SI 152)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.6006 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 211 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 211 [+4 ])
        (ior:SI (reg:SI 156)
            (reg:SI 211 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 210)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 140 [ D.4964 ])
        (nil)))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (reg:SI 211 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 210)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 211 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 211 [+4 ])
        (nil)))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 161 [ D.6006 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.6006 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 159)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.6006 ])
            (reg:SI 162))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(insn 36 35 39 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 39 36 40 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.6006 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 161 [ D.6006 ])
        (nil)))

(insn 40 39 42 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 42 40 43 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (reg:SI 163)
            (reg:SI 166))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 163)
            (nil))))

(insn 43 42 44 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 167)
        (nil)))

(insn 44 43 45 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 168)
        (nil)))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(jump_insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145
;; live  gen 	 136 170
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 47 46 48 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 3 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 49 48 50 3 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 170)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 136 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u60(11){ }u61(13){ }u62(25){ }u63(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 144 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 50 49 51 4 301 "" [1 uses])

(note 51 50 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 4 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) 163 {*arm_movdi} (nil))

(insn 53 52 54 4 arch/arm/vfp/vfpdouble.c:964 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.6006 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.6006 ])
        (nil)))

(jump_insn 54 53 55 4 arch/arm/vfp/vfpdouble.c:964 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 142 144 145


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 142 144 145
;; live  gen 	 24 [cc] 171
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 55 54 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 5 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (reg:SI 171 [ significand ])
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 5 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (reg:SI 171 [ significand ])
        (ior:SI (reg:SI 171 [ significand ])
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 136 [ significand ])
        (nil)))

(insn 58 57 59 5 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 171 [ significand ])
        (nil)))

(jump_insn 59 58 60 5 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145


;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  7 [71.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u77(11){ }u78(13){ }u79(25){ }u80(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 172
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145
;; live  gen 	 0 [r0] 172
;; live  kill	 14 [lr]

;; Pred edge  5 [29.0%]  (fallthru)
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 6 arch/arm/vfp/vfpdouble.c:965 (set (reg/f:SI 172)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 62 61 63 6 arch/arm/vfp/vfpdouble.c:965 (set (reg:SI 0 r0)
        (reg/f:SI 172)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 172)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(call_insn 63 62 64 6 arch/arm/vfp/vfpdouble.c:965 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 139 173 174 179 180 183 184 186 187 188 189 190 193 194 195 196 212 214 216 217
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 134 139 173 174 179 180 183 184 186 187 188 189 190 193 194 195 196 212 214 216 217
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%] 
;; Pred edge  5 [71.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 64 63 65 7 302 "" [2 uses])

(note 65 64 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 7 arch/arm/vfp/vfpdouble.c:967 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ dm ])
        (nil)))

(call_insn 67 66 68 7 arch/arm/vfp/vfpdouble.c:967 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 69 7 arch/arm/vfp/vfpdouble.c:967 (set (reg:DI 139 [ D.4973 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 69 68 70 7 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 70 69 71 7 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.4973 ])
            (reg:DI 174))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 174)
        (expr_list:REG_EQUAL (and:DI (reg:DI 139 [ D.4973 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 71 70 73 7 arch/arm/vfp/vfp.h:304 (set (reg:SI 212)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 173)
        (nil)))

(insn 73 71 74 7 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:SI 212) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 74 73 76 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 214)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 76 74 77 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:SI 214) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 214)
        (nil)))

(insn 77 76 78 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 179)
        (nil)))

(insn 78 77 79 7 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.6021 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_EQUAL (and:SI (reg:SI 179)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 79 78 80 7 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.6021 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 80 79 81 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 81 80 82 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 217 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 82 81 83 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 217 [+4 ])
        (ior:SI (reg:SI 183)
            (reg:SI 217 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(insn 83 82 84 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 216)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 139 [ D.4973 ])
        (nil)))

(insn 84 83 85 7 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (reg:SI 217 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 85 84 86 7 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 216)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 86 85 87 7 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 184)
        (nil)))

(insn 87 86 88 7 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 217 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 217 [+4 ])
        (nil)))

(insn 88 87 89 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 89 88 90 7 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 90 89 91 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 188 [ D.6021 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.6021 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 91 90 92 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 186)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 92 91 93 7 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188 [ D.6021 ])
            (reg:SI 189))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 189)
        (nil)))

(insn 93 92 96 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 96 93 97 7 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188 [ D.6021 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 188 [ D.6021 ])
        (nil)))

(insn 97 96 99 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 99 97 100 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (reg:SI 190)
            (reg:SI 193))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_DEAD (reg:SI 190)
            (nil))))

(insn 100 99 101 7 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 194)
        (nil)))

(insn 101 100 102 7 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 195)
        (nil)))

(insn 102 101 103 7 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(jump_insn 103 102 104 7 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u135(11){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 134 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  gen 	 134 197
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 104 103 105 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 8 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 106 105 107 8 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 197)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 134 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 107 106 108 9 303 "" [1 uses])

(note 108 107 109 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 9 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) 163 {*arm_movdi} (nil))

(insn 110 109 111 9 arch/arm/vfp/vfpdouble.c:968 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6021 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.6021 ])
        (nil)))

(jump_insn 111 110 112 9 arch/arm/vfp/vfpdouble.c:968 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145


;; Succ edge  10 [61.0%]  (fallthru)
;; Succ edge  12 [39.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u150(11){ }u151(13){ }u152(25){ }u153(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 198
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 145
;; live  gen 	 24 [cc] 198
;; live  kill	

;; Pred edge  9 [61.0%]  (fallthru)
(note 112 111 113 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 10 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (reg:SI 198 [ significand ])
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 10 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (reg:SI 198 [ significand ])
        (ior:SI (reg:SI 198 [ significand ])
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 134 [ significand ])
        (nil)))

(insn 115 114 116 10 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 198 [ significand ])
        (nil)))

(jump_insn 116 115 117 10 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145


;; Succ edge  11 [39.0%]  (fallthru)
;; Succ edge  12 [61.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u159(11){ }u160(13){ }u161(25){ }u162(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 199
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  gen 	 0 [r0] 199
;; live  kill	 14 [lr]

;; Pred edge  10 [39.0%]  (fallthru)
(note 117 116 118 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 11 arch/arm/vfp/vfpdouble.c:969 (set (reg/f:SI 199)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 119 118 120 11 arch/arm/vfp/vfpdouble.c:969 (set (reg:SI 0 r0)
        (reg/f:SI 199)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))

(call_insn 120 119 121 11 arch/arm/vfp/vfpdouble.c:969 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u168(11){ }u169(13){ }u170(25){ }u171(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 200 201 202 204
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 137 200 201 202 204
;; live  kill	 14 [lr]

;; Pred edge  9 [39.0%] 
;; Pred edge  10 [61.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 121 120 122 12 304 "" [2 uses])

(note 122 121 123 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 12 arch/arm/vfp/vfpdouble.c:971 (set (reg/f:SI 200)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 124 123 125 12 arch/arm/vfp/vfpdouble.c:971 (set (reg/f:SI 201)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 125 124 126 12 arch/arm/vfp/vfpdouble.c:971 (set (reg/f:SI 202)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 126 125 127 12 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 0 r0)
        (reg/f:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))

(insn 127 126 128 12 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 1 r1)
        (reg/f:SI 201)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 201)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(insn 128 127 129 12 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 2 r2)
        (reg/f:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 202)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))

(insn 129 128 130 12 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 130 129 131 12 arch/arm/vfp/vfpdouble.c:971 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_add") [flags 0x3] <function_decl 0x10b08080 vfp_double_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 131 130 133 12 arch/arm/vfp/vfpdouble.c:971 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 133 131 134 12 arch/arm/vfp/vfpdouble.c:973 (set (reg/f:SI 204)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x10e47b20>)) 167 {*arm_movsi_insn} (nil))

(insn 134 133 135 12 arch/arm/vfp/vfpdouble.c:973 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 204)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 204)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x10e47b20>)
            (nil))))

(insn 135 134 136 12 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ dd ])
        (nil)))

(insn 136 135 137 12 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 1 r1)
        (reg/f:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 200)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 137 136 138 12 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 145 [ fpscr ])
        (nil)))

(insn 138 137 139 12 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ exceptions ])
        (nil)))

(call_insn 139 138 151 12 arch/arm/vfp/vfpdouble.c:973 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 151 139 0 12 arch/arm/vfp/vfpdouble.c:974 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_ftosi (vfp_double_ftosi)[0:169]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   39 cc:CC=cmp(r169:SI,0x0)
      REG_DEAD: r169:SI
   38 r169:SI=zero_extend(r168:QI)
      REG_DEAD: r168:QI
   37 r168:QI=r167:SI#0
      REG_DEAD: r167:SI
   36 r167:SI=r163:SI&r166:SI
      REG_DEAD: r166:SI
      REG_DEAD: r163:SI
   34 r166:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   33 cc:CC=cmp(r161:SI,0x0)
   30 r163:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   29 cc:CC=cmp(r161:SI,r162:SI)
   28 r162:SI=sign_extend(r159:HI)
      REG_DEAD: r159:HI
      REG_EQUAL: 0x7ff
   27 r161:SI=sign_extend(r134:SI#0)
   26 r159:HI=r160:SI#0
      REG_DEAD: r160:SI
      REG_EQUAL: 0x7ff
   25 r160:SI=0xffffffffffff07ff
   24 r135:DI#4=r229:SI 0>>0x2
      REG_DEAD: r229:SI
   23 r135:DI#0=r157:SI|r135:DI#0
      REG_DEAD: r157:SI
   22 r135:DI#0=r228:SI 0>>0x2
      REG_DEAD: r228:SI
   21 r157:SI=r229:SI<<0x1e
   20 r228:SI=r144:DI#0<<0xc
   19 r229:SI=r156:SI|r229:SI
      REG_DEAD: r156:SI
   18 r229:SI=r144:DI#4<<0xc
   17 r156:SI=r144:DI#0 0>>0x14
   16 r134:SI=r153:SI 0>>0x15
      REG_DEAD: r153:SI
      REG_EQUAL: r152:SI&0x7ff
   15 r153:SI=r152:SI<<0x15
      REG_DEAD: r152:SI
   14 r152:SI=zero_extend(r226:SI#0)
      REG_DEAD: r226:SI
   12 r226:SI=r144:DI#4>>0x14
   11 r144:DI=r0:DI
   10 r0:DI=call [`vfp_get_double'] argc:0x0
    9 r0:SI=r148:SI
      REG_DEAD: r148:SI
    5 r149:SI=r3:SI
      REG_DEAD: r3:SI
    4 r148:SI=r2:SI
      REG_DEAD: r2:SI
    2 r146:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   43 r135:DI=r135:DI|r170:DI
      REG_DEAD: r170:DI
      REG_EQUAL: r135:DI|0x4000000000000000
   42 r170:DI=0x4000000000000000


starting bb 4
   52 cc:CC=cmp(r161:SI,r162:SI)
      REG_DEAD: r162:SI
      REG_DEAD: r161:SI
      REG_EQUAL: cmp(r161:SI,0x7ff)


starting bb 5
   57 cc:CC=cmp(r175:SI,0x0)
      REG_DEAD: r175:SI
   56 r175:SI=r175:SI|r135:DI#4
   55 r175:SI=r135:DI#0


starting bb 6
   60 r139:SI=0x8


starting bb 7
  358 r139:SI={(cc:CC!=0x0)?0x10:0x30}
      REG_DEAD: cc:CC
   69 cc:CC=cmp(r178:SI,0x0)
      REG_DEAD: r178:SI
   68 r178:SI=r178:SI|r176:DI#4
      REG_DEAD: r176:DI
   67 r178:SI=r176:DI#0
   66 r176:DI=r135:DI&r177:DI
      REG_DEAD: r177:DI
      REG_EQUAL: r135:DI&0x2000000000000000
   65 r177:DI=0x2000000000000000


starting bb 8
   82 cc:CC=cmp(r134:SI,0x0)


starting bb 9
   85 r139:SI=0x1


starting bb 10
  360 r139:SI={(cc:CC==0x0)?0x3:0x5}
      REG_DEAD: cc:CC
   92 cc:CC=cmp(r179:SI,0x0)
      REG_DEAD: r179:SI
   91 r179:SI=r179:SI|r135:DI#4
   90 r179:SI=r135:DI#0


starting bb 11
  116 cc:CC=cmp(r181:SI,0x0)
      REG_DEAD: r181:SI
  115 r181:SI=r139:SI&0x10
      REG_DEAD: r139:SI
  362 r141:SI={(cc:CC==0x0)?r180:SI:0x80}
      REG_DEAD: r180:SI
      REG_DEAD: cc:CC
  104 cc:CC=cmp(r180:SI,0x0)
  103 r180:SI=r139:SI&0x4


starting bb 12
  120 r142:SI=0x0
  119 r141:SI=r141:SI|0x1


starting bb 13
  134 cc:CC=cmp(r188:SI,r187:SI)
      REG_DEAD: r187:SI
      REG_EQUAL: cmp(r188:SI,0x41e)
  132 r188:SI=sign_extend(r134:SI#0)
      REG_DEAD: r134:SI
  130 r187:SI=0x41e
  129 r133:SI=zero_extend(r230:SI#0)
      REG_DEAD: r230:SI
  127 r230:SI=r182:DI#4 0>>0x10
      REG_DEAD: r182:DI
  126 r182:DI=r144:DI&r183:DI
      REG_DEAD: r144:DI
      REG_EQUAL: r144:DI&0x8000000000000000
  125 r183:DI=0x8000000000000000


starting bb 14
  148 r141:SI=r141:SI|0x1
  364 r142:SI={(cc:CC==0x0)?0x7fffffff:0xffffffff80000000}
      REG_DEAD: cc:CC
  137 cc:CC=cmp(r133:SI,0x0)
      REG_DEAD: r133:SI


starting bb 15
  158 cc:CC=cmp(r188:SI,r191:SI)
      REG_DEAD: r191:SI
      REG_EQUAL: cmp(r188:SI,0x3fd)
  154 r191:SI=0x3fd
  153 r140:SI=r149:SI&0xc00000
      REG_DEAD: r149:SI


starting bb 16
  176 cc:CC=cmp(r140:SI,0x0)
  355 r236:DI#4=r235:SI
      REG_DEAD: r235:SI
  354 r236:DI#0=r234:SI
      REG_DEAD: r234:SI
  353 clobber r236:DI
  352 r235:SI=r1:SI
      REG_DEAD: r1:SI
  351 r234:SI=r0:SI
      REG_DEAD: r0:SI
  173 r0:DI=call [`__aeabi_llsl'] argc:0x0
      REG_DEAD: r2:SI
      REG_EH_REGION: 0xffffffffffffffff
  172 r2:SI=r201:SI
      REG_DEAD: r201:SI
  171 r0:DI=r135:DI
      REG_DEAD: r135:DI
  170 r201:SI=0x41-r138:SI
      REG_DEAD: r138:SI
  349 r142:SI=r0:SI
      REG_DEAD: r0:SI
  167 r0:DI=call [`__aeabi_llsr'] argc:0x0
      REG_DEAD: r2:SI
      REG_UNUSED: r1:SI
      REG_EH_REGION: 0xffffffffffffffff
  166 r2:SI=r138:SI
  165 r0:DI=r196:DI
      REG_DEAD: r196:DI
  164 {r196:DI=r135:DI+r135:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
  163 r138:SI=r195:SI+0xe
      REG_DEAD: r195:SI
      REG_EQUAL: 0x43e-r188:SI
  163 r138:SI=r195:SI+0xe
      REG_DEAD: r195:SI
      REG_EQUAL: 0x43e-r188:SI
found pre add(163) r[138]=r[195]+14
  162 r195:SI=0x430-r188:SI
      REG_DEAD: r188:SI


starting bb 17
  180 cc:CC=cmp(r203:SI,0x0)
      REG_DEAD: r203:SI
  179 r203:SI=r142:SI&0x1


starting bb 18
  183 r136:DI=0x7fffffffffffffff


starting bb 19
  188 r136:DI=r183:DI
      REG_DEAD: r183:DI
      REG_EQUAL: 0x8000000000000000


starting bb 20
  193 cc:CC=cmp(r140:SI,0xc00000)


starting bb 21
  205 cc:CC=cmp(r210:SI,0x0)
      REG_DEAD: r210:SI
  204 r210:SI=zero_extend(r209:QI)
      REG_DEAD: r209:QI
  203 r209:QI=r208:SI#0
      REG_DEAD: r208:SI
  202 r208:SI=r205:SI^r207:SI
      REG_DEAD: r207:SI
      REG_DEAD: r205:SI
  200 r207:SI=cc:CC==0x0
      REG_DEAD: cc:CC
  199 cc:CC=cmp(r140:SI,0x400000)
      REG_DEAD: r140:SI
  197 r205:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
  196 cc:CC=cmp(r133:SI,0x0)


starting bb 22
  208 r136:DI=0xffffffffffffffff


starting bb 23
  213 r136:DI=0x0


starting bb 24
  219 cc:CC=cmp(r236:DI#4,r213:DI#4)
  218 {r213:DI=r136:DI+r236:DI;clobber cc:CC;}
      REG_DEAD: r136:DI
      REG_UNUSED: cc:CC
  217 r211:QI=0x0
      REG_EQUAL: 0x0


starting bb 25


starting bb 26
  223 cc:CC=cmp(r236:DI#0,r213:DI#0)
      REG_DEAD: r213:DI


starting bb 27
  231 r211:QI=0x1
      REG_EQUAL: 0x1


starting bb 28
  239 cc:CC=cmp(r219:SI,0x0)
      REG_DEAD: r219:SI
  238 r219:SI=zero_extend(r218:QI)
      REG_DEAD: r218:QI
  237 r218:QI=r217:SI#0
      REG_DEAD: r217:SI
  236 r217:SI=r211:QI#0&r216:SI
      REG_DEAD: r216:SI
      REG_DEAD: r211:QI
  234 r216:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
  233 cc:CC=cmp(r142:SI,0xffffffffffffffff)


starting bb 29
  242 r142:SI=r142:SI+0x1


starting bb 30
  256 cc:CC=cmp(r142:SI,r143:SI)
      REG_DEAD: r143:SI
  366 r143:SI={(cc:CC!=0x0)?0xffffffff80000000:0x7fffffff}
      REG_DEAD: cc:CC
  245 cc:CC=cmp(r133:SI,0x0)


starting bb 31
  270 r141:SI=r141:SI|0x1
  368 r142:SI={(cc:CC!=0x0)?0xffffffff80000000:0x7fffffff}
      REG_DEAD: cc:CC
  259 cc:CC=cmp(r133:SI,0x0)


starting bb 32
  277 cc:CC=cmp(r220:SI,0x0)
      REG_DEAD: r220:SI
  276 r220:SI=r220:SI|r236:DI#4
      REG_DEAD: r236:DI
  275 r220:SI=r236:DI#0


starting bb 33
  280 r141:SI=r141:SI|0x10


starting bb 34
  283 cc:CC=cmp(r133:SI,0x0)
      REG_DEAD: r133:SI


starting bb 35
  286 r142:SI=-r142:SI


starting bb 36
  297 cc:CC=cmp(r224:SI,0x0)
      REG_DEAD: r224:SI
  296 r224:SI=r224:SI|r223:DI#4
      REG_DEAD: r223:DI
  295 r224:SI=r223:DI#0
  294 r223:DI=r135:DI|r221:DI
      REG_DEAD: r221:DI
      REG_DEAD: r135:DI
  293 r221:DI=sign_extend(r188:SI)
      REG_DEAD: r188:SI


starting bb 37
  301 cc:CC=cmp(r140:SI,0x400000)
  300 r141:SI=r141:SI|0x10


starting bb 38
  304 cc:CC=cmp(r133:SI,0x0)
      REG_DEAD: r133:SI


starting bb 39
  307 r142:SI=0x1


starting bb 40
  312 cc:CC=cmp(r140:SI,0x800000)
      REG_DEAD: r140:SI


starting bb 41
  315 cc:CC=cmp(r133:SI,0x0)
      REG_DEAD: r133:SI


starting bb 42
  318 r142:SI=0xffffffffffffffff


starting bb 43
  323 r142:SI=0x0


starting bb 44
  339 use r0:SI
  333 r0:SI=r141:SI
      REG_DEAD: r141:SI
  328 call [`vfp_put_float'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
  327 r1:SI=r146:SI
      REG_DEAD: r146:SI
  326 r0:SI=r142:SI
      REG_DEAD: r142:SI


vfp_double_ftosi

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,10u} r1={8d,5u} r2={7d,3u} r3={5d,1u} r11={1d,44u} r12={5d} r13={1d,48u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={39d,34u} r25={1d,44u} r26={1d,43u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,7u} r134={1d,3u} r135={4d,14u,2d} r136={4d,1u} r138={1d,2u} r139={4d,2u} r140={1d,5u} r141={6d,6u} r142={9d,6u} r143={1d,1u} r144={1d,5u,1d} r146={1d,1u} r148={1d,1u} r149={1d,1u} r152={1d,1u,1d} r153={1d,1u} r156={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,3u,1d} r162={1d,2u} r163={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r175={2d,2u} r176={1d,2u} r177={1d,1u} r178={2d,2u} r179={2d,2u} r180={1d,2u} r181={1d,1u} r182={1d,1u} r183={1d,2u} r187={1d,1u} r188={1d,4u,3d} r191={1d,1u} r195={1d,1u} r196={1d,1u} r201={1d,1u} r203={1d,1u} r205={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={2d,1u} r213={1d,2u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={2d,2u} r221={1d,1u} r223={1d,2u} r224={2d,2u} r226={1d,1u} r228={1d,1u} r229={2d,3u} r230={1d,1u} r234={1d,1u} r235={1d,1u} r236={3d,7u} 
;;    total ref usage 992{620d,364u,8e} in 166{162 regular + 4 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 144 146 148 149 152 153 156 157 159 160 161 162 163 166 167 168 169 226 228 229
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 135 144 146 148 149 152 153 156 157 159 160 161 162 163 166 167 168 169 226 228 229
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpdouble.c:586 (set (reg/v:SI 146 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 4 2 5 2 arch/arm/vfp/vfpdouble.c:586 (set (reg/v:SI 148 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:586 (set (reg/v:SI 149 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:592 (set (reg:SI 0 r0)
        (reg/v:SI 148 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 148 [ dm ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:592 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:592 (set (reg:DI 144 [ D.4609 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 14 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 226)
        (ashiftrt:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 14 12 15 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:SI 226) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 226)
        (nil)))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.6036 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (and:SI (reg:SI 152)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 229 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 229 [+4 ])
        (ior:SI (reg:SI 156)
            (reg:SI 229 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 228)
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (reg:SI 229 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 228)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 228)
        (nil)))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 229 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 229 [+4 ])
        (nil)))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 161 [ D.6036 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 159)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.6036 ])
            (reg:SI 162))) 219 {*arm_cmpsi_insn} (nil))

(insn 30 29 33 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 33 30 34 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.6036 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 34 33 36 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 36 34 37 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (reg:SI 163)
            (reg:SI 166))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 163)
            (nil))))

(insn 37 36 38 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 167)
        (nil)))

(insn 38 37 39 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 168)
        (nil)))

(insn 39 38 40 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(jump_insn 40 39 41 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149 161 162
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149 161 162


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; live  gen 	 135 170
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 41 40 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 3 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 43 42 46 3 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 170))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 170)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 135 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 3 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149 161 162
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161 162
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149 161 162
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 46 43 47 4 309 "" [1 uses])

(note 47 46 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 52 47 53 4 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.6036 ])
            (reg:SI 162))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg:SI 161 [ D.6036 ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 161 [ D.6036 ])
                    (const_int 2047 [0x7ff]))
                (nil)))))

(jump_insn 53 52 54 4 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 80)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149


;; Succ edge  5 [56.0%]  (fallthru)
;; Succ edge  8 [44.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 175
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; live  gen 	 24 [cc] 175
;; live  kill	

;; Pred edge  4 [56.0%]  (fallthru)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 5 arch/arm/vfp/vfp.h:331 (set (reg:SI 175 [ significand ])
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 5 arch/arm/vfp/vfp.h:331 (set (reg:SI 175 [ significand ])
        (ior:SI (reg:SI 175 [ significand ])
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 57 56 58 5 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 175 [ significand ])
        (nil)))

(jump_insn 58 57 59 5 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; live  gen 	 139
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 59 58 60 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 63 6 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 139 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 144 146 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 144 146 149


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 139 176 177 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; live  gen 	 24 [cc] 139 176 177 178
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 63 60 64 7 311 "" [1 uses])

(note 64 63 65 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 7 arch/arm/vfp/vfp.h:333 (set (reg:DI 177)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 66 65 67 7 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (and:DI (reg/v:DI 135 [ significand ])
            (reg:DI 177))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 177)
        (expr_list:REG_EQUAL (and:DI (reg/v:DI 135 [ significand ])
                (const_int 2305843009213693952 [0x2000000000000000]))
            (nil))))

(insn 67 66 68 7 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (subreg:SI (reg:DI 176) 0)) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 7 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg:DI 176) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 176)
        (nil)))

(insn 69 68 358 7 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 178)
        (nil)))

(insn 358 69 80 7 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 139 [ tm ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 7 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 144 146 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 144 146 149


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u84(11){ }u85(13){ }u86(25){ }u87(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [44.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 80 358 81 8 310 "" [1 uses])

(note 81 80 82 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 8 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.6036 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 83 82 84 8 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149


;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; live  gen 	 139
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 84 83 85 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 88 9 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 139 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 144 146 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 144 146 149


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u94(11){ }u95(13){ }u96(25){ }u97(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 139 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 144 146 149
;; live  gen 	 24 [cc] 139 179
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 88 85 89 10 314 "" [1 uses])

(note 89 88 90 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 10 arch/arm/vfp/vfp.h:338 (set (reg:SI 179 [ significand ])
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 91 90 92 10 arch/arm/vfp/vfp.h:338 (set (reg:SI 179 [ significand ])
        (ior:SI (reg:SI 179 [ significand ])
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 92 91 360 10 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 179 [ significand ])
        (nil)))

(insn 360 92 101 10 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 139 [ tm ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 144 146 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 144 146 149


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 6 9 7 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u103(11){ }u104(13){ }u105(25){ }u106(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 144 146 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 141 180 181
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 144 146 149
;; live  gen 	 24 [cc] 141 180 181
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 101 360 102 11 312 "" [0 uses])

(note 102 101 103 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 103 102 104 11 arch/arm/vfp/vfpdouble.c:599 (set (reg:SI 180)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 104 103 362 11 arch/arm/vfp/vfpdouble.c:599 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 180)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 362 104 115 11 arch/arm/vfp/vfpdouble.c:588 (set (reg/v:SI 141 [ exceptions ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 180)
            (const_int 128 [0x80]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil))))

(insn 115 362 116 11 arch/arm/vfp/vfpdouble.c:602 (set (reg:SI 181)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ tm ])
        (nil)))

(insn 116 115 117 11 arch/arm/vfp/vfpdouble.c:602 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 181)
        (nil)))

(jump_insn 117 116 118 11 arch/arm/vfp/vfpdouble.c:602 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144 146 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144 146 149


;; Succ edge  12 [39.0%]  (fallthru)
;; Succ edge  13 [61.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u114(11){ }u115(13){ }u116(25){ }u117(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; live  gen 	 141 142
;; live  kill	

;; Pred edge  11 [39.0%]  (fallthru)
(note 118 117 119 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 120 12 arch/arm/vfp/vfpdouble.c:604 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 120 119 123 12 arch/arm/vfp/vfpdouble.c:603 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146


;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u119(11){ }u120(13){ }u121(25){ }u122(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144 146 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144
;; lr  def 	 24 [cc] 133 182 183 187 188 230
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144 146 149
;; live  gen 	 24 [cc] 133 182 183 187 188 230
;; live  kill	

;; Pred edge  11 [61.0%] 
(code_label 123 120 124 13 318 "" [1 uses])

(note 124 123 125 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 13 arch/arm/vfp/vfp.h:304 (set (reg:DI 183)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 126 125 127 13 arch/arm/vfp/vfp.h:304 (set (reg:DI 182)
        (and:DI (reg:DI 144 [ D.4609 ])
            (reg:DI 183))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 144 [ D.4609 ])
        (expr_list:REG_EQUAL (and:DI (reg:DI 144 [ D.4609 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 127 126 129 13 arch/arm/vfp/vfp.h:304 (set (reg:SI 230)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 182)
        (nil)))

(insn 129 127 130 13 arch/arm/vfp/vfp.h:304 (set (reg:SI 133 [ D.6039 ])
        (zero_extend:SI (subreg:HI (reg:SI 230) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 230)
        (nil)))

(insn 130 129 132 13 arch/arm/vfp/vfpdouble.c:605 (set (reg:SI 187)
        (const_int 1054 [0x41e])) 167 {*arm_movsi_insn} (nil))

(insn 132 130 134 13 arch/arm/vfp/vfpdouble.c:605 (set (reg:SI 188 [ D.6036 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 134 [ D.6036 ])
        (nil)))

(insn 134 132 135 13 arch/arm/vfp/vfpdouble.c:605 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188 [ D.6036 ])
            (reg:SI 187))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 188 [ D.6036 ])
                (const_int 1054 [0x41e]))
            (nil))))

(jump_insn 135 134 136 13 arch/arm/vfp/vfpdouble.c:605 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 151)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 141 146 149 183 188
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 141 146 149 183 188


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u133(11){ }u134(13){ }u135(25){ }u136(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141
;; lr  def 	 24 [cc] 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 146
;; live  gen 	 24 [cc] 141 142
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 136 135 137 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 137 136 364 14 arch/arm/vfp/vfpdouble.c:607 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.6039 ])
        (nil)))

(insn 364 137 148 14 arch/arm/vfp/vfpdouble.c:608 (set (reg/v:SI 142 [ d ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 2147483647 [0x7fffffff])
            (const_int -2147483648 [0xffffffff80000000]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 148 364 151 14 arch/arm/vfp/vfpdouble.c:609 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 14 -> ( 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146


;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u140(11){ }u141(13){ }u142(25){ }u143(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 141 146 149 183 188
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 188
;; lr  def 	 24 [cc] 140 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 141 146 149 183 188
;; live  gen 	 24 [cc] 140 191
;; live  kill	

;; Pred edge  13 [50.0%] 
(code_label 151 148 152 15 320 "" [1 uses])

(note 152 151 153 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 15 arch/arm/vfp/vfpdouble.c:589 (set (reg/v:SI 140 [ rmode ])
        (and:SI (reg/v:SI 149 [ fpscr ])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 149 [ fpscr ])
        (nil)))

(insn 154 153 158 15 arch/arm/vfp/vfpdouble.c:610 (set (reg:SI 191)
        (const_int 1021 [0x3fd])) 167 {*arm_movsi_insn} (nil))

(insn 158 154 159 15 arch/arm/vfp/vfpdouble.c:610 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188 [ D.6036 ])
            (reg:SI 191))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 188 [ D.6036 ])
                (const_int 1021 [0x3fd]))
            (nil))))

(jump_insn 159 158 160 15 arch/arm/vfp/vfpdouble.c:610 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 289)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 16 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 141 146 183 188
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 141 146 183 188


;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  36 [50.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u149(11){ }u150(13){ }u151(25){ }u152(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 141 146 183 188
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 188
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138 142 195 196 201 234 235 236
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 141 146 183 188
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 138 142 195 196 201 234 235 236
;; live  kill	 14 [lr] 24 [cc] 236

;; Pred edge  15 [50.0%]  (fallthru)
(note 160 159 162 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 162 160 163 16 arch/arm/vfp/vfpdouble.c:611 (set (reg:SI 195)
        (minus:SI (const_int 1072 [0x430])
            (reg:SI 188 [ D.6036 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 188 [ D.6036 ])
        (nil)))

(insn 163 162 164 16 arch/arm/vfp/vfpdouble.c:611 (set (reg/v:SI 138 [ shift ])
        (plus:SI (reg:SI 195)
            (const_int 14 [0xe]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 195)
        (expr_list:REG_EQUAL (minus:SI (const_int 1086 [0x43e])
                (reg:SI 188 [ D.6036 ]))
            (nil))))

(insn 164 163 165 16 arch/arm/vfp/vfpdouble.c:614 (parallel [
            (set (reg:DI 196)
                (plus:DI (reg/v:DI 135 [ significand ])
                    (reg/v:DI 135 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 165 164 166 16 arch/arm/vfp/vfpdouble.c:614 (set (reg:DI 0 r0)
        (reg:DI 196)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 196)
        (nil)))

(insn 166 165 167 16 arch/arm/vfp/vfpdouble.c:614 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ shift ])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 167 166 349 16 arch/arm/vfp/vfpdouble.c:614 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_UNUSED (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 349 167 170 16 arch/arm/vfp/vfpdouble.c:614 (set (reg/v:SI 142 [ d ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 170 349 171 16 arch/arm/vfp/vfpdouble.c:615 (set (reg:SI 201)
        (minus:SI (const_int 65 [0x41])
            (reg/v:SI 138 [ shift ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ shift ])
        (nil)))

(insn 171 170 172 16 arch/arm/vfp/vfpdouble.c:615 (set (reg:DI 0 r0)
        (reg/v:DI 135 [ significand ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg/v:DI 135 [ significand ])
        (nil)))

(insn 172 171 173 16 arch/arm/vfp/vfpdouble.c:615 (set (reg:SI 2 r2)
        (reg:SI 201)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(call_insn/u 173 172 351 16 arch/arm/vfp/vfpdouble.c:615 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 351 173 352 16 arch/arm/vfp/vfpdouble.c:615 (set (reg:SI 234)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 352 351 353 16 arch/arm/vfp/vfpdouble.c:615 (set (reg:SI 235 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 353 352 354 16 arch/arm/vfp/vfpdouble.c:615 (clobber (reg:DI 236 [ rem ])) -1 (nil))

(insn 354 353 355 16 arch/arm/vfp/vfpdouble.c:615 (set (subreg:SI (reg:DI 236 [ rem ]) 0)
        (reg:SI 234)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 234)
        (nil)))

(insn 355 354 176 16 arch/arm/vfp/vfpdouble.c:615 (set (subreg:SI (reg:DI 236 [ rem ]) 4)
        (reg:SI 235 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 235 [+4 ])
        (nil)))

(insn 176 355 177 16 arch/arm/vfp/vfpdouble.c:617 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 177 176 178 16 arch/arm/vfp/vfpdouble.c:617 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 191)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 146 183 236
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 146 183 236


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u180(11){ }u181(13){ }u182(25){ }u183(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 183 236
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 203
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 183 236
;; live  gen 	 24 [cc] 203
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
(note 178 177 179 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 17 arch/arm/vfp/vfpdouble.c:619 (set (reg:SI 203)
        (and:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 180 179 181 17 arch/arm/vfp/vfpdouble.c:619 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 203)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 203)
        (nil)))

(jump_insn 181 180 182 17 arch/arm/vfp/vfpdouble.c:619 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 186)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 18 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 183 236
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 183 236


;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u187(11){ }u188(13){ }u189(25){ }u190(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; live  gen 	 136
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 182 181 183 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 186 18 arch/arm/vfp/vfpdouble.c:620 (set (reg/v:DI 136 [ incr ])
        (const_int 9223372036854775807 [0x7fffffffffffffff])) 163 {*arm_movdi} (nil))
;; End of basic block 18 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 146 236
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 146 236


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u191(11){ }u192(13){ }u193(25){ }u194(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 183 236
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 183 236
;; live  gen 	 136
;; live  kill	

;; Pred edge  17 [50.0%] 
(code_label 186 183 187 19 325 "" [1 uses])

(note 187 186 188 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 191 19 arch/arm/vfp/vfpdouble.c:618 (set (reg/v:DI 136 [ incr ])
        (reg:DI 183)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 183)
        (expr_list:REG_EQUAL (const_int -9223372036854775808 [0x8000000000000000])
            (nil))))
;; End of basic block 19 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 146 236
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 146 236


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u196(11){ }u197(13){ }u198(25){ }u199(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 146 236
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 146 236
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  16 [50.0%] 
(code_label 191 188 192 20 324 "" [1 uses])

(note 192 191 193 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 193 192 194 20 arch/arm/vfp/vfpdouble.c:621 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 12582912 [0xc00000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 194 193 195 20 arch/arm/vfp/vfpdouble.c:621 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 20 -> ( 23 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 146 236
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 146 236


;; Succ edge  23 [28.0%] 
;; Succ edge  21 [72.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u202(11){ }u203(13){ }u204(25){ }u205(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 146 236
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140
;; lr  def 	 24 [cc] 205 207 208 209 210
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 146 236
;; live  gen 	 24 [cc] 205 207 208 209 210
;; live  kill	

;; Pred edge  20 [72.0%]  (fallthru)
(note 195 194 196 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 21 arch/arm/vfp/vfpdouble.c:623 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 197 196 199 21 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 205)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 199 197 200 21 arch/arm/vfp/vfpdouble.c:623 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ rmode ])
        (nil)))

(insn 200 199 202 21 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 207)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 202 200 203 21 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 208)
        (xor:SI (reg:SI 205)
            (reg:SI 207))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 207)
        (expr_list:REG_DEAD (reg:SI 205)
            (nil))))

(insn 203 202 204 21 arch/arm/vfp/vfpdouble.c:623 (set (reg:QI 209)
        (subreg:QI (reg:SI 208) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))

(insn 204 203 205 21 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 210)
        (zero_extend:SI (reg:QI 209))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 209)
        (nil)))

(insn 205 204 206 21 arch/arm/vfp/vfpdouble.c:623 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 210)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(jump_insn 206 205 207 21 arch/arm/vfp/vfpdouble.c:623 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236


;; Succ edge  22 [50.0%]  (fallthru)
;; Succ edge  23 [50.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u216(11){ }u217(13){ }u218(25){ }u219(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; live  gen 	 136
;; live  kill	

;; Pred edge  21 [50.0%]  (fallthru)
(note 207 206 208 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 211 22 arch/arm/vfp/vfpdouble.c:624 (set (reg/v:DI 136 [ incr ])
        (const_int -1 [0xffffffffffffffff])) 163 {*arm_movdi} (nil))
;; End of basic block 22 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 146 236
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 146 236


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 21 20) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u220(11){ }u221(13){ }u222(25){ }u223(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; live  gen 	 136
;; live  kill	

;; Pred edge  21 [50.0%] 
;; Pred edge  20 [28.0%] 
(code_label 211 208 212 23 327 "" [2 uses])

(note 212 211 213 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 213 212 214 23 arch/arm/vfp/vfpdouble.c:622 (set (reg/v:DI 136 [ incr ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 146 236
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 146 236


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 23 18 19 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u224(11){ }u225(13){ }u226(25){ }u227(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 146 236
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 236
;; lr  def 	 24 [cc] 211 213
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 146 236
;; live  gen 	 24 [cc] 211 213
;; live  kill	 24 [cc]

;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 214 213 215 24 326 "" [0 uses])

(note 215 214 217 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 217 215 218 24 arch/arm/vfp/vfpdouble.c:627 (set (reg:QI 211)
        (const_int 0 [0x0])) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 218 217 219 24 arch/arm/vfp/vfpdouble.c:627 (parallel [
            (set (reg:DI 213)
                (plus:DI (reg/v:DI 136 [ incr ])
                    (reg:DI 236 [ rem ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg/v:DI 136 [ incr ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 219 218 220 24 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 236 [ rem ]) 4)
            (subreg:SI (reg:DI 213) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 220 219 341 24 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 229)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 24 -> ( 27 25)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 141 142 146 211 213 236
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 141 142 146 211 213 236


;; Succ edge  27 [50.0%] 
;; Succ edge  25 [50.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u233(11){ }u234(13){ }u235(25){ }u236(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 141 142 146 211 213 236
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 141 142 146 211 213 236
;; live  gen 	
;; live  kill	

;; Pred edge  24 [50.0%]  (fallthru)
(note 341 220 222 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(jump_insn 222 341 342 25 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 232)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 25 -> ( 28 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 211 213 236
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 211 213 236


;; Succ edge  28 [71.0%] 
;; Succ edge  26 [29.0%]  (fallthru)

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u238(11){ }u239(13){ }u240(25){ }u241(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 211 213 236
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213 236
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 211 213 236
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  25 [29.0%]  (fallthru)
(note 342 222 223 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 223 342 224 26 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 236 [ rem ]) 0)
            (subreg:SI (reg:DI 213) 0))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:DI 213)
        (nil)))

(jump_insn 224 223 229 26 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 229)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 211 236
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 211 236


;; Succ edge  27 [50.0%] 
;; Succ edge  28 [50.0%]  (fallthru)

;; Start of basic block ( 24 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u245(11){ }u246(13){ }u247(25){ }u248(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; live  gen 	 211
;; live  kill	

;; Pred edge  24 [50.0%] 
;; Pred edge  26 [50.0%] 
(code_label 229 224 345 27 330 "" [2 uses])

(note 345 229 231 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 231 345 232 27 arch/arm/vfp/vfpdouble.c:627 (set (reg:QI 211)
        (const_int 1 [0x1])) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 27 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 211 236
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 211 236


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 25 26 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u249(11){ }u250(13){ }u251(25){ }u252(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 211 236
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 211
;; lr  def 	 24 [cc] 216 217 218 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 211 236
;; live  gen 	 24 [cc] 216 217 218 219
;; live  kill	

;; Pred edge  25 [71.0%] 
;; Pred edge  26 [50.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru)
(code_label 232 231 346 28 329 "" [1 uses])

(note 346 232 233 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 233 346 234 28 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (const_int -1 [0xffffffffffffffff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 234 233 236 28 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 216)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 236 234 237 28 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 217)
        (and:SI (subreg:SI (reg:QI 211) 0)
            (reg:SI 216))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (expr_list:REG_DEAD (reg:QI 211)
            (nil))))

(insn 237 236 238 28 arch/arm/vfp/vfpdouble.c:627 (set (reg:QI 218)
        (subreg:QI (reg:SI 217) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 217)
        (nil)))

(insn 238 237 239 28 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 219)
        (zero_extend:SI (reg:QI 218))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 218)
        (nil)))

(insn 239 238 240 28 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 219)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 219)
        (nil)))

(jump_insn 240 239 241 28 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 243)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236


;; Succ edge  29 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u261(11){ }u262(13){ }u263(25){ }u264(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; live  gen 	 142
;; live  kill	

;; Pred edge  28 [50.0%]  (fallthru)
(note 241 240 242 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 242 241 243 29 arch/arm/vfp/vfpdouble.c:628 (set (reg/v:SI 142 [ d ])
        (plus:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 28 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u266(11){ }u267(13){ }u268(25){ }u269(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 142
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; live  gen 	 24 [cc] 143
;; live  kill	

;; Pred edge  28 [50.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 243 242 244 30 328 "" [1 uses])

(note 244 243 245 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 245 244 366 30 arch/arm/vfp/vfpdouble.c:629 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 366 245 256 30 arch/arm/vfp/vfpdouble.c:629 discrim 2 (set (reg:SI 143 [ iftmp.141 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int -2147483648 [0xffffffff80000000])
            (const_int 2147483647 [0x7fffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 256 366 257 30 arch/arm/vfp/vfpdouble.c:629 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (reg:SI 143 [ iftmp.141 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 143 [ iftmp.141 ])
        (nil)))

(jump_insn 257 256 258 30 arch/arm/vfp/vfpdouble.c:629 discrim 3 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 273)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 30 -> ( 31 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236


;; Succ edge  31 [50.0%]  (fallthru)
;; Succ edge  32 [50.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u275(11){ }u276(13){ }u277(25){ }u278(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141
;; lr  def 	 24 [cc] 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 146
;; live  gen 	 24 [cc] 141 142
;; live  kill	

;; Pred edge  30 [50.0%]  (fallthru)
(note 258 257 259 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 368 31 arch/arm/vfp/vfpdouble.c:630 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 368 259 270 31 arch/arm/vfp/vfpdouble.c:630 discrim 2 (set (reg/v:SI 142 [ d ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int -2147483648 [0xffffffff80000000])
            (const_int 2147483647 [0x7fffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 270 368 273 31 arch/arm/vfp/vfpdouble.c:631 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 31 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 30) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u282(11){ }u283(13){ }u284(25){ }u285(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 236
;; lr  def 	 24 [cc] 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146 236
;; live  gen 	 24 [cc] 220
;; live  kill	

;; Pred edge  30 [50.0%] 
(code_label 273 270 274 32 333 "" [1 uses])

(note 274 273 275 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 275 274 276 32 arch/arm/vfp/vfpdouble.c:632 (set (reg:SI 220 [ rem ])
        (subreg:SI (reg:DI 236 [ rem ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 276 275 277 32 arch/arm/vfp/vfpdouble.c:632 (set (reg:SI 220 [ rem ])
        (ior:SI (reg:SI 220 [ rem ])
            (subreg:SI (reg:DI 236 [ rem ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 236 [ rem ])
        (nil)))

(insn 277 276 278 32 arch/arm/vfp/vfpdouble.c:632 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 220 [ rem ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 220 [ rem ])
        (nil)))

(jump_insn 278 277 279 32 arch/arm/vfp/vfpdouble.c:632 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 281)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 32 -> ( 33 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146


;; Succ edge  33 [50.0%]  (fallthru)
;; Succ edge  34 [50.0%] 

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u291(11){ }u292(13){ }u293(25){ }u294(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146
;; live  gen 	 141
;; live  kill	

;; Pred edge  32 [50.0%]  (fallthru)
(note 279 278 280 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 280 279 281 33 arch/arm/vfp/vfpdouble.c:633 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 31 32 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u296(11){ }u297(13){ }u298(25){ }u299(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  31 [100.0%]  (fallthru)
;; Pred edge  32 [50.0%] 
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 281 280 282 34 336 "" [1 uses])

(note 282 281 283 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 283 282 284 34 arch/arm/vfp/vfpdouble.c:635 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.6039 ])
        (nil)))

(jump_insn 284 283 285 34 arch/arm/vfp/vfpdouble.c:635 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 324)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34 -> ( 35 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146


;; Succ edge  35 [50.0%]  (fallthru)
;; Succ edge  44 [50.0%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u302(11){ }u303(13){ }u304(25){ }u305(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146
;; live  gen 	 142
;; live  kill	

;; Pred edge  34 [50.0%]  (fallthru)
(note 285 284 286 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 286 285 289 35 arch/arm/vfp/vfpdouble.c:636 (set (reg/v:SI 142 [ d ])
        (neg:SI (reg/v:SI 142 [ d ]))) 127 {*arm_negsi2} (nil))
;; End of basic block 35 -> ( 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146


;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u307(11){ }u308(13){ }u309(25){ }u310(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 141 146 188
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 188
;; lr  def 	 24 [cc] 221 223 224
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 141 146 188
;; live  gen 	 24 [cc] 221 223 224
;; live  kill	

;; Pred edge  15 [50.0%] 
(code_label 289 286 290 36 323 "" [1 uses])

(note 290 289 293 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 293 290 294 36 arch/arm/vfp/vfpdouble.c:639 (set (reg:DI 221 [ D.6036 ])
        (sign_extend:DI (reg:SI 188 [ D.6036 ]))) 140 {*arm_extendsidi2} (expr_list:REG_DEAD (reg:SI 188 [ D.6036 ])
        (nil)))

(insn 294 293 295 36 arch/arm/vfp/vfpdouble.c:639 (set (reg:DI 223)
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 221 [ D.6036 ]))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 221 [ D.6036 ])
        (expr_list:REG_DEAD (reg/v:DI 135 [ significand ])
            (nil))))

(insn 295 294 296 36 arch/arm/vfp/vfpdouble.c:639 (set (reg:SI 224)
        (subreg:SI (reg:DI 223) 0)) 167 {*arm_movsi_insn} (nil))

(insn 296 295 297 36 arch/arm/vfp/vfpdouble.c:639 (set (reg:SI 224)
        (ior:SI (reg:SI 224)
            (subreg:SI (reg:DI 223) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 223)
        (nil)))

(insn 297 296 298 36 arch/arm/vfp/vfpdouble.c:639 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 224)
        (nil)))

(jump_insn 298 297 299 36 arch/arm/vfp/vfpdouble.c:639 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 321)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 36 -> ( 37 43)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 146


;; Succ edge  37 [61.0%]  (fallthru)
;; Succ edge  43 [39.0%] 

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u319(11){ }u320(13){ }u321(25){ }u322(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  def 	 24 [cc] 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 146
;; live  gen 	 24 [cc] 141
;; live  kill	

;; Pred edge  36 [61.0%]  (fallthru)
(note 299 298 300 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 300 299 301 37 arch/arm/vfp/vfpdouble.c:640 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))

(insn 301 300 302 37 arch/arm/vfp/vfpdouble.c:641 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 302 301 303 37 arch/arm/vfp/vfpdouble.c:641 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 310)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 37 -> ( 38 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 146


;; Succ edge  38 [28.0%]  (fallthru)
;; Succ edge  40 [72.0%] 

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u326(11){ }u327(13){ }u328(25){ }u329(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  37 [28.0%]  (fallthru)
(note 303 302 304 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 304 303 305 38 arch/arm/vfp/vfpdouble.c:641 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.6039 ])
        (nil)))

(jump_insn 305 304 306 38 arch/arm/vfp/vfpdouble.c:641 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 321)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 38 -> ( 39 43)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146


;; Succ edge  39 [39.0%]  (fallthru)
;; Succ edge  43 [61.0%] 

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u332(11){ }u333(13){ }u334(25){ }u335(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; live  gen 	 142
;; live  kill	

;; Pred edge  38 [39.0%]  (fallthru)
(note 306 305 307 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 307 306 310 39 arch/arm/vfp/vfpdouble.c:642 (set (reg/v:SI 142 [ d ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 39 -> ( 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146


;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 37) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u336(11){ }u337(13){ }u338(25){ }u339(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  37 [72.0%] 
(code_label 310 307 311 40 338 "" [1 uses])

(note 311 310 312 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 312 311 313 40 arch/arm/vfp/vfpdouble.c:643 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 8388608 [0x800000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ rmode ])
        (nil)))

(jump_insn 313 312 314 40 arch/arm/vfp/vfpdouble.c:643 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 321)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5321 [0x14c9])
            (nil))))
;; End of basic block 40 -> ( 41 43)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 146


;; Succ edge  41 [46.8%]  (fallthru)
;; Succ edge  43 [53.2%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u342(11){ }u343(13){ }u344(25){ }u345(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  40 [46.8%]  (fallthru)
(note 314 313 315 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 315 314 316 41 arch/arm/vfp/vfpdouble.c:643 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.6039 ])
        (nil)))

(jump_insn 316 315 317 41 arch/arm/vfp/vfpdouble.c:643 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 321)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 41 -> ( 42 43)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146


;; Succ edge  42 [61.0%]  (fallthru)
;; Succ edge  43 [39.0%] 

;; Start of basic block ( 41) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u348(11){ }u349(13){ }u350(25){ }u351(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; live  gen 	 142
;; live  kill	

;; Pred edge  41 [61.0%]  (fallthru)
(note 317 316 318 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 318 317 321 42 arch/arm/vfp/vfpdouble.c:644 (set (reg/v:SI 142 [ d ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 42 -> ( 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146


;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 38 41 40 36) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u352(11){ }u353(13){ }u354(25){ }u355(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; live  gen 	 142
;; live  kill	

;; Pred edge  38 [61.0%] 
;; Pred edge  41 [39.0%] 
;; Pred edge  40 [53.2%] 
;; Pred edge  36 [39.0%] 
(code_label 321 318 322 43 337 "" [4 uses])

(note 322 321 323 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 323 322 324 43 arch/arm/vfp/vfpdouble.c:638 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 43 -> ( 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146


;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 43 12 14 34 42 35 39) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u356(11){ }u357(13){ }u358(25){ }u359(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 146
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  43 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  34 [50.0%] 
;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  35 [100.0%]  (fallthru)
;; Pred edge  39 [100.0%]  (fallthru)
(code_label 324 323 325 44 319 "" [1 uses])

(note 325 324 326 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 326 325 327 44 arch/arm/vfp/vfpdouble.c:650 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ d ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ d ])
        (nil)))

(insn 327 326 328 44 arch/arm/vfp/vfpdouble.c:650 (set (reg:SI 1 r1)
        (reg/v:SI 146 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ sd ])
        (nil)))

(call_insn 328 327 333 44 arch/arm/vfp/vfpdouble.c:650 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 333 328 339 44 arch/arm/vfp/vfpdouble.c:653 (set (reg/i:SI 0 r0)
        (reg/v:SI 141 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ exceptions ])
        (nil)))

(insn 339 333 0 44 arch/arm/vfp/vfpdouble.c:653 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 44 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_ftosiz (vfp_double_ftosiz)[0:170]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   13 r0:SI=call [`vfp_double_ftosi'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   12 r3:SI=0xc00000


vfp_double_ftosiz

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={2d,2u} r1={2d,1u} r2={2d,1u} r3={3d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 141{127d,14u,0e} in 2{1 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 12 2 NOTE_INSN_FUNCTION_BEG)

(insn 12 6 13 2 arch/arm/vfp/vfpdouble.c:657 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 12 0 2 arch/arm/vfp/vfpdouble.c:657 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_ftosi") [flags 0x3] <function_decl 0x10ad5d80 vfp_double_ftosi>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_ftoui (vfp_double_ftoui)[0:167]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   39 cc:CC=cmp(r168:SI,0x0)
      REG_DEAD: r168:SI
   38 r168:SI=zero_extend(r167:QI)
      REG_DEAD: r167:QI
   37 r167:QI=r166:SI#0
      REG_DEAD: r166:SI
   36 r166:SI=r162:SI&r165:SI
      REG_DEAD: r165:SI
      REG_DEAD: r162:SI
   34 r165:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   33 cc:CC=cmp(r160:SI,0x0)
   30 r162:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   29 cc:CC=cmp(r160:SI,r161:SI)
   28 r161:SI=sign_extend(r158:HI)
      REG_DEAD: r158:HI
      REG_EQUAL: 0x7ff
   27 r160:SI=sign_extend(r134:SI#0)
   26 r158:HI=r159:SI#0
      REG_DEAD: r159:SI
      REG_EQUAL: 0x7ff
   25 r159:SI=0xffffffffffff07ff
   24 r135:DI#4=r220:SI 0>>0x2
      REG_DEAD: r220:SI
   23 r135:DI#0=r156:SI|r135:DI#0
      REG_DEAD: r156:SI
   22 r135:DI#0=r219:SI 0>>0x2
      REG_DEAD: r219:SI
   21 r156:SI=r220:SI<<0x1e
   20 r219:SI=r143:DI#0<<0xc
   19 r220:SI=r155:SI|r220:SI
      REG_DEAD: r155:SI
   18 r220:SI=r143:DI#4<<0xc
   17 r155:SI=r143:DI#0 0>>0x14
   16 r134:SI=r152:SI 0>>0x15
      REG_DEAD: r152:SI
      REG_EQUAL: r151:SI&0x7ff
   15 r152:SI=r151:SI<<0x15
      REG_DEAD: r151:SI
   14 r151:SI=zero_extend(r217:SI#0)
      REG_DEAD: r217:SI
   12 r217:SI=r143:DI#4>>0x14
   11 r143:DI=r0:DI
   10 r0:DI=call [`vfp_get_double'] argc:0x0
    9 r0:SI=r147:SI
      REG_DEAD: r147:SI
    5 r148:SI=r3:SI
      REG_DEAD: r3:SI
    4 r147:SI=r2:SI
      REG_DEAD: r2:SI
    2 r145:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   43 r135:DI=r135:DI|r169:DI
      REG_DEAD: r169:DI
      REG_EQUAL: r135:DI|0x4000000000000000
   42 r169:DI=0x4000000000000000


starting bb 4
   52 cc:CC=cmp(r160:SI,r161:SI)
      REG_DEAD: r161:SI
      REG_DEAD: r160:SI
      REG_EQUAL: cmp(r160:SI,0x7ff)


starting bb 5
   57 cc:CC=cmp(r174:SI,0x0)
      REG_DEAD: r174:SI
   56 r174:SI=r174:SI|r135:DI#4
   55 r174:SI=r135:DI#0


starting bb 6
   60 r139:SI=0x8


starting bb 7
  333 r139:SI={(cc:CC!=0x0)?0x10:0x30}
      REG_DEAD: cc:CC
   69 cc:CC=cmp(r177:SI,0x0)
      REG_DEAD: r177:SI
   68 r177:SI=r177:SI|r175:DI#4
      REG_DEAD: r175:DI
   67 r177:SI=r175:DI#0
   66 r175:DI=r135:DI&r176:DI
      REG_DEAD: r176:DI
      REG_EQUAL: r135:DI&0x2000000000000000
   65 r176:DI=0x2000000000000000


starting bb 8
   82 cc:CC=cmp(r134:SI,0x0)


starting bb 9
   85 r139:SI=0x1


starting bb 10
  335 r139:SI={(cc:CC==0x0)?0x3:0x5}
      REG_DEAD: cc:CC
   92 cc:CC=cmp(r178:SI,0x0)
      REG_DEAD: r178:SI
   91 r178:SI=r178:SI|r135:DI#4
   90 r178:SI=r135:DI#0


starting bb 11
  116 cc:CC=cmp(r180:SI,0x0)
      REG_DEAD: r180:SI
  115 r180:SI=r139:SI&0x10
      REG_DEAD: r139:SI
  337 r141:SI={(cc:CC==0x0)?r179:SI:0x80}
      REG_DEAD: r179:SI
      REG_DEAD: cc:CC
  104 cc:CC=cmp(r179:SI,0x0)
  103 r179:SI=r139:SI&0x4


starting bb 12
  119 r133:SI=0x0


starting bb 13
  128 r133:SI=zero_extend(r221:SI#0)
      REG_DEAD: r221:SI
  126 r221:SI=r181:DI#4 0>>0x10
      REG_DEAD: r181:DI
  125 r181:DI=r143:DI&r182:DI
      REG_DEAD: r182:DI
      REG_DEAD: r143:DI
      REG_EQUAL: r143:DI&0x8000000000000000
  124 r182:DI=0x8000000000000000


starting bb 14
  135 cc:CC=cmp(r187:SI,r186:SI)
      REG_DEAD: r186:SI
      REG_EQUAL: cmp(r187:SI,0x41e)
  133 r187:SI=sign_extend(r134:SI#0)
      REG_DEAD: r134:SI
  131 r186:SI=0x41e


starting bb 15
  341 r142:SI={(cc:CC!=0x0)?0x0:0xffffffffffffffff}
      REG_DEAD: cc:CC
  339 r141:SI=0x1
  138 cc:CC=cmp(r133:SI,0x0)
      REG_DEAD: r133:SI


starting bb 16
  158 cc:CC=cmp(r187:SI,r190:SI)
      REG_DEAD: r190:SI
      REG_EQUAL: cmp(r187:SI,0x3fd)
  154 r190:SI=0x3fd
  153 r140:SI=r148:SI&0xc00000
      REG_DEAD: r148:SI


starting bb 17
  176 cc:CC=cmp(r140:SI,0x0)
  330 r227:DI#4=r226:SI
      REG_DEAD: r226:SI
  329 r227:DI#0=r225:SI
      REG_DEAD: r225:SI
  328 clobber r227:DI
  327 r226:SI=r1:SI
      REG_DEAD: r1:SI
  326 r225:SI=r0:SI
      REG_DEAD: r0:SI
  173 r0:DI=call [`__aeabi_llsl'] argc:0x0
      REG_DEAD: r2:SI
      REG_EH_REGION: 0xffffffffffffffff
  172 r2:SI=r200:SI
      REG_DEAD: r200:SI
  171 r0:DI=r135:DI
      REG_DEAD: r135:DI
  170 r200:SI=0x41-r138:SI
      REG_DEAD: r138:SI
  324 r142:SI=r0:SI
      REG_DEAD: r0:SI
  167 r0:DI=call [`__aeabi_llsr'] argc:0x0
      REG_DEAD: r2:SI
      REG_UNUSED: r1:SI
      REG_EH_REGION: 0xffffffffffffffff
  166 r2:SI=r138:SI
  165 r0:DI=r195:DI
      REG_DEAD: r195:DI
  164 {r195:DI=r135:DI+r135:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
  163 r138:SI=r194:SI+0xe
      REG_DEAD: r194:SI
      REG_EQUAL: 0x43e-r187:SI
  163 r138:SI=r194:SI+0xe
      REG_DEAD: r194:SI
      REG_EQUAL: 0x43e-r187:SI
found pre add(163) r[138]=r[194]+14
  162 r194:SI=0x430-r187:SI
      REG_DEAD: r187:SI


starting bb 18
  180 cc:CC=cmp(r202:SI,0x0)
      REG_DEAD: r202:SI
  179 r202:SI=r142:SI&0x1


starting bb 19
  183 r136:DI=0x7fffffffffffffff


starting bb 20
  188 r136:DI=0x8000000000000000


starting bb 21
  193 cc:CC=cmp(r140:SI,0xc00000)


starting bb 22
  205 cc:CC=cmp(r209:SI,0x0)
      REG_DEAD: r209:SI
  204 r209:SI=zero_extend(r208:QI)
      REG_DEAD: r208:QI
  203 r208:QI=r207:SI#0
      REG_DEAD: r207:SI
  202 r207:SI=r204:SI^r206:SI
      REG_DEAD: r206:SI
      REG_DEAD: r204:SI
  200 r206:SI=cc:CC==0x0
      REG_DEAD: cc:CC
  199 cc:CC=cmp(r140:SI,0x400000)
      REG_DEAD: r140:SI
  197 r204:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
  196 cc:CC=cmp(r133:SI,0x0)


starting bb 23
  208 r136:DI=0xffffffffffffffff


starting bb 24
  213 r136:DI=0x0


starting bb 25
  217 cc:CC=cmp(r227:DI#4,r210:DI#4)
  216 {r210:DI=r136:DI+r227:DI;clobber cc:CC;}
      REG_DEAD: r136:DI
      REG_UNUSED: cc:CC


starting bb 26


starting bb 27
  221 cc:CC=cmp(r227:DI#0,r210:DI#0)
      REG_DEAD: r210:DI


starting bb 28
  229 cc:CC=cmp(r142:SI,0xffffffffffffffff)


starting bb 29
  232 r142:SI=r142:SI+0x1


starting bb 30
  237 r141:SI=r141:SI|0x1


starting bb 31
  242 cc:CC=cmp(r142:SI,0x0)


starting bb 32
  246 cc:CC=cmp(r133:SI,0x0)
      REG_DEAD: r133:SI


starting bb 33
  250 r142:SI=0x0
  249 r141:SI=r141:SI|0x1


starting bb 34
  257 cc:CC=cmp(r211:SI,0x0)
      REG_DEAD: r211:SI
  256 r211:SI=r211:SI|r227:DI#4
      REG_DEAD: r227:DI
  255 r211:SI=r227:DI#0


starting bb 35
  260 r141:SI=r141:SI|0x10


starting bb 36
  271 cc:CC=cmp(r215:SI,0x0)
      REG_DEAD: r215:SI
  270 r215:SI=r215:SI|r214:DI#4
      REG_DEAD: r214:DI
  269 r215:SI=r214:DI#0
  268 r214:DI=r135:DI|r212:DI
      REG_DEAD: r212:DI
      REG_DEAD: r135:DI
  267 r212:DI=sign_extend(r187:SI)
      REG_DEAD: r187:SI


starting bb 37
  275 cc:CC=cmp(r140:SI,0x400000)
  274 r141:SI=r141:SI|0x10


starting bb 38
  278 cc:CC=cmp(r133:SI,0x0)
      REG_DEAD: r133:SI


starting bb 39
  281 r142:SI=0x1


starting bb 40
  286 cc:CC=cmp(r140:SI,0x800000)
      REG_DEAD: r140:SI


starting bb 41
  289 cc:CC=cmp(r133:SI,0x0)
      REG_DEAD: r133:SI


starting bb 42
  293 r142:SI=0x0
  292 r141:SI=r141:SI|0x1


starting bb 43
  298 r142:SI=0x0


starting bb 44
  314 use r0:SI
  308 r0:SI=r141:SI
      REG_DEAD: r141:SI
  303 call [`vfp_put_float'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
  302 r1:SI=r145:SI
      REG_DEAD: r145:SI
  301 r0:SI=r142:SI
      REG_DEAD: r142:SI


vfp_double_ftoui

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,10u} r1={8d,5u} r2={7d,3u} r3={5d,1u} r11={1d,44u} r12={5d} r13={1d,48u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={36d,31u} r25={1d,44u} r26={1d,43u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={2d,5u} r134={1d,3u} r135={4d,14u,2d} r136={4d,1u} r138={1d,2u} r139={4d,2u} r140={1d,5u} r141={7d,6u} r142={7d,5u} r143={1d,5u,1d} r145={1d,1u} r147={1d,1u} r148={1d,1u} r151={1d,1u,1d} r152={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,3u,1d} r161={1d,2u} r162={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r174={2d,2u} r175={1d,2u} r176={1d,1u} r177={2d,2u} r178={2d,2u} r179={1d,2u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r186={1d,1u} r187={1d,4u,3d} r190={1d,1u} r194={1d,1u} r195={1d,1u} r200={1d,1u} r202={1d,1u} r204={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,2u} r211={2d,2u} r212={1d,1u} r214={1d,2u} r215={2d,2u} r217={1d,1u} r219={1d,1u} r220={2d,3u} r221={1d,1u} r225={1d,1u} r226={1d,1u} r227={3d,7u} 
;;    total ref usage 969{610d,351u,8e} in 156{152 regular + 4 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 143 145 147 148 151 152 155 156 158 159 160 161 162 165 166 167 168 217 219 220
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 135 143 145 147 148 151 152 155 156 158 159 160 161 162 165 166 167 168 217 219 220
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpdouble.c:507 (set (reg/v:SI 145 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 4 2 5 2 arch/arm/vfp/vfpdouble.c:507 (set (reg/v:SI 147 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:507 (set (reg/v:SI 148 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:513 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ dm ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:513 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:513 (set (reg:DI 143 [ D.4518 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 14 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 217)
        (ashiftrt:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 14 12 15 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 151)
        (zero_extend:SI (subreg:HI (reg:SI 217) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 217)
        (nil)))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (ashift:SI (reg:SI 151)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.6071 ])
        (lshiftrt:SI (reg:SI 152)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (and:SI (reg:SI 151)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 155)
        (lshiftrt:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 220 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 220 [+4 ])
        (ior:SI (reg:SI 155)
            (reg:SI 220 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 155)
        (nil)))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 219)
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (ashift:SI (reg:SI 220 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 219)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 219)
        (nil)))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 220 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 220 [+4 ])
        (nil)))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 159)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 158)
        (subreg:HI (reg:SI 159) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 160 [ D.6071 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (reg:HI 158))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 158)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160 [ D.6071 ])
            (reg:SI 161))) 219 {*arm_cmpsi_insn} (nil))

(insn 30 29 33 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 33 30 34 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160 [ D.6071 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 34 33 36 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 36 34 37 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (and:SI (reg:SI 162)
            (reg:SI 165))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 162)
            (nil))))

(insn 37 36 38 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 166)
        (nil)))

(insn 38 37 39 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 167)
        (nil)))

(insn 39 38 40 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168)
        (nil)))

(jump_insn 40 39 41 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148 160 161
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148 160 161


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; live  gen 	 135 169
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 41 40 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 3 arch/arm/vfp/vfp.h:310 (set (reg:DI 169)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 43 42 46 3 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 169))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 169)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 135 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 3 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148 160 161
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148 160 161
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 46 43 47 4 343 "" [1 uses])

(note 47 46 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 52 47 53 4 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160 [ D.6071 ])
            (reg:SI 161))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 160 [ D.6071 ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 160 [ D.6071 ])
                    (const_int 2047 [0x7ff]))
                (nil)))))

(jump_insn 53 52 54 4 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 80)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148


;; Succ edge  5 [56.0%]  (fallthru)
;; Succ edge  8 [44.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; live  gen 	 24 [cc] 174
;; live  kill	

;; Pred edge  4 [56.0%]  (fallthru)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 5 arch/arm/vfp/vfp.h:331 (set (reg:SI 174 [ significand ])
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 5 arch/arm/vfp/vfp.h:331 (set (reg:SI 174 [ significand ])
        (ior:SI (reg:SI 174 [ significand ])
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 57 56 58 5 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 174 [ significand ])
        (nil)))

(jump_insn 58 57 59 5 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; live  gen 	 139
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 59 58 60 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 63 6 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 139 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 143 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 143 145 148


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 139 175 176 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; live  gen 	 24 [cc] 139 175 176 177
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 63 60 64 7 345 "" [1 uses])

(note 64 63 65 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 7 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 66 65 67 7 arch/arm/vfp/vfp.h:333 (set (reg:DI 175)
        (and:DI (reg/v:DI 135 [ significand ])
            (reg:DI 176))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 176)
        (expr_list:REG_EQUAL (and:DI (reg/v:DI 135 [ significand ])
                (const_int 2305843009213693952 [0x2000000000000000]))
            (nil))))

(insn 67 66 68 7 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (subreg:SI (reg:DI 175) 0)) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 7 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (ior:SI (reg:SI 177)
            (subreg:SI (reg:DI 175) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 175)
        (nil)))

(insn 69 68 333 7 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(insn 333 69 80 7 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 139 [ tm ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 7 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 143 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 143 145 148


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u84(11){ }u85(13){ }u86(25){ }u87(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [44.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 80 333 81 8 344 "" [1 uses])

(note 81 80 82 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 8 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.6071 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 83 82 84 8 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148


;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; live  gen 	 139
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 84 83 85 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 88 9 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 139 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 143 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 143 145 148


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u94(11){ }u95(13){ }u96(25){ }u97(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 139 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 145 148
;; live  gen 	 24 [cc] 139 178
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 88 85 89 10 348 "" [1 uses])

(note 89 88 90 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 10 arch/arm/vfp/vfp.h:338 (set (reg:SI 178 [ significand ])
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 91 90 92 10 arch/arm/vfp/vfp.h:338 (set (reg:SI 178 [ significand ])
        (ior:SI (reg:SI 178 [ significand ])
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 92 91 335 10 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 178 [ significand ])
        (nil)))

(insn 335 92 101 10 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 139 [ tm ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 143 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 143 145 148


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 6 9 7 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u103(11){ }u104(13){ }u105(25){ }u106(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 143 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 141 179 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139 143 145 148
;; live  gen 	 24 [cc] 141 179 180
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 101 335 102 11 346 "" [0 uses])

(note 102 101 103 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 103 102 104 11 arch/arm/vfp/vfpdouble.c:519 (set (reg:SI 179)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 104 103 337 11 arch/arm/vfp/vfpdouble.c:519 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 337 104 115 11 arch/arm/vfp/vfpdouble.c:509 (set (reg/v:SI 141 [ exceptions ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 179)
            (const_int 128 [0x80]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:SI 179)
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil))))

(insn 115 337 116 11 arch/arm/vfp/vfpdouble.c:522 (set (reg:SI 180)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ tm ])
        (nil)))

(insn 116 115 117 11 arch/arm/vfp/vfpdouble.c:522 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 180)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 180)
        (nil)))

(jump_insn 117 116 118 11 arch/arm/vfp/vfpdouble.c:522 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 122)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 143 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 143 145 148


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u114(11){ }u115(13){ }u116(25){ }u117(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 145 148
;; live  gen 	 133
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 118 117 119 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 122 12 arch/arm/vfp/vfpdouble.c:523 (set (reg:SI 133 [ vdm$sign ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 141 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 141 145 148


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u118(11){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 143 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 133 181 182 221
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 143 145 148
;; live  gen 	 133 181 182 221
;; live  kill	

;; Pred edge  11 [50.0%] 
(code_label 122 119 123 13 352 "" [1 uses])

(note 123 122 124 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 124 123 125 13 arch/arm/vfp/vfp.h:304 (set (reg:DI 182)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 125 124 126 13 arch/arm/vfp/vfp.h:304 (set (reg:DI 181)
        (and:DI (reg:DI 143 [ D.4518 ])
            (reg:DI 182))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 182)
        (expr_list:REG_DEAD (reg:DI 143 [ D.4518 ])
            (expr_list:REG_EQUAL (and:DI (reg:DI 143 [ D.4518 ])
                    (const_int -9223372036854775808 [0x8000000000000000]))
                (nil)))))

(insn 126 125 128 13 arch/arm/vfp/vfp.h:304 (set (reg:SI 221)
        (lshiftrt:SI (subreg:SI (reg:DI 181) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 181)
        (nil)))

(insn 128 126 129 13 arch/arm/vfp/vfp.h:304 (set (reg:SI 133 [ vdm$sign ])
        (zero_extend:SI (subreg:HI (reg:SI 221) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 221)
        (nil)))
;; End of basic block 13 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 141 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 141 145 148


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u127(11){ }u128(13){ }u129(25){ }u130(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 141 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 186 187
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 141 145 148
;; live  gen 	 24 [cc] 186 187
;; live  kill	

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 129 128 130 14 353 "" [0 uses])

(note 130 129 131 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 131 130 133 14 arch/arm/vfp/vfpdouble.c:525 (set (reg:SI 186)
        (const_int 1054 [0x41e])) 167 {*arm_movsi_insn} (nil))

(insn 133 131 135 14 arch/arm/vfp/vfpdouble.c:525 (set (reg:SI 187 [ D.6071 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 134 [ D.6071 ])
        (nil)))

(insn 135 133 136 14 arch/arm/vfp/vfpdouble.c:525 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187 [ D.6071 ])
            (reg:SI 186))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 186)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 187 [ D.6071 ])
                (const_int 1054 [0x41e]))
            (nil))))

(jump_insn 136 135 137 14 arch/arm/vfp/vfpdouble.c:525 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 151)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 141 145 148 187
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 141 145 148 187


;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u136(11){ }u137(13){ }u138(25){ }u139(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 145
;; live  gen 	 24 [cc] 141 142
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 137 136 138 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 339 15 arch/arm/vfp/vfpdouble.c:526 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ vdm$sign ])
        (nil)))

(insn 339 138 341 15 arch/arm/vfp/vfpdouble.c:527 (set (reg/v:SI 141 [ exceptions ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 341 339 151 15 arch/arm/vfp/vfpdouble.c:527 (set (reg/v:SI 142 [ d ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 0 [0x0])
            (const_int -1 [0xffffffffffffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 15 -> ( 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145


;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 141 145 148 187
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 187
;; lr  def 	 24 [cc] 140 190
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 141 145 148 187
;; live  gen 	 24 [cc] 140 190
;; live  kill	

;; Pred edge  14 [50.0%] 
(code_label 151 341 152 16 354 "" [1 uses])

(note 152 151 153 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 16 arch/arm/vfp/vfpdouble.c:510 (set (reg/v:SI 140 [ rmode ])
        (and:SI (reg/v:SI 148 [ fpscr ])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 148 [ fpscr ])
        (nil)))

(insn 154 153 158 16 arch/arm/vfp/vfpdouble.c:528 (set (reg:SI 190)
        (const_int 1021 [0x3fd])) 167 {*arm_movsi_insn} (nil))

(insn 158 154 159 16 arch/arm/vfp/vfpdouble.c:528 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187 [ D.6071 ])
            (reg:SI 190))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 190)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 187 [ D.6071 ])
                (const_int 1021 [0x3fd]))
            (nil))))

(jump_insn 159 158 160 16 arch/arm/vfp/vfpdouble.c:528 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 263)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 141 145 187
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 141 145 187


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  36 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u151(11){ }u152(13){ }u153(25){ }u154(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 141 145 187
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 187
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138 142 194 195 200 225 226 227
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 141 145 187
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 138 142 194 195 200 225 226 227
;; live  kill	 14 [lr] 24 [cc] 227

;; Pred edge  16 [50.0%]  (fallthru)
(note 160 159 162 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 162 160 163 17 arch/arm/vfp/vfpdouble.c:529 (set (reg:SI 194)
        (minus:SI (const_int 1072 [0x430])
            (reg:SI 187 [ D.6071 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 187 [ D.6071 ])
        (nil)))

(insn 163 162 164 17 arch/arm/vfp/vfpdouble.c:529 (set (reg/v:SI 138 [ shift ])
        (plus:SI (reg:SI 194)
            (const_int 14 [0xe]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_EQUAL (minus:SI (const_int 1086 [0x43e])
                (reg:SI 187 [ D.6071 ]))
            (nil))))

(insn 164 163 165 17 arch/arm/vfp/vfpdouble.c:535 (parallel [
            (set (reg:DI 195)
                (plus:DI (reg/v:DI 135 [ significand ])
                    (reg/v:DI 135 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 165 164 166 17 arch/arm/vfp/vfpdouble.c:535 (set (reg:DI 0 r0)
        (reg:DI 195)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 195)
        (nil)))

(insn 166 165 167 17 arch/arm/vfp/vfpdouble.c:535 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ shift ])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 167 166 324 17 arch/arm/vfp/vfpdouble.c:535 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_UNUSED (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 324 167 170 17 arch/arm/vfp/vfpdouble.c:535 (set (reg/v:SI 142 [ d ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 170 324 171 17 arch/arm/vfp/vfpdouble.c:536 (set (reg:SI 200)
        (minus:SI (const_int 65 [0x41])
            (reg/v:SI 138 [ shift ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ shift ])
        (nil)))

(insn 171 170 172 17 arch/arm/vfp/vfpdouble.c:536 (set (reg:DI 0 r0)
        (reg/v:DI 135 [ significand ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg/v:DI 135 [ significand ])
        (nil)))

(insn 172 171 173 17 arch/arm/vfp/vfpdouble.c:536 (set (reg:SI 2 r2)
        (reg:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 200)
        (nil)))

(call_insn/u 173 172 326 17 arch/arm/vfp/vfpdouble.c:536 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 326 173 327 17 arch/arm/vfp/vfpdouble.c:536 (set (reg:SI 225)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 327 326 328 17 arch/arm/vfp/vfpdouble.c:536 (set (reg:SI 226 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 328 327 329 17 arch/arm/vfp/vfpdouble.c:536 (clobber (reg:DI 227 [ rem ])) -1 (nil))

(insn 329 328 330 17 arch/arm/vfp/vfpdouble.c:536 (set (subreg:SI (reg:DI 227 [ rem ]) 0)
        (reg:SI 225)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 225)
        (nil)))

(insn 330 329 176 17 arch/arm/vfp/vfpdouble.c:536 (set (subreg:SI (reg:DI 227 [ rem ]) 4)
        (reg:SI 226 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 226 [+4 ])
        (nil)))

(insn 176 330 177 17 arch/arm/vfp/vfpdouble.c:538 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 177 176 178 17 arch/arm/vfp/vfpdouble.c:538 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 191)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 18 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 145 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 145 227


;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u182(11){ }u183(13){ }u184(25){ }u185(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  gen 	 24 [cc] 202
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 178 177 179 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 18 arch/arm/vfp/vfpdouble.c:540 (set (reg:SI 202)
        (and:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 180 179 181 18 arch/arm/vfp/vfpdouble.c:540 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 202)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 202)
        (nil)))

(jump_insn 181 180 182 18 arch/arm/vfp/vfpdouble.c:540 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 186)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u189(11){ }u190(13){ }u191(25){ }u192(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  gen 	 136
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 182 181 183 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 186 19 arch/arm/vfp/vfpdouble.c:541 (set (reg/v:DI 136 [ incr ])
        (const_int 9223372036854775807 [0x7fffffffffffffff])) 163 {*arm_movdi} (nil))
;; End of basic block 19 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 227


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u193(11){ }u194(13){ }u195(25){ }u196(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  gen 	 136
;; live  kill	

;; Pred edge  18 [50.0%] 
(code_label 186 183 187 20 359 "" [1 uses])

(note 187 186 188 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 191 20 arch/arm/vfp/vfpdouble.c:539 (set (reg/v:DI 136 [ incr ])
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))
;; End of basic block 20 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 227


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u197(11){ }u198(13){ }u199(25){ }u200(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 145 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 145 227
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  17 [50.0%] 
(code_label 191 188 192 21 358 "" [1 uses])

(note 192 191 193 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 193 192 194 21 arch/arm/vfp/vfpdouble.c:542 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 12582912 [0xc00000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 194 193 195 21 arch/arm/vfp/vfpdouble.c:542 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 21 -> ( 24 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 145 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 145 227


;; Succ edge  24 [28.0%] 
;; Succ edge  22 [72.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u203(11){ }u204(13){ }u205(25){ }u206(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 145 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140
;; lr  def 	 24 [cc] 204 206 207 208 209
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 142 145 227
;; live  gen 	 24 [cc] 204 206 207 208 209
;; live  kill	

;; Pred edge  21 [72.0%]  (fallthru)
(note 195 194 196 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 22 arch/arm/vfp/vfpdouble.c:544 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 197 196 199 22 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 204)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 199 197 200 22 arch/arm/vfp/vfpdouble.c:544 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ rmode ])
        (nil)))

(insn 200 199 202 22 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 206)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 202 200 203 22 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 207)
        (xor:SI (reg:SI 204)
            (reg:SI 206))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_DEAD (reg:SI 204)
            (nil))))

(insn 203 202 204 22 arch/arm/vfp/vfpdouble.c:544 (set (reg:QI 208)
        (subreg:QI (reg:SI 207) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 207)
        (nil)))

(insn 204 203 205 22 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 209)
        (zero_extend:SI (reg:QI 208))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 208)
        (nil)))

(insn 205 204 206 22 arch/arm/vfp/vfpdouble.c:544 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 209)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 209)
        (nil)))

(jump_insn 206 205 207 22 arch/arm/vfp/vfpdouble.c:544 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227


;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u217(11){ }u218(13){ }u219(25){ }u220(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  gen 	 136
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 207 206 208 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 211 23 arch/arm/vfp/vfpdouble.c:545 (set (reg/v:DI 136 [ incr ])
        (const_int -1 [0xffffffffffffffff])) 163 {*arm_movdi} (nil))
;; End of basic block 23 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 227


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 22 21) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u221(11){ }u222(13){ }u223(25){ }u224(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  gen 	 136
;; live  kill	

;; Pred edge  22 [50.0%] 
;; Pred edge  21 [28.0%] 
(code_label 211 208 212 24 361 "" [2 uses])

(note 212 211 213 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 213 212 214 24 arch/arm/vfp/vfpdouble.c:543 (set (reg/v:DI 136 [ incr ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 227


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 24 19 20 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u225(11){ }u226(13){ }u227(25){ }u228(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 227
;; lr  def 	 24 [cc] 210
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 227
;; live  gen 	 24 [cc] 210
;; live  kill	 24 [cc]

;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 214 213 215 25 360 "" [0 uses])

(note 215 214 216 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 216 215 217 25 arch/arm/vfp/vfpdouble.c:548 (parallel [
            (set (reg:DI 210)
                (plus:DI (reg/v:DI 136 [ incr ])
                    (reg:DI 227 [ rem ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg/v:DI 136 [ incr ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 217 216 218 25 arch/arm/vfp/vfpdouble.c:548 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 227 [ rem ]) 4)
            (subreg:SI (reg:DI 210) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 218 217 316 25 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 323)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 25 -> ( 28 26)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 141 142 145 210 227
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 141 142 145 210 227


;; Succ edge  28 [50.0%] 
;; Succ edge  26 [50.0%]  (fallthru)

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u234(11){ }u235(13){ }u236(25){ }u237(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 141 142 145 210 227
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 133 141 142 145 210 227
;; live  gen 	
;; live  kill	

;; Pred edge  25 [50.0%]  (fallthru)
(note 316 218 220 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(jump_insn 220 316 317 26 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 26 -> ( 31 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 210 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 210 227


;; Succ edge  31 [71.0%] 
;; Succ edge  27 [29.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u239(11){ }u240(13){ }u241(25){ }u242(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 210 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 210 227
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 210 227
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  26 [29.0%]  (fallthru)
(note 317 220 221 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 221 317 222 27 arch/arm/vfp/vfpdouble.c:548 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 227 [ rem ]) 0)
            (subreg:SI (reg:DI 210) 0))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:DI 210)
        (nil)))

(jump_insn 222 221 323 27 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 323)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 27 -> ( 28 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227


;; Succ edge  28 [50.0%] 
;; Succ edge  31 [50.0%]  (fallthru)

;; Start of basic block ( 27 25) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u246(11){ }u247(13){ }u248(25){ }u249(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  27 [50.0%] 
;; Pred edge  25 [50.0%] 
(code_label 323 222 228 28 370 "" [2 uses])

(note 228 323 229 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 229 228 230 28 arch/arm/vfp/vfpdouble.c:549 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (const_int -1 [0xffffffffffffffff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 230 229 231 28 arch/arm/vfp/vfpdouble.c:549 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 235)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227


;; Succ edge  29 [72.0%]  (fallthru)
;; Succ edge  30 [28.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u252(11){ }u253(13){ }u254(25){ }u255(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  gen 	 142
;; live  kill	

;; Pred edge  28 [72.0%]  (fallthru)
(note 231 230 232 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 232 231 235 29 arch/arm/vfp/vfpdouble.c:550 (set (reg/v:SI 142 [ d ])
        (plus:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 29 -> ( 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 28) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u257(11){ }u258(13){ }u259(25){ }u260(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  gen 	 141
;; live  kill	

;; Pred edge  28 [28.0%] 
(code_label 235 232 236 30 364 "" [1 uses])

(note 236 235 237 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 237 236 240 30 arch/arm/vfp/vfpdouble.c:552 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 30 -> ( 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 26 27) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u262(11){ }u263(13){ }u264(25){ }u265(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  26 [71.0%] 
;; Pred edge  27 [50.0%]  (fallthru)
(code_label 240 237 241 31 362 "" [1 uses])

(note 241 240 242 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 242 241 243 31 arch/arm/vfp/vfpdouble.c:555 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 243 242 244 31 arch/arm/vfp/vfpdouble.c:555 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil))))
;; End of basic block 31 -> ( 32 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227


;; Succ edge  32 (fallthru)
;; Succ edge  34 [100.0%] 

;; Start of basic block ( 31 29 30) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u268(11){ }u269(13){ }u270(25){ }u271(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145 227
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  31 (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  30 [100.0%]  (fallthru)
(code_label 244 243 245 32 365 "" [0 uses])

(note 245 244 246 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 32 arch/arm/vfp/vfpdouble.c:555 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ vdm$sign ])
        (nil)))

(jump_insn 247 246 248 32 arch/arm/vfp/vfpdouble.c:555 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 32 -> ( 33 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145 227


;; Succ edge  33 [39.0%]  (fallthru)
;; Succ edge  34 [61.0%] 

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u274(11){ }u275(13){ }u276(25){ }u277(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 145
;; live  gen 	 141 142
;; live  kill	

;; Pred edge  32 [39.0%]  (fallthru)
(note 248 247 249 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 249 248 250 33 arch/arm/vfp/vfpdouble.c:557 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 250 249 253 33 arch/arm/vfp/vfpdouble.c:556 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 33 -> ( 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145


;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 31 32) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u279(11){ }u280(13){ }u281(25){ }u282(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 227
;; lr  def 	 24 [cc] 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145 227
;; live  gen 	 24 [cc] 211
;; live  kill	

;; Pred edge  31 [100.0%] 
;; Pred edge  32 [61.0%] 
(code_label 253 250 254 34 366 "" [2 uses])

(note 254 253 255 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 255 254 256 34 arch/arm/vfp/vfpdouble.c:558 (set (reg:SI 211 [ rem ])
        (subreg:SI (reg:DI 227 [ rem ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 256 255 257 34 arch/arm/vfp/vfpdouble.c:558 (set (reg:SI 211 [ rem ])
        (ior:SI (reg:SI 211 [ rem ])
            (subreg:SI (reg:DI 227 [ rem ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 227 [ rem ])
        (nil)))

(insn 257 256 258 34 arch/arm/vfp/vfpdouble.c:558 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 211 [ rem ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 211 [ rem ])
        (nil)))

(jump_insn 258 257 259 34 arch/arm/vfp/vfpdouble.c:558 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 299)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34 -> ( 35 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145


;; Succ edge  35 [50.0%]  (fallthru)
;; Succ edge  44 [50.0%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u288(11){ }u289(13){ }u290(25){ }u291(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145
;; live  gen 	 141
;; live  kill	

;; Pred edge  34 [50.0%]  (fallthru)
(note 259 258 260 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 263 35 arch/arm/vfp/vfpdouble.c:559 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 35 -> ( 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145


;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u293(11){ }u294(13){ }u295(25){ }u296(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 141 145 187
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 187
;; lr  def 	 24 [cc] 212 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 140 141 145 187
;; live  gen 	 24 [cc] 212 214 215
;; live  kill	

;; Pred edge  16 [50.0%] 
(code_label 263 260 264 36 357 "" [1 uses])

(note 264 263 267 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 267 264 268 36 arch/arm/vfp/vfpdouble.c:562 (set (reg:DI 212 [ D.6071 ])
        (sign_extend:DI (reg:SI 187 [ D.6071 ]))) 140 {*arm_extendsidi2} (expr_list:REG_DEAD (reg:SI 187 [ D.6071 ])
        (nil)))

(insn 268 267 269 36 arch/arm/vfp/vfpdouble.c:562 (set (reg:DI 214)
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 212 [ D.6071 ]))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 212 [ D.6071 ])
        (expr_list:REG_DEAD (reg/v:DI 135 [ significand ])
            (nil))))

(insn 269 268 270 36 arch/arm/vfp/vfpdouble.c:562 (set (reg:SI 215)
        (subreg:SI (reg:DI 214) 0)) 167 {*arm_movsi_insn} (nil))

(insn 270 269 271 36 arch/arm/vfp/vfpdouble.c:562 (set (reg:SI 215)
        (ior:SI (reg:SI 215)
            (subreg:SI (reg:DI 214) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 214)
        (nil)))

(insn 271 270 272 36 arch/arm/vfp/vfpdouble.c:562 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 215)
        (nil)))

(jump_insn 272 271 273 36 arch/arm/vfp/vfpdouble.c:562 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 296)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 36 -> ( 37 43)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 145


;; Succ edge  37 [61.0%]  (fallthru)
;; Succ edge  43 [39.0%] 

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u305(11){ }u306(13){ }u307(25){ }u308(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  def 	 24 [cc] 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 145
;; live  gen 	 24 [cc] 141
;; live  kill	

;; Pred edge  36 [61.0%]  (fallthru)
(note 273 272 274 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 274 273 275 37 arch/arm/vfp/vfpdouble.c:563 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))

(insn 275 274 276 37 arch/arm/vfp/vfpdouble.c:564 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 276 275 277 37 arch/arm/vfp/vfpdouble.c:564 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 284)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 37 -> ( 38 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 145


;; Succ edge  38 [28.0%]  (fallthru)
;; Succ edge  40 [72.0%] 

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u312(11){ }u313(13){ }u314(25){ }u315(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  37 [28.0%]  (fallthru)
(note 277 276 278 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 278 277 279 38 arch/arm/vfp/vfpdouble.c:564 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ vdm$sign ])
        (nil)))

(jump_insn 279 278 280 38 arch/arm/vfp/vfpdouble.c:564 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 296)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 38 -> ( 39 43)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 145


;; Succ edge  39 [39.0%]  (fallthru)
;; Succ edge  43 [61.0%] 

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u318(11){ }u319(13){ }u320(25){ }u321(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 145
;; live  gen 	 142
;; live  kill	

;; Pred edge  38 [39.0%]  (fallthru)
(note 280 279 281 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 281 280 284 39 arch/arm/vfp/vfpdouble.c:565 (set (reg/v:SI 142 [ d ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 39 -> ( 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145


;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 37) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u322(11){ }u323(13){ }u324(25){ }u325(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140 141 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  37 [72.0%] 
(code_label 284 281 285 40 368 "" [1 uses])

(note 285 284 286 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 286 285 287 40 arch/arm/vfp/vfpdouble.c:566 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 8388608 [0x800000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ rmode ])
        (nil)))

(jump_insn 287 286 288 40 arch/arm/vfp/vfpdouble.c:566 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 296)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5323 [0x14cb])
            (nil))))
;; End of basic block 40 -> ( 41 43)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 145


;; Succ edge  41 [46.8%]  (fallthru)
;; Succ edge  43 [53.2%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u328(11){ }u329(13){ }u330(25){ }u331(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  40 [46.8%]  (fallthru)
(note 288 287 289 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 289 288 290 41 arch/arm/vfp/vfpdouble.c:566 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ vdm$sign ])
        (nil)))

(jump_insn 290 289 291 41 arch/arm/vfp/vfpdouble.c:566 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 296)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 41 -> ( 42 43)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 145


;; Succ edge  42 [61.0%]  (fallthru)
;; Succ edge  43 [39.0%] 

;; Start of basic block ( 41) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u334(11){ }u335(13){ }u336(25){ }u337(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 145
;; live  gen 	 141 142
;; live  kill	

;; Pred edge  41 [61.0%]  (fallthru)
(note 291 290 292 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 292 291 293 42 arch/arm/vfp/vfpdouble.c:568 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 293 292 296 42 arch/arm/vfp/vfpdouble.c:567 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 42 -> ( 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145


;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 38 41 36 40) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u339(11){ }u340(13){ }u341(25){ }u342(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 145
;; live  gen 	 142
;; live  kill	

;; Pred edge  38 [61.0%] 
;; Pred edge  41 [39.0%] 
;; Pred edge  36 [39.0%] 
;; Pred edge  40 [53.2%] 
(code_label 296 293 297 43 367 "" [4 uses])

(note 297 296 298 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 298 297 299 43 arch/arm/vfp/vfpdouble.c:561 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 43 -> ( 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145


;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 43 42 34 39 35 33 15) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u343(11){ }u344(13){ }u345(25){ }u346(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 145
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  43 [100.0%]  (fallthru)
;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  34 [50.0%] 
;; Pred edge  39 [100.0%]  (fallthru)
;; Pred edge  35 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 299 298 300 44 356 "" [1 uses])

(note 300 299 301 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 301 300 302 44 arch/arm/vfp/vfpdouble.c:575 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ d ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ d ])
        (nil)))

(insn 302 301 303 44 arch/arm/vfp/vfpdouble.c:575 (set (reg:SI 1 r1)
        (reg/v:SI 145 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 145 [ sd ])
        (nil)))

(call_insn 303 302 308 44 arch/arm/vfp/vfpdouble.c:575 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 308 303 314 44 arch/arm/vfp/vfpdouble.c:578 (set (reg/i:SI 0 r0)
        (reg/v:SI 141 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ exceptions ])
        (nil)))

(insn 314 308 0 44 arch/arm/vfp/vfpdouble.c:578 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 44 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_ftouiz (vfp_double_ftouiz)[0:168]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   13 r0:SI=call [`vfp_double_ftoui'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   12 r3:SI=0xc00000


vfp_double_ftouiz

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={2d,2u} r1={2d,1u} r2={2d,1u} r3={3d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 141{127d,14u,0e} in 2{1 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 12 2 NOTE_INSN_FUNCTION_BEG)

(insn 12 6 13 2 arch/arm/vfp/vfpdouble.c:582 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 12 0 2 arch/arm/vfp/vfpdouble.c:582 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_ftoui") [flags 0x3] <function_decl 0x10ad5b80 vfp_double_ftoui>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fsito (vfp_double_fsito)[0:166]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   20 cc:CC=cmp(r135:SI,0x0)
      REG_DEAD: r135:SI
   19 [sfp:SI-0x10]=r145:SI#0
      REG_DEAD: r145:SI
      REG_EQUAL: 0x43d
   19 [sfp:SI-0x10]=r145:SI#0
      REG_DEAD: r145:SI
      REG_EQUAL: 0x43d
found mem(19) *(r[25]+-16)
   17 r145:SI=0x43d
   16 [sfp:SI-0xe]=r135:SI#0
   16 [sfp:SI-0xe]=r135:SI#0
found mem(16) *(r[25]+-14)
   15 r135:SI=zero_extend(r143:SI#0)
      REG_DEAD: r143:SI
   14 r143:SI=r142:SI 0>>0x10
      REG_DEAD: r142:SI
   13 r142:SI=r133:SI&0xffffffff80000000
   11 r133:SI=r0:SI
      REG_DEAD: r0:SI
   10 r0:SI=call [`vfp_get_float'] argc:0x0
    9 r0:SI=r140:SI
      REG_DEAD: r140:SI
    5 r141:SI=r3:SI
      REG_DEAD: r3:SI
    4 r140:SI=r2:SI
      REG_DEAD: r2:SI
    2 r138:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   23 r133:SI=-r133:SI


starting bb 4
   47 use r0:SI
   35 r0:SI=call [`vfp_double_normaliseround'] argc:0x8
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   34 r3:SI=r151:SI
      REG_DEAD: r151:SI
      REG_EQUAL: 0x0
   33 r2:SI=r141:SI
      REG_DEAD: r141:SI
   32 r1:SI=r147:SI
      REG_DEAD: r147:SI
      REG_EQUAL: sfp:SI-0x10
   31 r0:SI=r138:SI
      REG_DEAD: r138:SI
   30 [sp:SI]=r148:SI
      REG_DEAD: r148:SI
      REG_EQUAL: `*.LC10'
   30 [sp:SI]=r148:SI
      REG_DEAD: r148:SI
      REG_EQUAL: `*.LC10'
found mem(30) *(r[13]+0)
   29 r148:SI=`*.LC10'
   28 r147:SI=sfp:SI-0x10
   28 r147:SI=sfp:SI-0x10
found pre add(28) r[147]=r[25]+-16
   54 [sfp:SI-0x4]=r151:SI
      REG_EQUAL: 0x0
   54 [sfp:SI-0x4]=r151:SI
      REG_EQUAL: 0x0
found mem(54) *(r[25]+-4)
   28 r147:SI=sfp:SI-0x10
found post add(28) r[147]=r[25]+-16
   53 [sfp:SI-0x8]=r133:SI
      REG_DEAD: r133:SI
   53 [sfp:SI-0x8]=r133:SI
      REG_DEAD: r133:SI
found mem(53) *(r[25]+-8)
   52 r151:SI=0x0


vfp_double_fsito

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,6u} r1={4d,1u} r2={4d,2u} r3={4d,2u} r11={1d,4u} r12={3d} r13={1d,7u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,9u,1d} r26={1d,3u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={2d,3u} r135={1d,2u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r151={1d,2u} 
;;    total ref usage 314{262d,51u,1e} in 27{25 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 138 140 141 142 143 145
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 133 135 138 140 141 142 143 145
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpdouble.c:495 (set (reg/v:SI 138 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 4 2 5 2 arch/arm/vfp/vfpdouble.c:495 (set (reg/v:SI 140 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:495 (set (reg/v:SI 141 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:497 (set (reg:SI 0 r0)
        (reg/v:SI 140 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ dm ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:497 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 13 2 arch/arm/vfp/vfpdouble.c:497 (set (reg/v:SI 133 [ m ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 13 11 14 2 arch/arm/vfp/vfpdouble.c:499 (set (reg:SI 142)
        (and:SI (reg/v:SI 133 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:499 (set (reg:SI 143)
        (lshiftrt:SI (reg:SI 142)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 142)
        (nil)))

(insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:499 (set (reg:SI 135 [ D.4493 ])
        (zero_extend:SI (subreg:HI (reg:SI 143) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(insn 16 15 17 2 arch/arm/vfp/vfpdouble.c:499 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.4493 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 17 16 19 2 arch/arm/vfp/vfpdouble.c:500 (set (reg:SI 145)
        (const_int 1085 [0x43d])) 167 {*arm_movsi_insn} (nil))

(insn 19 17 20 2 arch/arm/vfp/vfpdouble.c:500 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64])
        (subreg:HI (reg:SI 145) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (const_int 1085 [0x43d])
            (nil))))

(insn 20 19 21 2 arch/arm/vfp/vfpdouble.c:501 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.4493 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.4493 ])
        (nil)))

(jump_insn 21 20 22 2 arch/arm/vfp/vfpdouble.c:501 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  4 [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 3 arch/arm/vfp/vfpdouble.c:501 discrim 1 (set (reg/v:SI 133 [ m ])
        (neg:SI (reg/v:SI 133 [ m ]))) 127 {*arm_negsi2} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147 148 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 147 148 151
;; live  kill	 14 [lr]

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [39.0%] 
(code_label 24 23 25 4 375 "" [1 uses])

(note 25 24 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 52 25 53 4 arch/arm/vfp/vfpdouble.c:501 discrim 3 (set (reg:SI 151 [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 4 arch/arm/vfp/vfpdouble.c:501 discrim 3 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S4 A64])
        (reg/v:SI 133 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ m ])
        (nil)))

(insn 54 53 28 4 arch/arm/vfp/vfpdouble.c:501 discrim 3 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vdm.significand+4 S4 A32])
        (reg:SI 151 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 28 54 29 4 arch/arm/vfp/vfpdouble.c:503 (set (reg/f:SI 147)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 29 28 30 4 arch/arm/vfp/vfpdouble.c:503 (set (reg/f:SI 148)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x10ea85e0>)) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 4 arch/arm/vfp/vfpdouble.c:503 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 148)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 148)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x10ea85e0>)
            (nil))))

(insn 31 30 32 4 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ dd ])
        (nil)))

(insn 32 31 33 4 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 1 r1)
        (reg/f:SI 147)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 147)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 33 32 34 4 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 2 r2)
        (reg/v:SI 141 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ fpscr ])
        (nil)))

(insn 34 33 35 4 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 3 r3)
        (reg:SI 151 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 151 [+4 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 35 34 47 4 arch/arm/vfp/vfpdouble.c:503 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 47 35 0 4 arch/arm/vfp/vfpdouble.c:504 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fuito (vfp_double_fuito)[0:165]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   39 use r0:SI
   27 r0:SI=call [`vfp_double_normaliseround'] argc:0x8
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   26 r3:SI=r141:SI
      REG_DEAD: r141:SI
      REG_EQUAL: 0x0
   25 r2:SI=r139:SI
      REG_DEAD: r139:SI
   24 r1:SI=r145:SI
      REG_DEAD: r145:SI
      REG_EQUAL: sfp:SI-0x10
   23 r0:SI=r136:SI
      REG_DEAD: r136:SI
   22 [sp:SI]=r146:SI
      REG_DEAD: r146:SI
      REG_EQUAL: `*.LC11'
   22 [sp:SI]=r146:SI
      REG_DEAD: r146:SI
      REG_EQUAL: `*.LC11'
found mem(22) *(r[13]+0)
   21 r146:SI=`*.LC11'
   20 r145:SI=sfp:SI-0x10
   20 r145:SI=sfp:SI-0x10
found pre add(20) r[145]=r[25]+-16
   46 [sfp:SI-0x4]=r141:SI
      REG_EQUAL: 0x0
   46 [sfp:SI-0x4]=r141:SI
      REG_EQUAL: 0x0
found mem(46) *(r[25]+-4)
   20 r145:SI=sfp:SI-0x10
found post add(20) r[145]=r[25]+-16
   45 [sfp:SI-0x8]=r134:SI
      REG_DEAD: r134:SI
   45 [sfp:SI-0x8]=r134:SI
      REG_DEAD: r134:SI
found mem(45) *(r[25]+-8)
   17 [sfp:SI-0x10]=r143:SI#0
      REG_DEAD: r143:SI
      REG_EQUAL: 0x43d
   17 [sfp:SI-0x10]=r143:SI#0
      REG_DEAD: r143:SI
      REG_EQUAL: 0x43d
found mem(17) *(r[25]+-16)
   15 r143:SI=0x43d
   14 [sfp:SI-0xe]=r141:SI#0
      REG_EQUAL: 0x0
   14 [sfp:SI-0xe]=r141:SI#0
      REG_EQUAL: 0x0
found mem(14) *(r[25]+-14)
   12 r141:SI=0x0
   11 r134:SI=r0:SI
      REG_DEAD: r0:SI
   10 r0:SI=call [`vfp_get_float'] argc:0x0
    9 r0:SI=r138:SI
      REG_DEAD: r138:SI
    5 r139:SI=r3:SI
      REG_DEAD: r3:SI
    4 r138:SI=r2:SI
      REG_DEAD: r2:SI
    2 r136:SI=r0:SI
      REG_DEAD: r0:SI


vfp_double_fuito

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={5d,6u} r1={4d,1u} r2={4d,2u} r3={4d,2u} r11={1d,2u} r12={3d} r13={1d,5u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,7u,1d} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r134={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,3u} r143={1d,1u} r145={1d,1u} r146={1d,1u} 
;;    total ref usage 295{257d,37u,1e} in 21{19 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 136 138 139 141 143 145 146
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 134 136 138 139 141 143 145 146
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpdouble.c:483 (set (reg/v:SI 136 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 4 2 5 2 arch/arm/vfp/vfpdouble.c:483 (set (reg/v:SI 138 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:483 (set (reg/v:SI 139 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:485 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ dm ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:485 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:485 (set (reg:SI 134 [ D.4477 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 12 11 14 2 arch/arm/vfp/vfpdouble.c:487 (set (reg:SI 141)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 14 12 15 2 arch/arm/vfp/vfpdouble.c:487 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:SI 141) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 15 14 17 2 arch/arm/vfp/vfpdouble.c:488 (set (reg:SI 143)
        (const_int 1085 [0x43d])) 167 {*arm_movsi_insn} (nil))

(insn 17 15 45 2 arch/arm/vfp/vfpdouble.c:488 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64])
        (subreg:HI (reg:SI 143) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (const_int 1085 [0x43d])
            (nil))))

(insn 45 17 46 2 arch/arm/vfp/vfpdouble.c:489 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S4 A64])
        (reg:SI 134 [ D.4477 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.4477 ])
        (nil)))

(insn 46 45 20 2 arch/arm/vfp/vfpdouble.c:489 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vdm.significand+4 S4 A32])
        (reg:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 20 46 21 2 arch/arm/vfp/vfpdouble.c:491 (set (reg/f:SI 145)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfpdouble.c:491 (set (reg/f:SI 146)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x10ea8640>)) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 2 arch/arm/vfp/vfpdouble.c:491 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 146)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x10ea8640>)
            (nil))))

(insn 23 22 24 2 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ dd ])
        (nil)))

(insn 24 23 25 2 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 1 r1)
        (reg/f:SI 145)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 145)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 25 24 26 2 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 2 r2)
        (reg/v:SI 139 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ fpscr ])
        (nil)))

(insn 26 25 27 2 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 3 r3)
        (reg:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 27 26 39 2 arch/arm/vfp/vfpdouble.c:491 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 39 27 0 2 arch/arm/vfp/vfpdouble.c:492 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fcvts (vfp_double_fcvts)[0:164]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   45 cc:CC=cmp(r168:SI,0x0)
      REG_DEAD: r168:SI
   44 r168:SI=zero_extend(r167:QI)
      REG_DEAD: r167:QI
   43 r167:QI=r166:SI#0
      REG_DEAD: r166:SI
   42 r166:SI=r162:SI&r165:SI
      REG_DEAD: r165:SI
      REG_DEAD: r162:SI
   40 r165:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   39 cc:CC=cmp(r160:SI,0x0)
      REG_DEAD: r160:SI
   36 r162:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   35 cc:CC=cmp(r160:SI,r161:SI)
      REG_DEAD: r161:SI
   34 r161:SI=sign_extend(r158:HI)
      REG_DEAD: r158:HI
      REG_EQUAL: 0x7ff
   33 r160:SI=sign_extend(r134:SI#0)
   32 r158:HI=r159:SI#0
      REG_DEAD: r159:SI
      REG_EQUAL: 0x7ff
   31 r159:SI=0xffffffffffff07ff
   30 r135:DI#4=r205:SI 0>>0x2
      REG_DEAD: r205:SI
   29 r135:DI#0=r156:SI|r135:DI#0
      REG_DEAD: r156:SI
   28 r135:DI#0=r204:SI 0>>0x2
      REG_DEAD: r204:SI
   27 r156:SI=r205:SI<<0x1e
   26 r204:SI=r139:DI#0<<0xc
      REG_DEAD: r139:DI
   25 r205:SI=r155:SI|r205:SI
      REG_DEAD: r155:SI
   24 r205:SI=r139:DI#4<<0xc
   23 r155:SI=r139:DI#0 0>>0x14
   22 [sfp:SI-0x18]=r134:SI#0
   22 [sfp:SI-0x18]=r134:SI#0
found mem(22) *(r[25]+-24)
   21 r134:SI=r152:SI 0>>0x15
      REG_DEAD: r152:SI
      REG_EQUAL: r151:SI&0x7ff
   20 r152:SI=r151:SI<<0x15
      REG_DEAD: r151:SI
   19 r151:SI=zero_extend(r202:SI#0)
      REG_DEAD: r202:SI
   17 r202:SI=r139:DI#4>>0x14
   16 [sfp:SI-0x16]=r200:SI#0
      REG_DEAD: r200:SI
   16 [sfp:SI-0x16]=r200:SI#0
      REG_DEAD: r200:SI
found mem(16) *(r[25]+-22)
   14 r200:SI=r145:DI#4 0>>0x10
      REG_DEAD: r145:DI
   13 r145:DI=r139:DI&r146:DI
      REG_DEAD: r146:DI
      REG_EQUAL: r139:DI&0x8000000000000000
   12 r146:DI=0x8000000000000000
   11 r139:DI=r0:DI
   10 r0:DI=call [`vfp_get_double'] argc:0x0
    9 r0:SI=r143:SI
      REG_DEAD: r143:SI
    5 r144:SI=r3:SI
      REG_DEAD: r3:SI
    4 r143:SI=r2:SI
      REG_DEAD: r2:SI
    2 r141:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   49 r135:DI=r135:DI|r169:DI
      REG_DEAD: r169:DI
      REG_EQUAL: r135:DI|0x4000000000000000
   48 r169:DI=0x4000000000000000


starting bb 4
   57 cc:CC=cmp(r172:SI,r173:SI)
      REG_DEAD: r173:SI
      REG_DEAD: r172:SI
   56 r173:SI=sign_extend(r170:HI)
      REG_DEAD: r170:HI
      REG_EQUAL: 0x7ff
   55 r172:SI=sign_extend(r134:SI#0)
   54 r170:HI=r171:SI#0
      REG_DEAD: r171:SI
      REG_EQUAL: 0x7ff
   53 r171:SI=0xffffffffffff07ff
   52 [sfp:SI-0x10]=r135:DI
   52 [sfp:SI-0x10]=r135:DI
found mem(52) *(r[25]+-16)


starting bb 5
   62 cc:CC=cmp(r174:SI,0x0)
      REG_DEAD: r174:SI
   61 r174:SI=r174:SI|r135:DI#4
   60 r174:SI=r135:DI#0


starting bb 6
   65 r137:SI=0x8


starting bb 7
   74 cc:CC=cmp(r177:SI,0x0)
      REG_DEAD: r177:SI
   73 r177:SI=r177:SI|r175:DI#4
      REG_DEAD: r175:DI
   72 r177:SI=r175:DI#0
   71 r175:DI=r135:DI&r176:DI
      REG_DEAD: r176:DI
      REG_DEAD: r135:DI
      REG_EQUAL: r135:DI&0x2000000000000000
   70 r176:DI=0x2000000000000000


starting bb 8
   78 r136:SI=0x1
   77 r137:SI=0x30


starting bb 9
   83 r137:SI=0x10


starting bb 10
   88 cc:CC=cmp(r134:SI,0x0)
      REG_DEAD: r134:SI


starting bb 11
   91 r137:SI=0x1


starting bb 12
  196 r137:SI={(cc:CC==0x0)?0x3:0x5}
      REG_DEAD: cc:CC
   98 cc:CC=cmp(r178:SI,0x0)
      REG_DEAD: r178:SI
   97 r178:SI=r178:SI|r135:DI#4
      REG_DEAD: r135:DI
   96 r178:SI=r135:DI#0


starting bb 13
  109 r136:SI=0x0


starting bb 14
  113 cc:CC=cmp(r179:SI,0x0)
      REG_DEAD: r179:SI
  112 r179:SI=r137:SI&0x4


starting bb 15
  118 call [`vfp_double_normalise_denormal'] argc:0x0
      REG_DEAD: r0:SI
      REG_EH_REGION: 0x0
  117 r0:SI=r180:SI
      REG_DEAD: r180:SI
      REG_EQUAL: sfp:SI-0x18
  116 r180:SI=sfp:SI-0x18
  116 r180:SI=sfp:SI-0x18
found pre add(116) r[180]=r[25]+-24


starting bb 16
  127 cc:CC=cmp(r182:SI,0x0)
  126 r182:SI=r137:SI&0x18
  125 [sfp:SI-0x4]=r133:SI
  125 [sfp:SI-0x4]=r133:SI
found mem(125) *(r[25]+-4)
  124 {r133:SI=asm_operands;clobber cc:QI;}
      REG_DEAD: r181:DI
      REG_UNUSED: cc:QI
  123 r181:DI=[sfp:SI-0x10]
  123 r181:DI=[sfp:SI-0x10]
found mem(123) *(r[25]+-16)
  122 [sfp:SI-0x6]=r138:SI#0
  122 [sfp:SI-0x6]=r138:SI#0
found mem(122) *(r[25]+-6)
  121 r138:SI=zero_extend([sfp:SI-0x16])
  121 r138:SI=zero_extend([sfp:SI-0x16])
found mem(121) *(r[25]+-22)


starting bb 17
  133 cc:CC=cmp(r137:SI,0x10)
      REG_DEAD: r137:SI
  132 [sfp:SI-0x8]=0xff
      REG_EQUAL: 0xff
  132 [sfp:SI-0x8]=0xff
      REG_EQUAL: 0xff
found mem(132) *(r[25]+-8)


starting bb 18
  137 [sfp:SI-0x4]=r185:SI
      REG_DEAD: r185:SI
  137 [sfp:SI-0x4]=r185:SI
      REG_DEAD: r185:SI
found mem(137) *(r[25]+-4)
  136 r185:SI=r133:SI|0x20000000
      REG_DEAD: r133:SI


starting bb 19
  143 cc:CC=cmp(r186:SI,0x0)
      REG_DEAD: r186:SI
  142 r186:SI=r137:SI&0x2
      REG_DEAD: r137:SI


starting bb 20
  148 [sfp:SI-0x8]=r182:SI#0
      REG_DEAD: r182:SI
  148 [sfp:SI-0x8]=r182:SI#0
      REG_DEAD: r182:SI
found mem(148) *(r[25]+-8)


starting bb 21
  156 [sfp:SI-0x8]=r191:SI#0
      REG_DEAD: r191:SI
  156 [sfp:SI-0x8]=r191:SI#0
      REG_DEAD: r191:SI
found mem(156) *(r[25]+-8)
  155 r191:SI=r190:SI-0x380
      REG_DEAD: r190:SI
  155 r191:SI=r190:SI-0x380
      REG_DEAD: r190:SI
found pre add(155) r[191]=r[190]+-896
  153 r190:SI=zero_extend([sfp:SI-0x18])
  153 r190:SI=zero_extend([sfp:SI-0x18])
found mem(153) *(r[25]+-24)


starting bb 22
  165 r136:SI=r0:SI
      REG_DEAD: r0:SI
  164 r0:SI=call [`__vfp_single_normaliseround'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
  163 r3:SI=r136:SI
      REG_DEAD: r136:SI
  162 r2:SI=r144:SI
      REG_DEAD: r144:SI
  161 r1:SI=r192:SI
      REG_DEAD: r192:SI
      REG_EQUAL: sfp:SI-0x8
  160 r0:SI=r141:SI
      REG_DEAD: r141:SI
  159 r192:SI=sfp:SI-0x8
  159 r192:SI=sfp:SI-0x8
found pre add(159) r[192]=r[25]+-8


starting bb 23
  178 call [`vfp_put_float'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
  177 r1:SI=r141:SI
      REG_DEAD: r141:SI
  176 r0:SI=r198:SI
      REG_DEAD: r198:SI
  175 r198:SI=r194:SI+r196:SI
      REG_DEAD: r196:SI
      REG_DEAD: r194:SI
  174 r196:SI=r197:SI 0>>0x7
      REG_DEAD: r197:SI
  173 r197:SI=[sfp:SI-0x4]
  173 r197:SI=[sfp:SI-0x4]
found mem(173) *(r[25]+-4)
  172 r194:SI=r195:SI+0x800000
      REG_DEAD: r195:SI
      REG_EQUAL: r193:SI+0x7f800000
  172 r194:SI=r195:SI+0x800000
      REG_DEAD: r195:SI
      REG_EQUAL: r193:SI+0x7f800000
found pre add(172) r[194]=r[195]+8388608
  171 r195:SI=r193:SI+0x7f000000
      REG_DEAD: r193:SI
  171 r195:SI=r193:SI+0x7f000000
      REG_DEAD: r193:SI
found pre add(171) r[195]=r[193]+2130706432
  170 r193:SI=r138:SI<<0x10
      REG_DEAD: r138:SI


starting bb 24
  191 use r0:SI
  185 r0:SI=r136:SI
      REG_DEAD: r136:SI


vfp_double_fcvts

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,9u} r1={7d,3u} r2={6d,2u} r3={6d,2u} r11={1d,24u} r12={5d} r13={1d,28u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={17d,12u} r25={1d,39u,2d} r26={1d,23u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,2u} r134={1d,4u} r135={4d,11u,2d} r136={3d,2u} r137={5d,4u} r138={1d,2u} r139={1d,5u,1d} r141={1d,2u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r151={1d,1u,1d} r152={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r161={1d,1u} r162={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={2d,2u} r175={1d,2u} r176={1d,1u} r177={2d,2u} r178={2d,2u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,2u} r185={1d,1u} r186={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u,1d} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r200={1d,1u} r202={1d,1u} r204={1d,1u} r205={2d,3u} 
;;    total ref usage 803{567d,229u,7e} in 111{107 regular + 4 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 139 141 143 144 145 146 151 152 155 156 158 159 160 161 162 165 166 167 168 200 202 204 205
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 135 139 141 143 144 145 146 151 152 155 156 158 159 160 161 162 165 166 167 168 200 202 204 205
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpdouble.c:440 (set (reg/v:SI 141 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 4 2 5 2 arch/arm/vfp/vfpdouble.c:440 (set (reg/v:SI 143 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:440 (set (reg/v:SI 144 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:446 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ dm ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:446 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:446 (set (reg:DI 139 [ D.4438 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 145)
        (and:DI (reg:DI 139 [ D.4438 ])
            (reg:DI 146))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 146)
        (expr_list:REG_EQUAL (and:DI (reg:DI 139 [ D.4438 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 14 13 16 2 arch/arm/vfp/vfp.h:304 (set (reg:SI 200)
        (lshiftrt:SI (subreg:SI (reg:DI 145) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 145)
        (nil)))

(insn 16 14 17 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -22 [0xffffffffffffffea])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:SI 200) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 200)
        (nil)))

(insn 17 16 19 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 202)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 19 17 20 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 151)
        (zero_extend:SI (subreg:HI (reg:SI 202) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 202)
        (nil)))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (ashift:SI (reg:SI 151)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.6097 ])
        (lshiftrt:SI (reg:SI 152)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (and:SI (reg:SI 151)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.6097 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 155)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 205 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 205 [+4 ])
        (ior:SI (reg:SI 155)
            (reg:SI 205 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 155)
        (nil)))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 204)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 139 [ D.4438 ])
        (nil)))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (ashift:SI (reg:SI 205 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 204)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 204)
        (nil)))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 205 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 205 [+4 ])
        (nil)))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 159)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 158)
        (subreg:HI (reg:SI 159) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 160 [ D.6097 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6097 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (reg:HI 158))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 158)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160 [ D.6097 ])
            (reg:SI 161))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 161)
        (nil)))

(insn 36 35 39 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 39 36 40 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160 [ D.6097 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 160 [ D.6097 ])
        (nil)))

(insn 40 39 42 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 42 40 43 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (and:SI (reg:SI 162)
            (reg:SI 165))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 162)
            (nil))))

(insn 43 42 44 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 166)
        (nil)))

(insn 44 43 45 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 167)
        (nil)))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168)
        (nil)))

(jump_insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144
;; live  gen 	 135 169
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 47 46 48 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 3 arch/arm/vfp/vfp.h:310 (set (reg:DI 169)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 49 48 50 3 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 169))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 169)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 135 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	 24 [cc] 170 171 172 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144
;; live  gen 	 24 [cc] 170 171 172 173
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 50 49 51 4 384 "" [1 uses])

(note 51 50 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 4 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 135 [ significand ])) 163 {*arm_movdi} (nil))

(insn 53 52 54 4 arch/arm/vfp/vfp.h:330 (set (reg:SI 171)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 4 arch/arm/vfp/vfp.h:330 (set (reg:HI 170)
        (subreg:HI (reg:SI 171) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 55 54 56 4 arch/arm/vfp/vfp.h:330 (set (reg:SI 172 [ D.6097 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6097 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 56 55 57 4 arch/arm/vfp/vfp.h:330 (set (reg:SI 173)
        (sign_extend:SI (reg:HI 170))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 170)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 57 56 58 4 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.6097 ])
            (reg:SI 173))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg:SI 172 [ D.6097 ])
            (nil))))

(jump_insn 58 57 59 4 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 4 -> ( 5 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  10 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144
;; live  gen 	 24 [cc] 174
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 59 58 60 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 5 arch/arm/vfp/vfp.h:331 (set (reg:SI 174 [ significand ])
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 5 arch/arm/vfp/vfp.h:331 (set (reg:SI 174 [ significand ])
        (ior:SI (reg:SI 174 [ significand ])
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 62 61 63 5 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 174 [ significand ])
        (nil)))

(jump_insn 63 62 64 5 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 68)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u80(11){ }u81(13){ }u82(25){ }u83(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; live  gen 	 137
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 64 63 65 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 68 6 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 137 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 144


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u84(11){ }u85(13){ }u86(25){ }u87(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 175 176 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144
;; live  gen 	 24 [cc] 175 176 177
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 68 65 69 7 386 "" [1 uses])

(note 69 68 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 7 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 71 70 72 7 arch/arm/vfp/vfp.h:333 (set (reg:DI 175)
        (and:DI (reg/v:DI 135 [ significand ])
            (reg:DI 176))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 176)
        (expr_list:REG_DEAD (reg/v:DI 135 [ significand ])
            (expr_list:REG_EQUAL (and:DI (reg/v:DI 135 [ significand ])
                    (const_int 2305843009213693952 [0x2000000000000000]))
                (nil)))))

(insn 72 71 73 7 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (subreg:SI (reg:DI 175) 0)) 167 {*arm_movsi_insn} (nil))

(insn 73 72 74 7 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (ior:SI (reg:SI 177)
            (subreg:SI (reg:DI 175) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 175)
        (nil)))

(insn 74 73 75 7 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(jump_insn 75 74 76 7 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 9 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144


;; Succ edge  9 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u96(11){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; live  gen 	 136 137
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 76 75 77 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 8 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 137 [ tm ])
        (const_int 48 [0x30])) 167 {*arm_movsi_insn} (nil))

(insn 78 77 81 8 arch/arm/vfp/vfpdouble.c:454 (set (reg/v:SI 136 [ exceptions ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u100(11){ }u101(13){ }u102(25){ }u103(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; live  gen 	 137
;; live  kill	

;; Pred edge  7 [50.0%] 
(code_label 81 78 82 9 388 "" [1 uses])

(note 82 81 83 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 86 9 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 137 [ tm ])
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 144


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [72.0%] 
(code_label 86 83 87 10 385 "" [1 uses])

(note 87 86 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 10 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.6097 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.6097 ])
        (nil)))

(jump_insn 89 88 90 10 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 12 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144


;; Succ edge  12 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u110(11){ }u111(13){ }u112(25){ }u113(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; live  gen 	 137
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 94 11 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 137 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 144


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u114(11){ }u115(13){ }u116(25){ }u117(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 137 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144
;; live  gen 	 24 [cc] 137 178
;; live  kill	

;; Pred edge  10 [50.0%] 
(code_label 94 91 95 12 390 "" [1 uses])

(note 95 94 96 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 12 arch/arm/vfp/vfp.h:338 (set (reg:SI 178 [ significand ])
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 97 96 98 12 arch/arm/vfp/vfp.h:338 (set (reg:SI 178 [ significand ])
        (ior:SI (reg:SI 178 [ significand ])
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 135 [ significand ])
        (nil)))

(insn 98 97 196 12 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 178 [ significand ])
        (nil)))

(insn 196 98 107 12 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 137 [ tm ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 144


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 6 9 11 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u123(11){ }u124(13){ }u125(25){ }u126(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 144
;; live  gen 	 136
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 107 196 108 13 387 "" [0 uses])

(note 108 107 109 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 13 arch/arm/vfp/vfpdouble.c:444 (set (reg/v:SI 136 [ exceptions ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 8) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u127(11){ }u128(13){ }u129(25){ }u130(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144
;; live  gen 	 24 [cc] 179
;; live  kill	

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 110 109 111 14 389 "" [0 uses])

(note 111 110 112 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 14 arch/arm/vfp/vfpdouble.c:456 (set (reg:SI 179)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 113 112 114 14 arch/arm/vfp/vfpdouble.c:456 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 179)
        (nil)))

(jump_insn 114 113 115 14 arch/arm/vfp/vfpdouble.c:456 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 119)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144


;; Succ edge  15 [29.0%]  (fallthru)
;; Succ edge  16 [71.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u134(11){ }u135(13){ }u136(25){ }u137(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144
;; live  gen 	 0 [r0] 180
;; live  kill	 14 [lr]

;; Pred edge  14 [29.0%]  (fallthru)
(note 115 114 116 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 117 15 arch/arm/vfp/vfpdouble.c:457 (set (reg/f:SI 180)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 117 116 118 15 arch/arm/vfp/vfpdouble.c:457 (set (reg:SI 0 r0)
        (reg/f:SI 180)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(call_insn 118 117 119 15 arch/arm/vfp/vfpdouble.c:457 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u143(11){ }u144(13){ }u145(25){ }u146(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 133 138 181 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144
;; live  gen 	 24 [cc] 133 138 181 182
;; live  kill	 24 [cc]

;; Pred edge  14 [71.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 119 118 120 16 392 "" [1 uses])

(note 120 119 121 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 16 arch/arm/vfp/vfpdouble.c:459 (set (reg:SI 138 [ D.4446 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -22 [0xffffffffffffffea])) [0 vdm.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 122 121 123 16 arch/arm/vfp/vfpdouble.c:459 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 138 [ D.4446 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 123 122 124 16 arch/arm/vfp/vfp.h:38 (set (reg:DI 181 [ vdm.significand ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 124 123 125 16 arch/arm/vfp/vfp.h:38 (parallel [
            (set (reg/v:SI 133 [ v ])
                (asm_operands:SI ("cmp	%Q1, #1		@ vfp_hi64to32jamming
	movcc	%0, %R1
	orrcs	%0, %R1, #1") ("=r") 0 [
                        (reg:DI 181 [ vdm.significand ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                    ] 1586691))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:DI 181 [ vdm.significand ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 125 124 126 16 arch/arm/vfp/vfpdouble.c:460 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg/v:SI 133 [ v ])) 167 {*arm_movsi_insn} (nil))

(insn 126 125 127 16 arch/arm/vfp/vfpdouble.c:465 (set (reg:SI 182)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 127 126 128 16 arch/arm/vfp/vfpdouble.c:465 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 128 127 129 16 arch/arm/vfp/vfpdouble.c:465 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 140)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 137 138 141 144 182
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 137 138 141 144 182


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u157(11){ }u158(13){ }u159(25){ }u160(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 137 138 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 137 138 141
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
(note 129 128 132 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 132 129 133 17 arch/arm/vfp/vfpdouble.c:466 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (const_int 255 [0xff])) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))

(insn 133 132 134 17 arch/arm/vfp/vfpdouble.c:467 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ tm ])
        (nil)))

(jump_insn 134 133 135 17 arch/arm/vfp/vfpdouble.c:467 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 168)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 17 -> ( 18 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 138 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 138 141


;; Succ edge  18 [28.0%]  (fallthru)
;; Succ edge  23 [72.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u164(11){ }u165(13){ }u166(25){ }u167(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 138 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 138 141
;; live  gen 	 185
;; live  kill	

;; Pred edge  17 [28.0%]  (fallthru)
(note 135 134 136 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 18 arch/arm/vfp/vfpdouble.c:468 (set (reg:SI 185)
        (ior:SI (reg/v:SI 133 [ v ])
            (const_int 536870912 [0x20000000]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 133 [ v ])
        (nil)))

(insn 137 136 140 18 arch/arm/vfp/vfpdouble.c:468 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 185)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))
;; End of basic block 18 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 141


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u171(11){ }u172(13){ }u173(25){ }u174(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144 182
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144 182
;; live  gen 	 24 [cc] 186
;; live  kill	

;; Pred edge  16 [50.0%] 
(code_label 140 137 141 19 393 "" [1 uses])

(note 141 140 142 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 143 19 arch/arm/vfp/vfpdouble.c:470 (set (reg:SI 186)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ tm ])
        (nil)))

(insn 143 142 144 19 arch/arm/vfp/vfpdouble.c:470 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 186)
        (nil)))

(jump_insn 144 143 145 19 arch/arm/vfp/vfpdouble.c:470 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 151)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144 182
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144 182


;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u178(11){ }u179(13){ }u180(25){ }u181(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144 182
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 182
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144 182
;; live  gen 	
;; live  kill	

;; Pred edge  19 [50.0%]  (fallthru)
(note 145 144 148 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 148 145 151 20 arch/arm/vfp/vfpdouble.c:471 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 182) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
;; End of basic block 20 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 190 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144
;; live  gen 	 190 191
;; live  kill	

;; Pred edge  19 [50.0%] 
(code_label 151 148 152 21 395 "" [1 uses])

(note 152 151 153 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 155 21 arch/arm/vfp/vfpdouble.c:473 (set (reg:SI 190 [ vdm.exponent ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -24 [0xffffffffffffffe8])) [0 vdm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 155 153 156 21 arch/arm/vfp/vfpdouble.c:473 (set (reg:SI 191)
        (plus:SI (reg:SI 190 [ vdm.exponent ])
            (const_int -896 [0xfffffffffffffc80]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 190 [ vdm.exponent ])
        (nil)))

(insn 156 155 157 21 arch/arm/vfp/vfpdouble.c:473 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 191) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
;; End of basic block 21 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 20 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u192(11){ }u193(13){ }u194(25){ }u195(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 192
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 136 192
;; live  kill	 14 [lr]

;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
(code_label 157 156 158 22 396 "" [0 uses])

(note 158 157 159 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 160 22 arch/arm/vfp/vfpdouble.c:475 (set (reg/f:SI 192)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 160 159 161 22 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 0 r0)
        (reg/v:SI 141 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ sd ])
        (nil)))

(insn 161 160 162 22 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 1 r1)
        (reg/f:SI 192)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 192)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))

(insn 162 161 163 22 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 2 r2)
        (reg/v:SI 144 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ fpscr ])
        (nil)))

(insn 163 162 164 22 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 3 r3)
        (reg/v:SI 136 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ exceptions ])
        (nil)))

(call_insn 164 163 165 22 arch/arm/vfp/vfpdouble.c:475 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x41] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 165 164 168 22 arch/arm/vfp/vfpdouble.c:475 (set (reg/v:SI 136 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 22 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u208(11){ }u209(13){ }u210(25){ }u211(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 193 194 195 196 197 198
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 141
;; live  gen 	 0 [r0] 1 [r1] 193 194 195 196 197 198
;; live  kill	 14 [lr]

;; Pred edge  17 [72.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 168 165 169 23 394 "" [1 uses])

(note 169 168 170 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 170 169 171 23 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 193)
        (ashift:SI (reg:SI 138 [ D.4446 ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 138 [ D.4446 ])
        (nil)))

(insn 171 170 172 23 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 195)
        (plus:SI (reg:SI 193)
            (const_int 2130706432 [0x7f000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 193)
        (nil)))

(insn 172 171 173 23 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 194)
        (plus:SI (reg:SI 195)
            (const_int 8388608 [0x800000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 195)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 193)
                (const_int 2139095040 [0x7f800000]))
            (nil))))

(insn 173 172 174 23 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 197 [ vsd.significand ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 174 173 175 23 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 196)
        (lshiftrt:SI (reg:SI 197 [ vsd.significand ])
            (const_int 7 [0x7]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 197 [ vsd.significand ])
        (nil)))

(insn 175 174 176 23 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 198)
        (plus:SI (reg:SI 194)
            (reg:SI 196))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_DEAD (reg:SI 194)
            (nil))))

(insn 176 175 177 23 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 0 r0)
        (reg:SI 198)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 198)
        (nil)))

(insn 177 176 178 23 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 1 r1)
        (reg/v:SI 141 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ sd ])
        (nil)))

(call_insn 178 177 179 23 arch/arm/vfp/vfpdouble.c:478 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u225(11){ }u226(13){ }u227(25){ }u228(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 179 178 180 24 397 "" [0 uses])

(note 180 179 185 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 185 180 191 24 arch/arm/vfp/vfpdouble.c:480 (set (reg/i:SI 0 r0)
        (reg/v:SI 136 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ exceptions ])
        (nil)))

(insn 191 185 0 24 arch/arm/vfp/vfpdouble.c:480 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 24 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_double_fsqrt (vfp_double_fsqrt)[0:158]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   46 cc:CC=cmp(r215:SI,0x0)
      REG_DEAD: r215:SI
   45 r215:SI=zero_extend(r214:QI)
      REG_DEAD: r214:QI
   44 r214:QI=r213:SI#0
      REG_DEAD: r213:SI
   43 r213:SI=r209:SI&r212:SI
      REG_DEAD: r212:SI
      REG_DEAD: r209:SI
   41 r212:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   40 cc:CC=cmp(r207:SI,0x0)
      REG_DEAD: r207:SI
   37 r209:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   36 cc:CC=cmp(r207:SI,r208:SI)
      REG_DEAD: r208:SI
   35 r208:SI=sign_extend(r205:HI)
      REG_DEAD: r205:HI
      REG_EQUAL: 0x7ff
   34 r207:SI=sign_extend(r172:SI#0)
   33 r205:HI=r206:SI#0
      REG_DEAD: r206:SI
      REG_EQUAL: 0x7ff
   32 r206:SI=0xffffffffffff07ff
   31 r173:DI#4=r362:SI 0>>0x2
      REG_DEAD: r362:SI
   30 r173:DI#0=r203:SI|r173:DI#0
      REG_DEAD: r203:SI
   29 r173:DI#0=r361:SI 0>>0x2
      REG_DEAD: r361:SI
   28 r203:SI=r362:SI<<0x1e
   27 r361:SI=r186:DI#0<<0xc
      REG_DEAD: r186:DI
   26 r362:SI=r202:SI|r362:SI
      REG_DEAD: r202:SI
   25 r362:SI=r186:DI#4<<0xc
   24 r202:SI=r186:DI#0 0>>0x14
   23 [sfp:SI-0x10]=r172:SI#0
   23 [sfp:SI-0x10]=r172:SI#0
found mem(23) *(r[25]+-16)
   22 r172:SI=r199:SI 0>>0x15
      REG_DEAD: r199:SI
      REG_EQUAL: r198:SI&0x7ff
   21 r199:SI=r198:SI<<0x15
      REG_DEAD: r198:SI
   20 r198:SI=zero_extend(r359:SI#0)
      REG_DEAD: r359:SI
   18 r359:SI=r186:DI#4>>0x14
   17 [sfp:SI-0xe]=r171:SI#0
   17 [sfp:SI-0xe]=r171:SI#0
found mem(17) *(r[25]+-14)
   16 r171:SI=zero_extend(r357:SI#0)
      REG_DEAD: r357:SI
   14 r357:SI=r192:DI#4 0>>0x10
      REG_DEAD: r192:DI
   13 r192:DI=r186:DI&r193:DI
      REG_DEAD: r193:DI
      REG_EQUAL: r186:DI&0x8000000000000000
   12 r193:DI=0x8000000000000000
   11 r186:DI=r0:DI
   10 r0:DI=call [`vfp_get_double'] argc:0x0
    9 r0:SI=r190:SI
      REG_DEAD: r190:SI
    5 r191:SI=r3:SI
      REG_DEAD: r3:SI
    4 r190:SI=r2:SI
      REG_DEAD: r2:SI
    2 r188:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   50 r173:DI=r173:DI|r216:DI
      REG_DEAD: r216:DI
      REG_EQUAL: r173:DI|0x4000000000000000
   49 r216:DI=0x4000000000000000


starting bb 4
   58 cc:CC=cmp(r219:SI,r220:SI)
      REG_DEAD: r220:SI
      REG_DEAD: r219:SI
   57 r220:SI=sign_extend(r217:HI)
      REG_DEAD: r217:HI
      REG_EQUAL: 0x7ff
   56 r219:SI=sign_extend(r172:SI#0)
   55 r217:HI=r218:SI#0
      REG_DEAD: r218:SI
      REG_EQUAL: 0x7ff
   54 r218:SI=0xffffffffffff07ff
   53 [sfp:SI-0x8]=r173:DI
   53 [sfp:SI-0x8]=r173:DI
found mem(53) *(r[25]+-8)


starting bb 5
   63 cc:CC=cmp(r221:SI,0x0)
      REG_DEAD: r221:SI
   62 r221:SI=r221:SI|r173:DI#4
   61 r221:SI=r173:DI#0


starting bb 6
   66 r177:SI=0x8


starting bb 7
  692 r177:SI={(cc:CC!=0x0)?0x10:0x30}
      REG_DEAD: cc:CC
  691 cc:CC=cmp(r224:SI,0x0)
      REG_DEAD: r224:SI
   74 r224:SI=r224:SI|r222:DI#4
      REG_DEAD: r222:DI
   73 r224:SI=r222:DI#0
   72 r222:DI=r173:DI&r223:DI
      REG_DEAD: r223:DI
      REG_DEAD: r173:DI
      REG_EQUAL: r173:DI&0x2000000000000000
   71 r223:DI=0x2000000000000000


starting bb 8
   88 cc:CC=cmp(r172:SI,0x0)
      REG_DEAD: r172:SI


starting bb 9
   91 r177:SI=0x1


starting bb 10
  694 r177:SI={(cc:CC==0x0)?0x3:0x5}
      REG_DEAD: cc:CC
  693 cc:CC=cmp(r225:SI,0x0)
      REG_DEAD: r225:SI
   97 r225:SI=r225:SI|r173:DI#4
      REG_DEAD: r173:DI
   96 r225:SI=r173:DI#0


starting bb 11
  110 cc:CC=cmp(r226:SI,0x0)
      REG_DEAD: r226:SI
  109 r226:SI=r177:SI&0x18


starting bb 12
  114 cc:CC=cmp(r227:SI,0x0)
      REG_DEAD: r227:SI
  113 r227:SI=r177:SI&0x10
      REG_DEAD: r177:SI


starting bb 13
  126 r176:SI=r228:SI
      REG_DEAD: r228:SI
      REG_EQUAL: sfp:SI-0x20
  124 r178:SI=r0:SI
      REG_DEAD: r0:SI
  123 r0:SI=call [`vfp_propagate_nan'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  122 r3:SI=r191:SI
      REG_DEAD: r191:SI
  121 r2:SI=0x0
  120 r1:SI=r229:SI
      REG_DEAD: r229:SI
      REG_EQUAL: sfp:SI-0x10
  119 r0:SI=r228:SI
      REG_EQUAL: sfp:SI-0x20
  118 r229:SI=sfp:SI-0x10
  118 r229:SI=sfp:SI-0x10
found pre add(118) r[229]=r[25]+-16
  117 r228:SI=sfp:SI-0x20
  117 r228:SI=sfp:SI-0x20
found pre add(117) r[228]=r[25]+-32


starting bb 14
  131 cc:CC=cmp(r171:SI,0x0)
      REG_DEAD: r171:SI


starting bb 15
  135 r178:SI=0x0
  134 r176:SI=sfp:SI-0x10


starting bb 16
  142 r178:SI=0x1
  140 r176:SI=`*.LANCHOR0'


starting bb 17
  168 r184:SI=r178:SI
      REG_DEAD: r178:SI
  167 call [`vfp_put_double'] argc:0x0
      REG_DEAD: r2:SI
  166 r2:SI=r188:SI
      REG_DEAD: r188:SI
  165 r0:DI=r247:DI
      REG_DEAD: r247:DI
  164 {r247:DI=r239:DI+r242:DI;clobber cc:CC;}
      REG_DEAD: r242:DI
      REG_DEAD: r239:DI
      REG_UNUSED: cc:CC
  163 r242:DI#4=r244:SI 0>>0xa
      REG_DEAD: r244:SI
  161 r242:DI#0=r243:SI|r242:DI#0
      REG_DEAD: r243:SI
  160 r242:DI#0=r245:SI 0>>0xa
      REG_DEAD: r245:SI
  159 r245:SI=[r176:SI+0x8]
      REG_DEAD: r176:SI
  159 r245:SI=[r176:SI+0x8]
      REG_DEAD: r176:SI
found mem(159) *(r[176]+8)
  158 r243:SI=r244:SI<<0x16
  157 r244:SI=[r176:SI+0xc]
  157 r244:SI=[r176:SI+0xc]
found mem(157) *(r[176]+12)
  155 {r239:DI=r234:DI+r238:DI;clobber cc:CC;}
      REG_DEAD: r238:DI
      REG_DEAD: r234:DI
      REG_UNUSED: cc:CC
  154 r238:DI#0=r234:DI#0
  153 r238:DI#4=r235:DI#0<<0x14
      REG_DEAD: r235:DI
  152 r235:DI=sign_extend(r236:SI)
      REG_DEAD: r236:SI
  151 r236:SI=sign_extend([r176:SI])
  151 r236:SI=sign_extend([r176:SI])
found mem(151) *(r[176]+0)
  149 r234:DI#0=0x0
  148 r234:DI#4=r232:SI<<0x10
      REG_DEAD: r232:SI
  146 r232:SI=zero_extend([r176:SI+0x2])
  146 r232:SI=zero_extend([r176:SI+0x2])
found mem(146) *(r[176]+2)


starting bb 18
  175 cc:CC=cmp(r248:SI,0x0)
      REG_DEAD: r248:SI
  174 r248:SI=r177:SI&0x2


starting bb 19
  179 cc:CC=cmp(r249:SI,0x0)
      REG_DEAD: r249:SI
  178 r249:SI=r177:SI&0x4
      REG_DEAD: r177:SI


starting bb 20
  184 call [`vfp_double_normalise_denormal'] argc:0x0
      REG_DEAD: r0:SI
      REG_EH_REGION: 0x0
  183 r0:SI=r250:SI
      REG_DEAD: r250:SI
      REG_EQUAL: sfp:SI-0x10
  182 r250:SI=sfp:SI-0x10
  182 r250:SI=sfp:SI-0x10
found pre add(182) r[250]=r[25]+-16


starting bb 21
  188 cc:CC=cmp(r251:SI,0x0)
  187 r251:SI=zero_extend([sfp:SI-0xe])
  187 r251:SI=zero_extend([sfp:SI-0xe])
found mem(187) *(r[25]+-14)


starting bb 22
  229 cc:CC=cmp(r181:DI#4,r377:DI#4)
  228 [sfp:SI-0x8]=r377:DI
  228 [sfp:SI-0x8]=r377:DI
found mem(228) *(r[25]+-8)
  675 r377:DI#4=r370:SI
      REG_DEAD: r370:SI
  674 r377:DI#0=r369:SI
      REG_DEAD: r369:SI
  673 clobber r377:DI
  672 r370:SI=r1:SI
      REG_DEAD: r1:SI
  671 r369:SI=r0:SI
      REG_DEAD: r0:SI
  225 r0:DI=call [`__aeabi_llsr'] argc:0x0
      REG_DEAD: r2:SI
      REG_EH_REGION: 0xffffffffffffffff
  224 r2:SI=r270:SI
      REG_DEAD: r270:SI
  223 r0:DI=[sfp:SI-0x8]
  223 r0:DI=[sfp:SI-0x8]
found mem(223) *(r[25]+-8)
  219 r270:SI=r269:SI+0x1
      REG_DEAD: r269:SI
  219 r270:SI=r269:SI+0x1
      REG_DEAD: r269:SI
found pre add(219) r[270]=r[269]+1
  218 r269:SI=r268:SI&0x1
      REG_DEAD: r268:SI
  217 r268:SI=zero_extend([sfp:SI-0x10])
  217 r268:SI=zero_extend([sfp:SI-0x10])
found mem(217) *(r[25]+-16)
  216 r181:DI#0=r182:SI<<0x1f
      REG_DEAD: r182:SI
  215 r181:DI#4=r267:SI
      REG_DEAD: r267:SI
  214 r181:DI#4=r251:SI
      REG_DEAD: r251:SI
  213 r267:SI=r182:SI 0>>0x1
  211 r182:SI=r0:SI
      REG_DEAD: r0:SI
  210 r0:SI=call [`vfp_estimate_sqrt_significand'] argc:0x0
      REG_DEAD: r1:SI
  209 r1:SI=r265:SI
      REG_DEAD: r265:SI
  208 r0:SI=r254:SI
      REG_DEAD: r254:SI
  205 r265:SI=[sfp:SI-0x4]
  205 r265:SI=[sfp:SI-0x4]
found mem(205) *(r[25]+-4)
  202 [sfp:SI-0x20]=r259:SI#0
      REG_DEAD: r259:SI
  202 [sfp:SI-0x20]=r259:SI#0
      REG_DEAD: r259:SI
found mem(202) *(r[25]+-32)
  201 r259:SI=r260:SI+0x3
      REG_DEAD: r260:SI
      REG_EQUAL: r257:SI+0x3ff
  201 r259:SI=r260:SI+0x3
      REG_DEAD: r260:SI
      REG_EQUAL: r257:SI+0x3ff
found pre add(201) r[259]=r[260]+3
  200 r260:SI=r257:SI+0x3fc
      REG_DEAD: r257:SI
  200 r260:SI=r257:SI+0x3fc
      REG_DEAD: r257:SI
found pre add(200) r[260]=r[257]+1020
  198 r257:SI=r255:SI>>0x1
      REG_DEAD: r255:SI
  197 r255:SI=r256:SI-0x3
      REG_DEAD: r256:SI
      REG_EQUAL: r254:SI-0x3ff
  197 r255:SI=r256:SI-0x3
      REG_DEAD: r256:SI
      REG_EQUAL: r254:SI-0x3ff
found pre add(197) r[255]=r[256]+-3
  196 r256:SI=r254:SI-0x3fc
  196 r256:SI=r254:SI-0x3fc
found pre add(196) r[256]=r[254]+-1020
  195 r254:SI=sign_extend(r183:SI#0)
      REG_DEAD: r183:SI
  194 r183:SI=zero_extend([sfp:SI-0x10])
  194 r183:SI=zero_extend([sfp:SI-0x10])
found mem(194) *(r[25]+-16)
  193 [sfp:SI-0x1e]=r251:SI#0
  193 [sfp:SI-0x1e]=r251:SI#0
found mem(193) *(r[25]+-30)


starting bb 23


starting bb 24
  233 cc:CC=cmp(r181:DI#0,r377:DI#0)


starting bb 25
  241 r137:DI=0xffffffffffffffff


starting bb 26
  250 cc:CC=cmp(r346:SI,r377:DI#4)
  248 r346:SI=r153:DI#0
  247 r153:DI#4=0x0
  246 r153:DI#0=r181:DI#4


starting bb 27
  262 r143:DI=0xffffffff00000000


starting bb 28
  272 r143:DI#0=r153:DI#4
  271 r143:DI#4=r347:SI
      REG_DEAD: r347:SI
  677 r347:SI=r2:SI
      REG_DEAD: r2:SI
  269 {r1:SI=asm_operands;r2:DI=asm_operands;clobber cc:QI;clobber lr:QI;clobber ip:QI;}
      REG_DEAD: r4:SI
      REG_UNUSED: cc:QI
      REG_UNUSED: lr:QI
      REG_UNUSED: ip:QI
      REG_UNUSED: r1:SI
      REG_UNUSED: r3:SI
  268 r0:DI=r377:DI
  267 r4:SI=r153:DI#0


starting bb 29
  314 cc:CC=cmp(r162:DI#4,r142:DI#4)
  310 r164:DI=zero_extend(r371:SI)*zero_extend(r160:SI)
      REG_DEAD: r371:SI
  306 {r142:DI=r162:DI+r163:DI;clobber cc:CC;}
      REG_DEAD: r163:DI
      REG_UNUSED: cc:CC
  302 r162:DI=zero_extend(r371:SI)*zero_extend(r275:SI)
      REG_DEAD: r275:SI
  295 r371:SI=r143:DI#4
  291 r163:DI=zero_extend(r276:SI)*zero_extend(r160:SI)
      REG_DEAD: r276:SI
  286 r160:SI=r153:DI#0
  282 r161:DI=zero_extend(r276:SI)*zero_extend(r275:SI)
  277 r276:SI=r143:DI#0
  275 r275:SI=r181:DI#0


starting bb 30


starting bb 31
  318 cc:CC=cmp(r162:DI#0,r142:DI#0)
      REG_DEAD: r162:DI


starting bb 32
  326 r166:DI=0x0


starting bb 33
  331 r166:DI=0x100000000


starting bb 34
  363 r382:DI=0xffffffff00000000
  359 r154:DI#0=r140:DI#0
      REG_DEAD: r140:DI
  358 r154:DI#4=r181:DI#0
  357 {r156:DI=asm_operands;r155:DI=asm_operands;clobber cc:QI;}
      REG_DEAD: r292:DI
      REG_DEAD: r291:DI
      REG_DEAD: r139:DI
      REG_UNUSED: cc:QI
  356 {r292:DI=r141:DI+r166:DI;clobber cc:CC;}
      REG_DEAD: r166:DI
      REG_DEAD: r141:DI
      REG_UNUSED: cc:CC
  355 r291:DI=0x0
  354 {r141:DI=r165:DI+r290:DI;clobber cc:CC;}
      REG_DEAD: r290:DI
      REG_DEAD: r165:DI
      REG_UNUSED: cc:CC
  697 r290:DI=zero_extend(r378:SI)
      REG_DEAD: r378:SI
  696 r378:SI=gtu(cc:CC,0x0)
      REG_DEAD: cc:CC
  695 cc:CC=cmp(r140:DI#4,r139:DI#4)
  339 {r165:DI=r289:DI+r164:DI;clobber cc:CC;}
      REG_DEAD: r289:DI
      REG_DEAD: r164:DI
      REG_UNUSED: cc:CC
  338 r289:DI#4=r140:DI#0
  337 r289:DI#0=r142:DI#4
      REG_DEAD: r142:DI
  336 {r139:DI=r140:DI+r161:DI;clobber cc:CC;}
      REG_DEAD: r161:DI
      REG_UNUSED: cc:CC
  335 r140:DI#0=0x0
  334 r140:DI#4=r142:DI#0


starting bb 35
  365 {r156:DI=asm_operands;r155:DI=asm_operands;clobber cc:QI;}
      REG_UNUSED: cc:QI
  364 {r143:DI=r143:DI+r382:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_EQUAL: r143:DI-0x100000000


starting bb 36
  369 cc:CC=cmp(r155:DI#4,0x0)


starting bb 37
  384 cc:CC=cmp(r346:SI,r159:DI#4)
      REG_DEAD: r346:SI
  383 r159:DI=r295:DI|r297:DI
      REG_DEAD: r297:DI
      REG_DEAD: r295:DI
  382 r297:DI#0=r295:DI#4
  381 r297:DI#4=r155:DI#0
      REG_DEAD: r155:DI
  380 r295:DI#4=0x0
  379 r295:DI#0=r156:DI#4
      REG_DEAD: r156:DI


starting bb 38
  397 r137:DI=r143:DI|r298:DI
      REG_DEAD: r298:DI
      REG_DEAD: r143:DI
      REG_EQUAL: r143:DI|0xffffffff
  396 r298:DI=0xffffffff


starting bb 39
  406 r137:DI=r138:DI|r143:DI
      REG_DEAD: r143:DI
      REG_DEAD: r138:DI
  405 r138:DI=r2:DI
  404 {r1:SI=asm_operands;r2:DI=asm_operands;clobber cc:QI;clobber lr:QI;clobber ip:QI;}
      REG_DEAD: r4:SI
      REG_UNUSED: cc:QI
      REG_UNUSED: lr:QI
      REG_UNUSED: ip:QI
      REG_UNUSED: r1:SI
  403 r0:DI=r159:DI
      REG_DEAD: r159:DI
  402 r4:SI=r160:SI
      REG_DEAD: r160:SI


starting bb 40
  415 cc:CC=cmp(r301:DI#4,0x0)
  414 r301:DI=r144:DI&r302:DI
      REG_DEAD: r302:DI
      REG_EQUAL: r144:DI&0x3ff
  413 r302:DI=0x3ff
  412 [sfp:SI-0x18]=r144:DI
  412 [sfp:SI-0x18]=r144:DI
found mem(412) *(r[25]+-24)
  411 {r144:DI=r299:DI+r137:DI;clobber cc:CC;}
      REG_DEAD: r299:DI
      REG_DEAD: r137:DI
      REG_UNUSED: cc:CC
  410 {r299:DI=r181:DI+r300:DI;clobber cc:CC;}
      REG_DEAD: r300:DI
      REG_DEAD: r181:DI
      REG_UNUSED: cc:CC
      REG_EQUAL: r181:DI+0x2
  409 r300:DI=0x2


starting bb 41
  419 cc:CC=cmp(r301:DI#0,0x5)
      REG_DEAD: r301:DI


starting bb 42
  427 cc:CC=cmp(r144:DI#4,0x0)


starting bb 43
  431 cc:CC=cmp(r144:DI#0,0x1)


starting bb 44
  440 [sfp:SI-0x18]=r303:DI
      REG_DEAD: r303:DI
      REG_EQUAL: 0xffffffffffffffff
  440 [sfp:SI-0x18]=r303:DI
      REG_DEAD: r303:DI
      REG_EQUAL: 0xffffffffffffffff
found mem(440) *(r[25]+-24)
  439 r303:DI=0xffffffffffffffff


starting bb 45
  478 cc:CC=cmp(r150:DI#4,r136:DI#4)
  474 r149:DI=zero_extend(r373:SI)*zero_extend(r373:SI)
      REG_DEAD: r373:SI
  470 {r136:DI=r150:DI+r150:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
  466 r150:DI=zero_extend(r373:SI)*zero_extend(r305:SI)
      REG_DEAD: r305:SI
  459 r373:SI=r144:DI#4
  455 r151:DI=zero_extend(r305:SI)*zero_extend(r305:SI)
  450 r305:SI=r144:DI#0
  449 [sfp:SI-0x8]=r179:DI
  449 [sfp:SI-0x8]=r179:DI
found mem(449) *(r[25]+-8)
  448 r179:DI#0=r377:DI#0<<0x2
      REG_DEAD: r377:DI
  447 r179:DI#4=r304:SI|r179:DI#4
      REG_DEAD: r304:SI
  446 r179:DI#4=r377:DI#4<<0x2
  445 r304:SI=r377:DI#0 0>>0x1e


starting bb 46


starting bb 47
  482 cc:CC=cmp(r150:DI#0,r136:DI#0)
      REG_DEAD: r150:DI


starting bb 48
  490 r147:DI=0x0


starting bb 49
  495 r147:DI=0x100000000


starting bb 50
  526 r381:DI=0x1
  533 r380:DI=0xffffffffffffffff
  521 {r174:DI=asm_operands;r175:DI=asm_operands;clobber cc:QI;}
      REG_DEAD: r319:DI
      REG_DEAD: r318:DI
      REG_DEAD: r179:DI
      REG_DEAD: r133:DI
      REG_UNUSED: cc:QI
  520 {r319:DI=r135:DI+r147:DI;clobber cc:CC;}
      REG_DEAD: r147:DI
      REG_DEAD: r135:DI
      REG_UNUSED: cc:CC
  519 r318:DI=0x0
  518 {r135:DI=r148:DI+r317:DI;clobber cc:CC;}
      REG_DEAD: r317:DI
      REG_DEAD: r148:DI
      REG_UNUSED: cc:CC
  700 r317:DI=zero_extend(r379:SI)
      REG_DEAD: r379:SI
  699 r379:SI=gtu(cc:CC,0x0)
      REG_DEAD: cc:CC
  698 cc:CC=cmp(r134:DI#4,r133:DI#4)
      REG_DEAD: r134:DI
  503 {r148:DI=r316:DI+r149:DI;clobber cc:CC;}
      REG_DEAD: r316:DI
      REG_DEAD: r149:DI
      REG_UNUSED: cc:CC
  502 r316:DI#4=r134:DI#0
  501 r316:DI#0=r136:DI#4
      REG_DEAD: r136:DI
  500 {r133:DI=r134:DI+r151:DI;clobber cc:CC;}
      REG_DEAD: r151:DI
      REG_UNUSED: cc:CC
  499 r134:DI#0=0x0
  498 r134:DI#4=r136:DI#0


starting bb 51
  530 {r174:DI=asm_operands;r175:DI=asm_operands;clobber cc:QI;}
      REG_DEAD: r321:DI
      REG_UNUSED: cc:QI
  529 r324:DI#4=0x0
  528 r324:DI#0=r144:DI#4 0>>0x1f
  527 r321:DI=r320:DI|r381:DI
      REG_DEAD: r320:DI
      REG_EQUAL: r320:DI|0x1
  525 {r320:DI=r144:DI+r144:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC


starting bb 52
  536 cc:CC=cmp(r175:DI#4,0x0)
  534 {r144:DI=r144:DI+r380:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_EQUAL: r144:DI-0x1


starting bb 53
  550 cc:CC=cmp(r328:SI,0x0)
      REG_DEAD: r328:SI
  549 r328:SI=r328:SI|r327:DI#4
      REG_DEAD: r327:DI
  548 r328:SI=r327:DI#0
  547 r327:DI=r175:DI|r174:DI
      REG_DEAD: r175:DI
      REG_DEAD: r174:DI
  546 r326:DI=0x0


starting bb 54
  552 r326:DI=0x1


starting bb 55
  557 [sfp:SI-0x18]=r331:DI
      REG_DEAD: r331:DI
  557 [sfp:SI-0x18]=r331:DI
      REG_DEAD: r331:DI
found mem(557) *(r[25]+-24)
  556 r331:DI=r326:DI|r329:DI
      REG_DEAD: r329:DI
      REG_DEAD: r326:DI
  555 {r329:DI=r144:DI+r330:DI;clobber cc:CC;}
      REG_DEAD: r330:DI
      REG_DEAD: r144:DI
      REG_UNUSED: cc:CC
      REG_EQUAL: r144:DI+0x1
  554 r330:DI=0x1


starting bb 56
  566 cc:CC=cmp(r376:SI,0x0)
      REG_DEAD: r376:SI
  562 r376:SI=r180:DI#0<<0x1f
  561 r332:DI=0x0
  560 r180:DI=[sfp:SI-0x18]
  560 r180:DI=[sfp:SI-0x18]
found mem(560) *(r[25]+-24)


starting bb 57
  568 r332:DI=0x1


starting bb 58
  581 r184:SI=r0:SI
      REG_DEAD: r0:SI
  580 r0:SI=call [`vfp_double_normaliseround'] argc:0x8
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  579 r3:SI=0x0
  578 r2:SI=r191:SI
      REG_DEAD: r191:SI
  577 r1:SI=r338:SI
      REG_DEAD: r338:SI
      REG_EQUAL: sfp:SI-0x20
  576 r0:SI=r188:SI
      REG_DEAD: r188:SI
  575 [sp:SI]=r339:SI
      REG_DEAD: r339:SI
      REG_EQUAL: `*.LC12'
  575 [sp:SI]=r339:SI
      REG_DEAD: r339:SI
      REG_EQUAL: `*.LC12'
found mem(575) *(r[13]+0)
  574 r339:SI=`*.LC12'
  573 r338:SI=sfp:SI-0x20
  573 r338:SI=sfp:SI-0x20
found pre add(573) r[338]=r[25]+-32
  572 [sfp:SI-0x18]=r337:DI
      REG_DEAD: r337:DI
  572 [sfp:SI-0x18]=r337:DI
      REG_DEAD: r337:DI
found mem(572) *(r[25]+-24)
  573 r338:SI=sfp:SI-0x20
found post add(573) r[338]=r[25]+-32
  571 r337:DI=r332:DI|r336:DI
      REG_DEAD: r336:DI
      REG_DEAD: r332:DI
  570 {r336:DI=r180:DI 0>>0x1;clobber cc:CC;}
      REG_DEAD: r180:DI
      REG_UNUSED: cc:CC


starting bb 59
  594 use r0:SI
  588 r0:SI=r184:SI
      REG_DEAD: r184:SI


vfp_double_fsqrt

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={18d,17u} r1={17d,9u} r2={14d,7u} r3={12d,4u} r4={2d,2u} r11={1d,59u} r12={10d} r13={1d,67u} r14={10d,1u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={64d,35u} r25={1d,81u,5d} r26={1d,58u} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} r133={1d,2u} r134={2d,5u} r135={1d,1u} r136={1d,4u} r137={3d,1u} r138={1d,1u} r139={1d,2u} r140={2d,6u} r141={1d,1u} r142={1d,4u} r143={4d,7u,2d} r144={2d,11u,3d} r147={2d,1u} r148={1d,1u} r149={1d,1u} r150={1d,4u} r151={1d,1u} r153={2d,7u} r154={2d,3u} r155={2d,3u} r156={2d,2u} r159={1d,2u} r160={1d,3u} r161={1d,1u} r162={1d,3u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={2d,1u} r171={1d,2u} r172={1d,4u} r173={4d,11u,2d} r174={2d,2u} r175={2d,3u} r176={3d,4u} r177={4d,4u} r178={3d,1u} r179={3d,6u} r180={1d,2u} r181={3d,9u,1d} r182={1d,2u} r183={1d,1u} r184={2d,1u} r186={1d,5u,1d} r188={1d,2u} r190={1d,1u} r191={1d,2u} r192={1d,1u} r193={1d,1u} r198={1d,1u,1d} r199={1d,1u} r202={1d,1u} r203={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,2u} r208={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={2d,2u} r222={1d,2u} r223={1d,1u} r224={2d,2u} r225={2d,2u} r226={1d,1u} r227={1d,1u} r228={1d,2u} r229={1d,1u} r232={1d,1u} r234={2d,4u} r235={1d,1u} r236={1d,1u} r238={2d,3u} r239={1d,1u} r242={3d,5u} r243={1d,1u} r244={1d,2u} r245={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,3u} r254={1d,2u,1d} r255={1d,1u} r256={1d,1u} r257={1d,1u,1d} r259={1d,1u} r260={1d,1u} r265={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r275={1d,2u} r276={1d,2u} r289={2d,3u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r295={2d,4u} r297={2d,3u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,2u} r302={1d,1u} r303={1d,1u} r304={1d,1u} r305={1d,3u} r316={2d,3u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u,1d} r321={1d,1u} r324={2d,3u} r326={2d,1u} r327={1d,2u} r328={2d,2u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={2d,1u} r336={1d,1u} r337={1d,1u} r338={1d,1u} r339={1d,1u} r346={1d,2u} r347={1d,1u} r357={1d,1u} r359={1d,1u} r361={1d,1u} r362={2d,3u} r369={1d,1u} r370={1d,1u} r371={1d,2u} r373={1d,3u} r376={1d,1u} r377={3d,11u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r382={1d,1u} 
;;    total ref usage 1783{1123d,642u,18e} in 302{295 regular + 7 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 173 179 181 234 238 242 289 295 297 316 324
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 173
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 171 172 186 188 190 191 192 193 198 199 202 203 205 206 207 208 209 212 213 214 215 357 359 361 362
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 171 172 173 186 188 190 191 192 193 198 199 202 203 205 206 207 208 209 212 213 214 215 357 359 361 362
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpdouble.c:269 (set (reg/v:SI 188 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 4 2 5 2 arch/arm/vfp/vfpdouble.c:269 (set (reg/v:SI 190 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ dm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:269 (set (reg/v:SI 191 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:273 (set (reg:SI 0 r0)
        (reg/v:SI 190 [ dm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 190 [ dm ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:273 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:273 (set (reg:DI 186 [ D.4263 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 193)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 192)
        (and:DI (reg:DI 186 [ D.4263 ])
            (reg:DI 193))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 193)
        (expr_list:REG_EQUAL (and:DI (reg:DI 186 [ D.4263 ])
                (const_int -9223372036854775808 [0x8000000000000000]))
            (nil))))

(insn 14 13 16 2 arch/arm/vfp/vfp.h:304 (set (reg:SI 357)
        (lshiftrt:SI (subreg:SI (reg:DI 192) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 192)
        (nil)))

(insn 16 14 17 2 arch/arm/vfp/vfp.h:304 (set (reg:SI 171 [ D.6138 ])
        (zero_extend:SI (subreg:HI (reg:SI 357) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 357)
        (nil)))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 171 [ D.6138 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 18 17 20 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 359)
        (ashiftrt:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 20 18 21 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 198)
        (zero_extend:SI (subreg:HI (reg:SI 359) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 359)
        (nil)))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 199)
        (ashift:SI (reg:SI 198)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 198)
        (nil)))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 172 [ D.6135 ])
        (lshiftrt:SI (reg:SI 199)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_EQUAL (and:SI (reg:SI 198)
                (const_int 2047 [0x7ff]))
            (nil))))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 172 [ D.6135 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 202)
        (lshiftrt:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 362 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 362 [+4 ])
        (ior:SI (reg:SI 202)
            (reg:SI 362 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 202)
        (nil)))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 361)
        (ashift:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 186 [ D.4263 ])
        (nil)))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 203)
        (ashift:SI (reg:SI 362 [+4 ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 173 [ significand ]) 0)
        (lshiftrt:SI (reg:SI 361)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 361)
        (nil)))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 173 [ significand ]) 0)
        (ior:SI (reg:SI 203)
            (subreg:SI (reg/v:DI 173 [ significand ]) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 203)
        (nil)))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 173 [ significand ]) 4)
        (lshiftrt:SI (reg:SI 362 [+4 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 362 [+4 ])
        (nil)))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 206)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 205)
        (subreg:HI (reg:SI 206) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 207 [ D.6135 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 172 [ D.6135 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 208)
        (sign_extend:SI (reg:HI 205))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 205)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 36 35 37 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 207 [ D.6135 ])
            (reg:SI 208))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))

(insn 37 36 40 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 209)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 40 37 41 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 207 [ D.6135 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 207 [ D.6135 ])
        (nil)))

(insn 41 40 43 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 212)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 43 41 44 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 213)
        (and:SI (reg:SI 209)
            (reg:SI 212))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 212)
        (expr_list:REG_DEAD (reg:SI 209)
            (nil))))

(insn 44 43 45 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 214)
        (subreg:QI (reg:SI 213) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 213)
        (nil)))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 215)
        (zero_extend:SI (reg:QI 214))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 214)
        (nil)))

(insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 215)
        (nil)))

(jump_insn 47 46 48 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 172 173 179 181 188 191 234 238 242 289 295 297 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 172 173 188 191


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 172 173 179 181 188 191 234 238 242 289 295 297 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 173
;; lr  def 	 173 216
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 172 173 188 191
;; live  gen 	 173 216
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 48 47 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 3 arch/arm/vfp/vfp.h:310 (set (reg:DI 216)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 50 49 51 3 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 173 [ significand ])
        (ior:DI (reg/v:DI 173 [ significand ])
            (reg:DI 216))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 216)
        (expr_list:REG_EQUAL (ior:DI (reg/v:DI 173 [ significand ])
                (const_int 4611686018427387904 [0x4000000000000000]))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 172 173 179 181 188 191 234 238 242 289 295 297 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 172 173 188 191


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u60(11){ }u61(13){ }u62(25){ }u63(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 172 173 179 181 188 191 234 238 242 289 295 297 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172 173
;; lr  def 	 24 [cc] 217 218 219 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 172 173 188 191
;; live  gen 	 24 [cc] 217 218 219 220
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 51 50 52 4 400 "" [1 uses])

(note 52 51 53 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 4 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 173 [ significand ])) 163 {*arm_movdi} (nil))

(insn 54 53 55 4 arch/arm/vfp/vfp.h:330 (set (reg:SI 218)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 4 arch/arm/vfp/vfp.h:330 (set (reg:HI 217)
        (subreg:HI (reg:SI 218) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 218)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 56 55 57 4 arch/arm/vfp/vfp.h:330 (set (reg:SI 219 [ D.6135 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 172 [ D.6135 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 57 56 58 4 arch/arm/vfp/vfp.h:330 (set (reg:SI 220)
        (sign_extend:SI (reg:HI 217))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 217)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 58 57 59 4 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 219 [ D.6135 ])
            (reg:SI 220))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 220)
        (expr_list:REG_DEAD (reg:SI 219 [ D.6135 ])
            (nil))))

(jump_insn 59 58 60 4 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 172 173 179 181 188 191 234 238 242 289 295 297 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 172 173 188 191


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  8 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 173 179 181 188 191 234 238 242 289 295 297 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 173
;; lr  def 	 24 [cc] 221
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 173 188 191
;; live  gen 	 24 [cc] 221
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 60 59 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 5 arch/arm/vfp/vfp.h:331 (set (reg:SI 221 [ significand ])
        (subreg:SI (reg/v:DI 173 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 5 arch/arm/vfp/vfp.h:331 (set (reg:SI 221 [ significand ])
        (ior:SI (reg:SI 221 [ significand ])
            (subreg:SI (reg/v:DI 173 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 63 62 64 5 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 221 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 221 [ significand ])
        (nil)))

(jump_insn 64 63 65 5 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 173 179 181 188 191 234 238 242 289 295 297 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 173 188 191


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u81(11){ }u82(13){ }u83(25){ }u84(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 179 181 188 191 234 238 242 289 295 297 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 188 191
;; live  gen 	 177
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 65 64 66 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 69 6 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 177 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 177 179 181 188 191 234 238 242 289 295 297 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 177 188 191


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u85(11){ }u86(13){ }u87(25){ }u88(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 173 179 181 188 191 234 238 242 289 295 297 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 173
;; lr  def 	 24 [cc] 177 222 223 224
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 173 188 191
;; live  gen 	 24 [cc] 177 222 223 224
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 69 66 70 7 402 "" [1 uses])

(note 70 69 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 7 arch/arm/vfp/vfp.h:333 (set (reg:DI 223)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 72 71 73 7 arch/arm/vfp/vfp.h:333 (set (reg:DI 222)
        (and:DI (reg/v:DI 173 [ significand ])
            (reg:DI 223))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 223)
        (expr_list:REG_DEAD (reg/v:DI 173 [ significand ])
            (expr_list:REG_EQUAL (and:DI (reg/v:DI 173 [ significand ])
                    (const_int 2305843009213693952 [0x2000000000000000]))
                (nil)))))

(insn 73 72 74 7 arch/arm/vfp/vfp.h:333 (set (reg:SI 224)
        (subreg:SI (reg:DI 222) 0)) 167 {*arm_movsi_insn} (nil))

(insn 74 73 691 7 arch/arm/vfp/vfp.h:333 (set (reg:SI 224)
        (ior:SI (reg:SI 224)
            (subreg:SI (reg:DI 222) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 222)
        (nil)))

(insn 691 74 692 7 arch/arm/vfp/vfp.h:336 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 224)
        (nil)))

(insn 692 691 86 7 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 177 [ tm ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 7 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 177 179 181 188 191 234 238 242 289 295 297 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 177 188 191


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u97(11){ }u98(13){ }u99(25){ }u100(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 172 173 179 181 188 191 234 238 242 289 295 297 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 172 173 188 191
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [72.0%] 
(code_label 86 692 87 8 401 "" [1 uses])

(note 87 86 88 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 8 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.6135 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 172 [ D.6135 ])
        (nil)))

(jump_insn 89 88 90 8 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 173 179 181 188 191 234 238 242 289 295 297 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 173 188 191


;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u103(11){ }u104(13){ }u105(25){ }u106(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 179 181 188 191 234 238 242 289 295 297 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 188 191
;; live  gen 	 177
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 90 89 91 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 94 9 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 177 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 177 179 181 188 191 234 238 242 289 295 297 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 177 188 191


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u107(11){ }u108(13){ }u109(25){ }u110(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 173 179 181 188 191 234 238 242 289 295 297 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 173
;; lr  def 	 24 [cc] 177 225
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 173 188 191
;; live  gen 	 24 [cc] 177 225
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 94 91 95 10 405 "" [1 uses])

(note 95 94 96 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 10 arch/arm/vfp/vfp.h:338 (set (reg:SI 225 [ significand ])
        (subreg:SI (reg/v:DI 173 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 97 96 693 10 arch/arm/vfp/vfp.h:338 (set (reg:SI 225 [ significand ])
        (ior:SI (reg:SI 225 [ significand ])
            (subreg:SI (reg/v:DI 173 [ significand ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 173 [ significand ])
        (nil)))

(insn 693 97 694 10 arch/arm/vfp/vfp.h:341 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 225 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 225 [ significand ])
        (nil)))

(insn 694 693 107 10 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 177 [ tm ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 177 179 181 188 191 234 238 242 289 295 297 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 177 188 191


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 6 9 7 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 177 179 181 188 191 234 238 242 289 295 297 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177
;; lr  def 	 24 [cc] 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 177 188 191
;; live  gen 	 24 [cc] 226
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 107 694 108 11 403 "" [0 uses])

(note 108 107 109 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 11 arch/arm/vfp/vfpdouble.c:275 (set (reg:SI 226)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 110 109 111 11 arch/arm/vfp/vfpdouble.c:275 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 226)
        (nil)))

(jump_insn 111 110 112 11 arch/arm/vfp/vfpdouble.c:275 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 171)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 12 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 171 177 179 181 188 191 234 238 242 289 295 297 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 177 188 191


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  18 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u123(11){ }u124(13){ }u125(25){ }u126(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 177 188 191 234 238 242
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177
;; lr  def 	 24 [cc] 227
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 177 188 191
;; live  gen 	 24 [cc] 227
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 112 111 113 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 12 arch/arm/vfp/vfpdouble.c:278 (set (reg:SI 227)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 177 [ tm ])
        (nil)))

(insn 114 113 115 12 arch/arm/vfp/vfpdouble.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 227)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 227)
        (nil)))

(jump_insn 115 114 116 12 arch/arm/vfp/vfpdouble.c:278 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 129)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 188 191 234 238 242
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 188 191


;; Succ edge  13 [29.0%]  (fallthru)
;; Succ edge  14 [71.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u130(11){ }u131(13){ }u132(25){ }u133(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191 234 238 242
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 191
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 176 178 228 229
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 176 178 228 229
;; live  kill	 14 [lr]

;; Pred edge  12 [29.0%]  (fallthru)
(note 116 115 117 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 118 13 arch/arm/vfp/vfpdouble.c:279 (set (reg/f:SI 228)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 118 117 119 13 arch/arm/vfp/vfpdouble.c:279 (set (reg/f:SI 229)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 119 118 120 13 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 0 r0)
        (reg/f:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))
        (nil)))

(insn 120 119 121 13 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 1 r1)
        (reg/f:SI 229)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 229)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 121 120 122 13 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 122 121 123 13 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 3 r3)
        (reg/v:SI 191 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 191 [ fpscr ])
        (nil)))

(call_insn 123 122 124 13 arch/arm/vfp/vfpdouble.c:279 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 124 123 126 13 arch/arm/vfp/vfpdouble.c:279 (set (reg/v:SI 178 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 126 124 129 13 arch/arm/vfp/vfpdouble.c:276 (set (reg/v/f:SI 176 [ vdp ])
        (reg/f:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 228)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))
;; End of basic block 13 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 178 188 234 238 242
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 178 188


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u149(11){ }u150(13){ }u151(25){ }u152(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 188 234 238 242
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 188
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  12 [71.0%] 
(code_label 129 126 130 14 408 "" [1 uses])

(note 130 129 131 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 131 130 132 14 arch/arm/vfp/vfpdouble.c:280 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171 [ D.6138 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 171 [ D.6138 ])
        (nil)))

(jump_insn 132 131 173 14 arch/arm/vfp/vfpdouble.c:280 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 138)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 234 238 242
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188


;; Succ edge  15 [39.0%]  (fallthru)
;; Succ edge  16 [61.0%] 

;; Start of basic block ( 14 18) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u155(11){ }u156(13){ }u157(25){ }u158(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 234 238 242
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 176 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188
;; live  gen 	 176 178
;; live  kill	

;; Pred edge  14 [39.0%]  (fallthru)
;; Pred edge  18 [39.0%] 
(code_label 173 132 133 15 412 "" [1 uses])

(note 133 173 134 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 134 133 135 15 arch/arm/vfp/vfpdouble.c:282 (set (reg/v/f:SI 176 [ vdp ])
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 135 134 138 15 arch/arm/vfp/vfpdouble.c:283 (set (reg/v:SI 178 [ ret ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 178 188 234 238 242
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 178 188


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 21 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u160(11){ }u161(13){ }u162(25){ }u163(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 234 238 242
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 176 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188
;; live  gen 	 176 178
;; live  kill	

;; Pred edge  21 [71.0%] 
;; Pred edge  14 [61.0%] 
(code_label 138 135 139 16 410 "" [2 uses])

(note 139 138 140 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 142 16 arch/arm/vfp/vfpdouble.c:286 (set (reg/v/f:SI 176 [ vdp ])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 142 140 143 16 arch/arm/vfp/vfpdouble.c:287 (set (reg/v:SI 178 [ ret ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 178 188 234 238 242
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 178 188


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 16 15 13) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u164(11){ }u165(13){ }u166(25){ }u167(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 178 188 234 238 242
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 178 188 234 238 242
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 184 232 235 236 239 243 244 245 247
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 178 188
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 184 232 234 235 236 238 239 242 243 244 245 247
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 143 142 144 17 409 "" [0 uses])

(note 144 143 146 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 146 144 148 17 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 232 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 176 [ vdp ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 148 146 149 17 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 234) 4)
        (ashift:SI (reg:SI 232 [ <variable>.sign ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 232 [ <variable>.sign ])
        (nil)))

(insn 149 148 151 17 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 234) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 151 149 152 17 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 236 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 176 [ vdp ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 152 151 153 17 arch/arm/vfp/vfpdouble.c:289 (set (reg:DI 235 [ <variable>.exponent ])
        (sign_extend:DI (reg:SI 236 [ <variable>.exponent ]))) 140 {*arm_extendsidi2} (expr_list:REG_DEAD (reg:SI 236 [ <variable>.exponent ])
        (nil)))

(insn 153 152 154 17 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 238) 4)
        (ashift:SI (subreg:SI (reg:DI 235 [ <variable>.exponent ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 235 [ <variable>.exponent ])
        (nil)))

(insn 154 153 155 17 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 238) 0)
        (subreg:SI (reg:DI 234) 0)) 167 {*arm_movsi_insn} (nil))

(insn 155 154 157 17 arch/arm/vfp/vfpdouble.c:289 (parallel [
            (set (reg:DI 239)
                (plus:DI (reg:DI 234)
                    (reg:DI 238)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 238)
        (expr_list:REG_DEAD (reg:DI 234)
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 157 155 158 17 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 244 [ <variable>.significand+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 176 [ vdp ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 158 157 159 17 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 243)
        (ashift:SI (reg:SI 244 [ <variable>.significand+4 ])
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (nil))

(insn 159 158 160 17 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 245 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 176 [ vdp ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 176 [ vdp ])
        (nil)))

(insn 160 159 161 17 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 242) 0)
        (lshiftrt:SI (reg:SI 245 [ <variable>.significand ])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 245 [ <variable>.significand ])
        (nil)))

(insn 161 160 163 17 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 242) 0)
        (ior:SI (reg:SI 243)
            (subreg:SI (reg:DI 242) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 243)
        (nil)))

(insn 163 161 164 17 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 242) 4)
        (lshiftrt:SI (reg:SI 244 [ <variable>.significand+4 ])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 244 [ <variable>.significand+4 ])
        (nil)))

(insn 164 163 165 17 arch/arm/vfp/vfpdouble.c:289 (parallel [
            (set (reg:DI 247)
                (plus:DI (reg:DI 239)
                    (reg:DI 242)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 242)
        (expr_list:REG_DEAD (reg:DI 239)
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 165 164 166 17 arch/arm/vfp/vfpdouble.c:289 (set (reg:DI 0 r0)
        (reg:DI 247)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 247)
        (nil)))

(insn 166 165 167 17 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 2 r2)
        (reg/v:SI 188 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 188 [ dd ])
        (nil)))

(call_insn 167 166 168 17 arch/arm/vfp/vfpdouble.c:289 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 168 167 171 17 arch/arm/vfp/vfpdouble.c:290 (set (reg:SI 184 [ D.4281 ])
        (reg/v:SI 178 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 178 [ ret ])
        (nil)))
;; End of basic block 17 -> ( 59)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 184
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184


;; Succ edge  59 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u199(11){ }u200(13){ }u201(25){ }u202(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 177 179 181 188 191 234 238 242 289 295 297 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177
;; lr  def 	 24 [cc] 248
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 188 191
;; live  gen 	 24 [cc] 248
;; live  kill	

;; Pred edge  11 [50.0%] 
(code_label 171 168 172 18 407 "" [1 uses])

(note 172 171 174 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 174 172 175 18 arch/arm/vfp/vfpdouble.c:296 (set (reg:SI 248)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 175 174 176 18 arch/arm/vfp/vfpdouble.c:296 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 248)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 248)
        (nil)))

(jump_insn 176 175 177 18 arch/arm/vfp/vfpdouble.c:296 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 173)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 18 -> ( 15 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 177 179 181 188 191 234 238 242 289 295 297 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 188 191


;; Succ edge  15 [39.0%] 
;; Succ edge  19 [61.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u206(11){ }u207(13){ }u208(25){ }u209(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 177 179 181 188 191 234 238 242 289 295 297 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177
;; lr  def 	 24 [cc] 249
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 188 191
;; live  gen 	 24 [cc] 249
;; live  kill	

;; Pred edge  18 [61.0%]  (fallthru)
(note 177 176 178 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 178 177 179 19 arch/arm/vfp/vfpdouble.c:302 (set (reg:SI 249)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 177 [ tm ])
        (nil)))

(insn 179 178 180 19 arch/arm/vfp/vfpdouble.c:302 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 249)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))

(jump_insn 180 179 181 19 arch/arm/vfp/vfpdouble.c:302 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 185)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 234 238 242 289 295 297 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191


;; Succ edge  20 [29.0%]  (fallthru)
;; Succ edge  21 [71.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u213(11){ }u214(13){ }u215(25){ }u216(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 234 238 242 289 295 297 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 250
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191
;; live  gen 	 0 [r0] 250
;; live  kill	 14 [lr]

;; Pred edge  19 [29.0%]  (fallthru)
(note 181 180 182 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 183 20 arch/arm/vfp/vfpdouble.c:303 (set (reg/f:SI 250)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 183 182 184 20 arch/arm/vfp/vfpdouble.c:303 (set (reg:SI 0 r0)
        (reg/f:SI 250)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(call_insn 184 183 185 20 arch/arm/vfp/vfpdouble.c:303 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 234 238 242 289 295 297 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 19 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u222(11){ }u223(13){ }u224(25){ }u225(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 234 238 242 289 295 297 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 251
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191
;; live  gen 	 24 [cc] 251
;; live  kill	

;; Pred edge  19 [71.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 185 184 186 21 413 "" [1 uses])

(note 186 185 187 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 188 21 arch/arm/vfp/vfpdouble.c:308 (set (reg:SI 251 [ vdm.sign ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 188 187 189 21 arch/arm/vfp/vfpdouble.c:308 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 251 [ vdm.sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 189 188 190 21 arch/arm/vfp/vfpdouble.c:308 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 138)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 21 -> ( 16 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 234 238 242 251 289 295 297 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191 251


;; Succ edge  16 [71.0%] 
;; Succ edge  22 [29.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u229(11){ }u230(13){ }u231(25){ }u232(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 251 289 295 297 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 251
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 182 183 254 255 256 257 259 260 265 267 268 269 270 369 370 377
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 181 182 183 254 255 256 257 259 260 265 267 268 269 270 369 370 377
;; live  kill	 14 [lr] 377

;; Pred edge  21 [29.0%]  (fallthru)
(note 190 189 193 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 193 190 194 22 arch/arm/vfp/vfpdouble.c:316 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -30 [0xffffffffffffffe2])) [0 vdd.sign+0 S2 A16])
        (subreg:HI (reg:SI 251 [ vdm.sign ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 194 193 195 22 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 183 [ D.4288 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 195 194 196 22 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 254 [ D.4288 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 183 [ D.4288 ]) 0))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 183 [ D.4288 ])
        (nil)))

(insn 196 195 197 22 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 256)
        (plus:SI (reg:SI 254 [ D.4288 ])
            (const_int -1020 [0xfffffffffffffc04]))) 4 {*arm_addsi3} (nil))

(insn 197 196 198 22 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 255)
        (plus:SI (reg:SI 256)
            (const_int -3 [0xfffffffffffffffd]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 256)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 254 [ D.4288 ])
                (const_int -1023 [0xfffffffffffffc01]))
            (nil))))

(insn 198 197 200 22 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 257)
        (ashiftrt:SI (reg:SI 255)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 255)
        (nil)))

(insn 200 198 201 22 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 260)
        (plus:SI (reg:SI 257)
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 257)
        (nil)))

(insn 201 200 202 22 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 259)
        (plus:SI (reg:SI 260)
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 260)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 257)
                (const_int 1023 [0x3ff]))
            (nil))))

(insn 202 201 205 22 arch/arm/vfp/vfpdouble.c:317 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 vdd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 259) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 259)
        (nil)))

(insn 205 202 208 22 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 265 [ vdm.significand+4 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vdm.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 208 205 209 22 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 0 r0)
        (reg:SI 254 [ D.4288 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 254 [ D.4288 ])
        (nil)))

(insn 209 208 210 22 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 1 r1)
        (reg:SI 265 [ vdm.significand+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 265 [ vdm.significand+4 ])
        (nil)))

(call_insn 210 209 211 22 arch/arm/vfp/vfpdouble.c:318 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_estimate_sqrt_significand") [flags 0x41] <function_decl 0x10a9da80 vfp_estimate_sqrt_significand>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 211 210 213 22 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 182 [ D.4299 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 213 211 214 22 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 267)
        (lshiftrt:SI (reg:SI 182 [ D.4299 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 214 213 215 22 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
        (reg:SI 251 [ vdm.sign ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 251 [ vdm.sign ])
        (nil)))

(insn 215 214 216 22 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
        (reg:SI 267)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 267)
        (nil)))

(insn 216 215 217 22 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 181 [ D.4301 ]) 0)
        (ashift:SI (reg:SI 182 [ D.4299 ])
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 182 [ D.4299 ])
        (nil)))

(insn 217 216 218 22 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 268 [ vdm.exponent ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 218 217 219 22 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 269)
        (and:SI (reg:SI 268 [ vdm.exponent ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 268 [ vdm.exponent ])
        (nil)))

(insn 219 218 223 22 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 270)
        (plus:SI (reg:SI 269)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 269)
        (nil)))

(insn 223 219 224 22 arch/arm/vfp/vfpdouble.c:322 (set (reg:DI 0 r0)
        (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 224 223 225 22 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 2 r2)
        (reg:SI 270)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 270)
        (nil)))

(call_insn/u 225 224 671 22 arch/arm/vfp/vfpdouble.c:322 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 671 225 672 22 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 369)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 672 671 673 22 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 370 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 673 672 674 22 arch/arm/vfp/vfpdouble.c:322 (clobber (reg:DI 377 [ __n ])) -1 (nil))

(insn 674 673 675 22 arch/arm/vfp/vfpdouble.c:322 (set (subreg:SI (reg:DI 377 [ __n ]) 0)
        (reg:SI 369)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 369)
        (nil)))

(insn 675 674 228 22 arch/arm/vfp/vfpdouble.c:322 (set (subreg:SI (reg:DI 377 [ __n ]) 4)
        (reg:SI 370 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 370 [+4 ])
        (nil)))

(insn 228 675 229 22 arch/arm/vfp/vfpdouble.c:322 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg:DI 377 [ __n ])) 163 {*arm_movdi} (nil))

(insn 229 228 230 22 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
            (subreg:SI (reg:DI 377 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 230 229 596 22 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 26 23)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 289 295 297 316 324 377
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 181 188 191 377


;; Succ edge  26 [50.0%] 
;; Succ edge  23 [50.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u280(11){ }u281(13){ }u282(25){ }u283(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 289 295 297 316 324 377
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 181 188 191 377
;; live  gen 	
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 596 230 232 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(jump_insn 232 596 597 23 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 657)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 23 -> ( 25 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 289 295 297 316 324 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 188 191 377


;; Succ edge  25 [71.0%] 
;; Succ edge  24 [29.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u285(11){ }u286(13){ }u287(25){ }u288(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 289 295 297 316 324 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 377
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 188 191 377
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  23 [29.0%]  (fallthru)
(note 597 232 233 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 233 597 234 24 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 181 [ D.4301 ]) 0)
            (subreg:SI (reg:DI 377 [ __n ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 234 233 657 24 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 24 -> ( 26 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 289 295 297 316 324 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 188 191 377


;; Succ edge  26 [50.0%] 
;; Succ edge  25 [50.0%]  (fallthru)

;; Start of basic block ( 24 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u292(11){ }u293(13){ }u294(25){ }u295(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 179 181 188 191 316 324 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 188 191 377
;; live  gen 	 137
;; live  kill	

;; Pred edge  24 [50.0%]  (fallthru)
;; Pred edge  23 [71.0%] 
(code_label 657 234 240 25 445 "" [1 uses])

(note 240 657 241 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 241 240 244 25 arch/arm/vfp/vfp.h:118 (set (reg/v:DI 137 [ z.1257 ])
        (const_int -1 [0xffffffffffffffff])) 163 {*arm_movdi} (nil))
;; End of basic block 25 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 179 181 188 191 316 324 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 181 188 191 377


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 22 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u296(11){ }u297(13){ }u298(25){ }u299(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 289 295 297 316 324 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 181 377
;; lr  def 	 24 [cc] 346
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 188 191 377
;; live  gen 	 24 [cc] 153 346
;; live  kill	

;; Pred edge  22 [50.0%] 
;; Pred edge  24 [50.0%] 
(code_label 244 241 245 26 414 "" [2 uses])

(note 245 244 246 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 26 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 153 [ mh ]) 0)
        (subreg:SI (reg:DI 181 [ D.4301 ]) 4)) 167 {*arm_movsi_insn} (nil))

(insn 247 246 248 26 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 153 [ mh ]) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 248 247 250 26 arch/arm/vfp/vfp.h:120 (set (reg:SI 346 [ D.6380+4 ])
        (subreg:SI (reg/v:DI 153 [ mh ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 250 248 251 26 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 346 [ D.6380+4 ])
            (subreg:SI (reg:DI 377 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 251 250 601 26 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 265)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 28 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 289 295 297 316 324 346 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 181 188 191 346 377


;; Succ edge  28 [50.0%] 
;; Succ edge  27 [50.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u307(11){ }u308(13){ }u309(25){ }u310(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 153 154 179 181 188 191 289 295 297 316 324 346 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 181 188 191 346 377
;; live  gen 	 143
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 601 251 262 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 262 601 265 27 arch/arm/vfp/vfp.h:121 (set (reg/v:DI 143 [ z.1250 ])
        (const_int -4294967296 [0xffffffff00000000])) 163 {*arm_movdi} (nil))
;; End of basic block 27 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 289 295 297 316 324 346 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 181 188 191 346 377


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u311(11){ }u312(13){ }u313(25){ }u314(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 289 295 297 316 324 346 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 377
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 24 [cc] 347
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 181 188 191 346 377
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 143 347
;; live  kill	 12 [ip] 14 [lr] 24 [cc]

;; Pred edge  26 [50.0%] 
(code_label 265 262 266 28 417 "" [1 uses])

(note 266 265 267 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 267 266 268 28 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (subreg:SI (reg/v:DI 153 [ mh ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 268 267 269 28 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg:DI 377 [ __n ])) 163 {*arm_movdi} (nil))

(insn 269 268 677 28 arch/arm/vfp/vfp.h:124 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (expr_list:REG_DEAD (reg/v:SI 4 r4 [ __base ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (expr_list:REG_UNUSED (reg:QI 14 lr)
                (expr_list:REG_UNUSED (reg:QI 12 ip)
                    (expr_list:REG_UNUSED (reg/v:SI 1 r1 [ __rem ])
                        (expr_list:REG_UNUSED (reg:SI 3 r3)
                            (nil))))))))

(insn 677 269 271 28 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg:SI 347 [ z ])
        (reg:SI 2 r2 [ __res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ __res ])
        (nil)))

(insn 271 677 272 28 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.1250 ]) 4)
        (reg:SI 347 [ z ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 347 [ z ])
        (nil)))

(insn 272 271 273 28 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.1250 ]) 0)
        (subreg:SI (reg/v:DI 153 [ mh ]) 4)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 28 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 289 295 297 316 324 346 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 181 188 191 346 377


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 27 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u325(11){ }u326(13){ }u327(25){ }u328(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 143 153 154 179 181 188 191 289 295 297 316 324 346 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 181
;; lr  def 	 24 [cc] 142 160 161 162 163 164 275 276 371
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 181 188 191 346 377
;; live  gen 	 24 [cc] 142 160 161 162 163 164 275 276 371
;; live  kill	 24 [cc]

;; Pred edge  27 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru)
(code_label 273 272 274 29 419 "" [0 uses])

(note 274 273 275 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 275 274 277 29 arch/arm/vfp/vfp.h:80 (set (reg:SI 275 [ D.4301 ])
        (subreg:SI (reg:DI 181 [ D.4301 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 277 275 282 29 arch/arm/vfp/vfp.h:80 (set (reg:SI 276 [ z.1250 ])
        (subreg:SI (reg/v:DI 143 [ z.1250 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 282 277 286 29 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 161 [ rl ])
        (mult:DI (zero_extend:DI (reg:SI 276 [ z.1250 ]))
            (zero_extend:DI (reg:SI 275 [ D.4301 ])))) 51 {*umulsidi3_v6} (nil))

(insn 286 282 291 29 arch/arm/vfp/vfp.h:82 (set (reg/v:SI 160 [ __left ])
        (subreg:SI (reg/v:DI 153 [ mh ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 291 286 295 29 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 163 [ rma ])
        (mult:DI (zero_extend:DI (reg:SI 276 [ z.1250 ]))
            (zero_extend:DI (reg/v:SI 160 [ __left ])))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 276 [ z.1250 ])
        (nil)))

(insn 295 291 302 29 arch/arm/vfp/vfp.h:86 (set (reg:SI 371)
        (subreg:SI (reg/v:DI 143 [ z.1250 ]) 4)) 167 {*arm_movsi_insn} (nil))

(insn 302 295 306 29 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 162 [ rmb ])
        (mult:DI (zero_extend:DI (reg:SI 371))
            (zero_extend:DI (reg:SI 275 [ D.4301 ])))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 275 [ D.4301 ])
        (nil)))

(insn 306 302 310 29 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 142 [ rma.1251 ])
                (plus:DI (reg/v:DI 162 [ rmb ])
                    (reg/v:DI 163 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg/v:DI 163 [ rma ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 310 306 314 29 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 164 [ rh ])
        (mult:DI (zero_extend:DI (reg:SI 371))
            (zero_extend:DI (reg/v:SI 160 [ __left ])))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 371)
        (nil)))

(insn 314 310 315 29 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 162 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 315 314 606 29 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 329)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 29 -> ( 33 30)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 134 140 142 143 153 154 160 161 162 164 179 181 188 191 289 295 297 316 324 346 377
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 142 143 153 160 161 162 164 181 188 191 346 377


;; Succ edge  33 [50.0%] 
;; Succ edge  30 [50.0%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u346(11){ }u347(13){ }u348(25){ }u349(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 134 140 142 143 153 154 160 161 162 164 179 181 188 191 289 295 297 316 324 346 377
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 142 143 153 160 161 162 164 181 188 191 346 377
;; live  gen 	
;; live  kill	

;; Pred edge  29 [50.0%]  (fallthru)
(note 606 315 317 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(jump_insn 317 606 607 30 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 659)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 30 -> ( 32 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 142 143 153 154 160 161 162 164 179 181 188 191 289 295 297 316 324 346 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 153 160 161 162 164 181 188 191 346 377


;; Succ edge  32 [71.0%] 
;; Succ edge  31 [29.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u351(11){ }u352(13){ }u353(25){ }u354(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 142 143 153 154 160 161 162 164 179 181 188 191 289 295 297 316 324 346 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 162
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 153 160 161 162 164 181 188 191 346 377
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  30 [29.0%]  (fallthru)
(note 607 317 318 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 318 607 319 31 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 162 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 0))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:DI 162 [ rmb ])
        (nil)))

(jump_insn 319 318 659 31 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 329)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 31 -> ( 33 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 142 143 153 154 160 161 164 179 181 188 191 289 295 297 316 324 346 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 153 160 161 164 181 188 191 346 377


;; Succ edge  33 [50.0%] 
;; Succ edge  32 [50.0%]  (fallthru)

;; Start of basic block ( 31 30) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u358(11){ }u359(13){ }u360(25){ }u361(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 142 143 153 154 160 161 164 179 181 188 191 289 295 297 316 324 346 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 153 160 161 164 181 188 191 346 377
;; live  gen 	 166
;; live  kill	

;; Pred edge  31 [50.0%]  (fallthru)
;; Pred edge  30 [71.0%] 
(code_label 659 319 325 32 447 "" [1 uses])

(note 325 659 326 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 326 325 329 32 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 166 [ iftmp.83 ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 32 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 142 143 153 154 160 161 164 166 179 181 188 191 289 295 297 316 324 346 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 153 160 161 164 166 181 188 191 346 377


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 29 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u362(11){ }u363(13){ }u364(25){ }u365(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 142 143 153 154 160 161 164 179 181 188 191 289 295 297 316 324 346 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 153 160 161 164 181 188 191 346 377
;; live  gen 	 166
;; live  kill	

;; Pred edge  29 [50.0%] 
;; Pred edge  31 [50.0%] 
(code_label 329 326 330 33 420 "" [2 uses])

(note 330 329 331 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 331 330 332 33 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 166 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) 163 {*arm_movdi} (nil))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 142 143 153 154 160 161 164 166 179 181 188 191 289 295 297 316 324 346 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 153 160 161 164 166 181 188 191 346 377


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 33 32) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u366(11){ }u367(13){ }u368(25){ }u369(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 142 143 153 154 160 161 164 166 179 181 188 191 289 295 297 316 324 346 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 142 154 161 164 166 181 289 377
;; lr  def 	 24 [cc] 139 141 155 156 165 290 291 292 378 382
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 153 160 161 164 166 181 188 191 346 377
;; live  gen 	 24 [cc] 139 140 141 154 155 156 165 289 290 291 292 378 382
;; live  kill	 24 [cc]

;; Pred edge  33 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
(code_label 332 331 333 34 422 "" [0 uses])

(note 333 332 334 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 334 333 335 34 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 4)
        (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 335 334 336 34 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 336 335 337 34 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 139 [ rl.1254 ])
                (plus:DI (reg/v:DI 140 [ rma.1253 ])
                    (reg/v:DI 161 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg/v:DI 161 [ rl ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 337 336 338 34 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 289 [ rma.1253 ]) 0)
        (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 4)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:DI 142 [ rma.1251 ])
        (nil)))

(insn 338 337 339 34 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 289 [ rma.1253 ]) 4)
        (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 339 338 695 34 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 165 [ D.6250 ])
                (plus:DI (reg:DI 289 [ rma.1253 ])
                    (reg/v:DI 164 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 289 [ rma.1253 ])
        (expr_list:REG_DEAD (reg/v:DI 164 [ rh ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 695 339 696 34 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 4)
            (subreg:SI (reg/v:DI 139 [ rl.1254 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(insn 696 695 697 34 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:SI 378)
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 697 696 354 34 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 290)
        (zero_extend:DI (reg:SI 378))) 138 {*arm_zero_extendsidi2} (expr_list:REG_DEAD (reg:SI 378)
        (nil)))

(insn 354 697 355 34 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 141 [ rh.1252 ])
                (plus:DI (reg:DI 165 [ D.6250 ])
                    (reg:DI 290)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 290)
        (expr_list:REG_DEAD (reg:DI 165 [ D.6250 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 355 354 356 34 arch/arm/vfp/vfp.h:62 (set (reg:DI 291)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 356 355 357 34 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 292)
                (plus:DI (reg/v:DI 141 [ rh.1252 ])
                    (reg:DI 166 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 166 [ iftmp.83 ])
        (expr_list:REG_DEAD (reg/v:DI 141 [ rh.1252 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 357 356 358 34 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 156 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 291)
                        (reg:DI 377 [ __n ])
                        (reg/v:DI 139 [ rl.1254 ])
                        (reg:DI 292)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 155 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 291)
                        (reg:DI 377 [ __n ])
                        (reg/v:DI 139 [ rl.1254 ])
                        (reg:DI 292)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:DI 292)
        (expr_list:REG_DEAD (reg:DI 291)
            (expr_list:REG_DEAD (reg/v:DI 139 [ rl.1254 ])
                (expr_list:REG_UNUSED (reg:QI 24 cc)
                    (nil))))))

(insn 358 357 359 34 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 154 [ ml ]) 4)
        (subreg:SI (reg:DI 181 [ D.4301 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 359 358 363 34 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 154 [ ml ]) 0)
        (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:DI 140 [ rma.1253 ])
        (nil)))

(insn 363 359 368 34 arch/arm/vfp/vfp.h:131 (set (reg:DI 382)
        (const_int -4294967296 [0xffffffff00000000])) 163 {*arm_movdi} (nil))
;; End of basic block 34 -> ( 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143 153 154 155 156 160 179 181 188 191 295 297 316 324 346 377 382
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 154 155 156 160 181 188 191 346 377 382


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 36) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u397(11){ }u398(13){ }u399(25){ }u400(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143 153 154 155 156 160 179 181 188 191 295 297 316 324 346 377 382
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 154 155 156 382
;; lr  def 	 24 [cc] 143 155 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 154 155 156 160 181 188 191 346 377 382
;; live  gen 	 143 155 156
;; live  kill	 24 [cc]

;; Pred edge  36 [21.0%] 
(code_label 368 363 362 35 426 "" [1 uses])

(note 362 368 364 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 364 362 365 35 arch/arm/vfp/vfp.h:131 (parallel [
            (set (reg/v:DI 143 [ z.1250 ])
                (plus:DI (reg/v:DI 143 [ z.1250 ])
                    (reg:DI 382)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_EQUAL (plus:DI (reg/v:DI 143 [ z.1250 ])
                (const_int -4294967296 [0xffffffff00000000]))
            (nil))))

(insn 365 364 366 35 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 156 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 156 [ reml ])
                        (reg/v:DI 155 [ remh ])
                        (reg/v:DI 154 [ ml ])
                        (reg/v:DI 153 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 155 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 156 [ reml ])
                        (reg/v:DI 155 [ remh ])
                        (reg/v:DI 154 [ ml ])
                        (reg/v:DI 153 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))
;; End of basic block 35 -> ( 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143 153 154 155 156 160 179 181 188 191 295 297 316 324 346 377 382
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 154 155 156 160 181 188 191 346 377 382


;; Succ edge  36 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 34 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u408(11){ }u409(13){ }u410(25){ }u411(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143 153 154 155 156 160 179 181 188 191 295 297 316 324 346 377 382
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 154 155 156 160 181 188 191 346 377 382
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  35 [100.0%]  (fallthru,dfs_back)
(code_label 366 365 367 36 425 "" [0 uses])

(note 367 366 369 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 369 367 370 36 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 155 [ remh ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 370 369 617 36 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 368)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 36 -> ( 35 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143 153 154 155 156 160 179 181 188 191 295 297 316 324 346 377 382
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 153 154 155 156 160 181 188 191 346 377 382


;; Succ edge  35 [21.0%] 
;; Succ edge  37 [79.0%]  (fallthru,loop_exit)

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u414(11){ }u415(13){ }u416(25){ }u417(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143 155 156 160 179 181 188 191 295 297 316 324 346 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155 156 295 297 346
;; lr  def 	 24 [cc] 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 155 156 160 181 188 191 346 377
;; live  gen 	 24 [cc] 159 295 297
;; live  kill	

;; Pred edge  36 [79.0%]  (fallthru,loop_exit)
(note 617 370 379 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 379 617 380 37 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 295) 0)
        (subreg:SI (reg/v:DI 156 [ reml ]) 4)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:DI 156 [ reml ])
        (nil)))

(insn 380 379 381 37 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 295) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 381 380 382 37 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 297 [ remh ]) 4)
        (subreg:SI (reg/v:DI 155 [ remh ]) 0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:DI 155 [ remh ])
        (nil)))

(insn 382 381 383 37 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 297 [ remh ]) 0)
        (subreg:SI (reg:DI 295) 4)) 167 {*arm_movsi_insn} (nil))

(insn 383 382 384 37 arch/arm/vfp/vfp.h:134 (set (reg/v:DI 159 [ __n ])
        (ior:DI (reg:DI 295)
            (reg:DI 297 [ remh ]))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 297 [ remh ])
        (expr_list:REG_DEAD (reg:DI 295)
            (nil))))

(insn 384 383 385 37 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 346 [ D.6380+4 ])
            (subreg:SI (reg/v:DI 159 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 346 [ D.6380+4 ])
        (nil)))

(jump_insn 385 384 621 37 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 400)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 37 -> ( 39 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143 159 160 179 181 188 191 316 324 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 159 160 181 188 191 377


;; Succ edge  39 [50.0%] 
;; Succ edge  38 [50.0%]  (fallthru)

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u430(11){ }u431(13){ }u432(25){ }u433(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143 179 181 188 191 316 324 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 137 298
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 181 188 191 377
;; live  gen 	 137 298
;; live  kill	

;; Pred edge  37 [50.0%]  (fallthru)
(note 621 385 396 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 396 621 397 38 arch/arm/vfp/vfp.h:136 (set (reg:DI 298)
        (const_int 4294967295 [0xffffffff])) 163 {*arm_movdi} (nil))

(insn 397 396 400 38 arch/arm/vfp/vfp.h:136 (set (reg/v:DI 137 [ z.1257 ])
        (ior:DI (reg/v:DI 143 [ z.1250 ])
            (reg:DI 298))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 298)
        (expr_list:REG_DEAD (reg/v:DI 143 [ z.1250 ])
            (expr_list:REG_EQUAL (ior:DI (reg/v:DI 143 [ z.1250 ])
                    (const_int 4294967295 [0xffffffff]))
                (nil)))))
;; End of basic block 38 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 179 181 188 191 316 324 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 181 188 191 377


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 37) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u437(11){ }u438(13){ }u439(25){ }u440(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 143 159 160 179 181 188 191 316 324 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 159 160
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 24 [cc] 137 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 159 160 181 188 191 377
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 137 138
;; live  kill	 12 [ip] 14 [lr] 24 [cc]

;; Pred edge  37 [50.0%] 
(code_label 400 397 401 39 428 "" [1 uses])

(note 401 400 402 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 402 401 403 39 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 160 [ __left ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 160 [ __left ])
        (nil)))

(insn 403 402 404 39 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 159 [ __n ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg/v:DI 159 [ __n ])
        (nil)))

(insn 404 403 405 39 arch/arm/vfp/vfp.h:138 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (expr_list:REG_DEAD (reg/v:SI 4 r4 [ __base ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (expr_list:REG_UNUSED (reg:QI 14 lr)
                (expr_list:REG_UNUSED (reg:QI 12 ip)
                    (expr_list:REG_UNUSED (reg/v:SI 1 r1 [ __rem ])
                        (nil)))))))

(insn 405 404 406 39 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 138 [ remh.1256 ])
        (reg/v:DI 2 r2 [ __res ])) 163 {*arm_movdi} (nil))

(insn 406 405 407 39 arch/arm/vfp/vfp.h:139 (set (reg/v:DI 137 [ z.1257 ])
        (ior:DI (reg/v:DI 138 [ remh.1256 ])
            (reg/v:DI 143 [ z.1250 ]))) 86 {iordi3} (expr_list:REG_DEAD (reg/v:DI 143 [ z.1250 ])
        (expr_list:REG_DEAD (reg/v:DI 138 [ remh.1256 ])
            (nil))))
;; End of basic block 39 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 179 181 188 191 316 324 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 181 188 191 377


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 25 39 38) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u450(11){ }u451(13){ }u452(25){ }u453(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 179 181 188 191 316 324 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 181
;; lr  def 	 24 [cc] 144 299 300 301 302
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 181 188 191 377
;; live  gen 	 24 [cc] 144 299 300 301 302
;; live  kill	 24 [cc]

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  39 [100.0%]  (fallthru)
;; Pred edge  38 [100.0%]  (fallthru)
(code_label 407 406 408 40 416 "" [0 uses])

(note 408 407 409 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 40 arch/arm/vfp/vfpdouble.c:323 (set (reg:DI 300)
        (const_int 2 [0x2])) 163 {*arm_movdi} (nil))

(insn 410 409 411 40 arch/arm/vfp/vfpdouble.c:323 (parallel [
            (set (reg:DI 299)
                (plus:DI (reg:DI 181 [ D.4301 ])
                    (reg:DI 300)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 300)
        (expr_list:REG_DEAD (reg:DI 181 [ D.4301 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (expr_list:REG_EQUAL (plus:DI (reg:DI 181 [ D.4301 ])
                        (const_int 2 [0x2]))
                    (nil))))))

(insn 411 410 412 40 arch/arm/vfp/vfpdouble.c:323 (parallel [
            (set (reg:DI 144 [ ivtmp.1234 ])
                (plus:DI (reg:DI 299)
                    (reg/v:DI 137 [ z.1257 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 299)
        (expr_list:REG_DEAD (reg/v:DI 137 [ z.1257 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 412 411 413 40 arch/arm/vfp/vfpdouble.c:323 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 144 [ ivtmp.1234 ])) 163 {*arm_movdi} (nil))

(insn 413 412 414 40 arch/arm/vfp/vfpdouble.c:330 (set (reg:DI 302)
        (const_int 1023 [0x3ff])) 163 {*arm_movdi} (nil))

(insn 414 413 415 40 arch/arm/vfp/vfpdouble.c:330 (set (reg:DI 301)
        (and:DI (reg:DI 144 [ ivtmp.1234 ])
            (reg:DI 302))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 302)
        (expr_list:REG_EQUAL (and:DI (reg:DI 144 [ ivtmp.1234 ])
                (const_int 1023 [0x3ff]))
            (nil))))

(insn 415 414 416 40 arch/arm/vfp/vfpdouble.c:330 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 301) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 416 415 627 40 arch/arm/vfp/vfpdouble.c:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 558)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 40 -> ( 56 41)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 179 188 191 301 316 324 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191 301 377


;; Succ edge  56 [50.0%] 
;; Succ edge  41 [50.0%]  (fallthru)

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u466(11){ }u467(13){ }u468(25){ }u469(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 179 188 191 301 316 324 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 301
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191 301 377
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  40 [50.0%]  (fallthru)
(note 627 416 419 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 419 627 420 41 arch/arm/vfp/vfpdouble.c:330 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 301) 0)
            (const_int 5 [0x5]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:DI 301)
        (nil)))

(jump_insn 420 419 628 41 arch/arm/vfp/vfpdouble.c:330 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 558)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 41 -> ( 56 42)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 179 188 191 316 324 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191 377


;; Succ edge  56 [50.0%] 
;; Succ edge  42 [50.0%]  (fallthru)

;; Start of basic block ( 41) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u472(11){ }u473(13){ }u474(25){ }u475(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 179 188 191 316 324 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191 377
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  41 [50.0%]  (fallthru)
(note 628 420 427 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 427 628 428 42 arch/arm/vfp/vfpdouble.c:331 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 428 427 632 42 arch/arm/vfp/vfpdouble.c:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 443)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 42 -> ( 45 43)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 179 188 191 316 324 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191 377


;; Succ edge  45 [50.0%] 
;; Succ edge  43 [50.0%]  (fallthru)

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u478(11){ }u479(13){ }u480(25){ }u481(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 179 188 191 316 324 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191 377
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  42 [50.0%]  (fallthru)
(note 632 428 431 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 431 632 432 43 arch/arm/vfp/vfpdouble.c:331 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 0)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 432 431 633 43 arch/arm/vfp/vfpdouble.c:331 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 443)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 43 -> ( 45 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 179 188 191 316 324 377
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191 377


;; Succ edge  45 [50.0%] 
;; Succ edge  44 [50.0%]  (fallthru)

;; Start of basic block ( 43) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u484(11){ }u485(13){ }u486(25){ }u487(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 303
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191
;; live  gen 	 303
;; live  kill	

;; Pred edge  43 [50.0%]  (fallthru)
(note 633 432 439 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 439 633 440 44 arch/arm/vfp/vfpdouble.c:332 (set (reg:DI 303)
        (const_int -1 [0xffffffffffffffff])) 163 {*arm_movdi} (nil))

(insn 440 439 443 44 arch/arm/vfp/vfpdouble.c:332 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 303)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 303)
        (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
            (nil))))
;; End of basic block 44 -> ( 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191


;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 42 43) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u490(11){ }u491(13){ }u492(25){ }u493(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 179 188 191 316 324 377
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 179 377
;; lr  def 	 24 [cc] 136 149 150 151 304 305 373
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191 377
;; live  gen 	 24 [cc] 136 149 150 151 179 304 305 373
;; live  kill	 24 [cc]

;; Pred edge  42 [50.0%] 
;; Pred edge  43 [50.0%] 
(code_label 443 440 444 45 432 "" [2 uses])

(note 444 443 445 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 445 444 446 45 arch/arm/vfp/vfpdouble.c:335 (set (reg:SI 304)
        (lshiftrt:SI (subreg:SI (reg:DI 377 [ __n ]) 0)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 446 445 447 45 arch/arm/vfp/vfpdouble.c:335 (set (subreg:SI (reg:DI 179 [ D.4317 ]) 4)
        (ashift:SI (subreg:SI (reg:DI 377 [ __n ]) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 447 446 448 45 arch/arm/vfp/vfpdouble.c:335 (set (subreg:SI (reg:DI 179 [ D.4317 ]) 4)
        (ior:SI (reg:SI 304)
            (subreg:SI (reg:DI 179 [ D.4317 ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 304)
        (nil)))

(insn 448 447 449 45 arch/arm/vfp/vfpdouble.c:335 (set (subreg:SI (reg:DI 179 [ D.4317 ]) 0)
        (ashift:SI (subreg:SI (reg:DI 377 [ __n ]) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:DI 377 [ __n ])
        (nil)))

(insn 449 448 450 45 arch/arm/vfp/vfpdouble.c:335 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg:DI 179 [ D.4317 ])) 163 {*arm_movdi} (nil))

(insn 450 449 455 45 arch/arm/vfp/vfp.h:80 (set (reg:SI 305 [ ivtmp.1234 ])
        (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 455 450 459 45 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 151 [ rl ])
        (mult:DI (zero_extend:DI (reg:SI 305 [ ivtmp.1234 ]))
            (zero_extend:DI (reg:SI 305 [ ivtmp.1234 ])))) 51 {*umulsidi3_v6} (nil))

(insn 459 455 466 45 arch/arm/vfp/vfp.h:83 (set (reg:SI 373)
        (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 4)) 167 {*arm_movsi_insn} (nil))

(insn 466 459 470 45 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 150 [ rma ])
        (mult:DI (zero_extend:DI (reg:SI 373))
            (zero_extend:DI (reg:SI 305 [ ivtmp.1234 ])))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 305 [ ivtmp.1234 ])
        (nil)))

(insn 470 466 474 45 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 136 [ rma.1258 ])
                (plus:DI (reg/v:DI 150 [ rma ])
                    (reg/v:DI 150 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 474 470 478 45 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 149 [ rh ])
        (mult:DI (zero_extend:DI (reg:SI 373))
            (zero_extend:DI (reg:SI 373)))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 373)
        (nil)))

(insn 478 474 479 45 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 150 [ rma ]) 4)
            (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 479 478 636 45 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 493)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 45 -> ( 49 46)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 134 136 144 149 150 151 179 188 191 316 324
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 136 144 149 150 151 179 188 191


;; Succ edge  49 [50.0%] 
;; Succ edge  46 [50.0%]  (fallthru)

;; Start of basic block ( 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u517(11){ }u518(13){ }u519(25){ }u520(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 134 136 144 149 150 151 179 188 191 316 324
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 136 144 149 150 151 179 188 191
;; live  gen 	
;; live  kill	

;; Pred edge  45 [50.0%]  (fallthru)
(note 636 479 481 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(jump_insn 481 636 637 46 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 664)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 46 -> ( 48 47)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 144 149 150 151 179 188 191 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 149 150 151 179 188 191


;; Succ edge  48 [71.0%] 
;; Succ edge  47 [29.0%]  (fallthru)

;; Start of basic block ( 46) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u522(11){ }u523(13){ }u524(25){ }u525(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 144 149 150 151 179 188 191 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 150
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 149 150 151 179 188 191
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  46 [29.0%]  (fallthru)
(note 637 481 482 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 482 637 483 47 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 150 [ rma ]) 0)
            (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 0))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:DI 150 [ rma ])
        (nil)))

(jump_insn 483 482 664 47 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 493)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 47 -> ( 49 48)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 144 149 151 179 188 191 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 149 151 179 188 191


;; Succ edge  49 [50.0%] 
;; Succ edge  48 [50.0%]  (fallthru)

;; Start of basic block ( 47 46) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u529(11){ }u530(13){ }u531(25){ }u532(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 144 149 151 179 188 191 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 149 151 179 188 191
;; live  gen 	 147
;; live  kill	

;; Pred edge  47 [50.0%]  (fallthru)
;; Pred edge  46 [71.0%] 
(code_label 664 483 489 48 452 "" [1 uses])

(note 489 664 490 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 490 489 493 48 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 147 [ iftmp.83 ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 48 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 144 147 149 151 179 188 191 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 147 149 151 179 188 191


;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 45 47) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u533(11){ }u534(13){ }u535(25){ }u536(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 144 149 151 179 188 191 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 149 151 179 188 191
;; live  gen 	 147
;; live  kill	

;; Pred edge  45 [50.0%] 
;; Pred edge  47 [50.0%] 
(code_label 493 490 494 49 434 "" [2 uses])

(note 494 493 495 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 495 494 496 49 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 147 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) 163 {*arm_movdi} (nil))
;; End of basic block 49 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 144 147 149 151 179 188 191 316 324
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 147 149 151 179 188 191


;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 49 48) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u537(11){ }u538(13){ }u539(25){ }u540(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 144 147 149 151 179 188 191 316 324
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 147 149 151 179 316
;; lr  def 	 24 [cc] 133 135 148 174 175 317 318 319 379 380 381
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 147 149 151 179 188 191
;; live  gen 	 24 [cc] 133 134 135 148 174 175 316 317 318 319 379 380 381
;; live  kill	 24 [cc]

;; Pred edge  49 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%]  (fallthru)
(code_label 496 495 497 50 436 "" [0 uses])

(note 497 496 498 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 498 497 499 50 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 4)
        (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 499 498 500 50 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 500 499 501 50 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 133 [ rl.1261 ])
                (plus:DI (reg/v:DI 134 [ rma.1260 ])
                    (reg/v:DI 151 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg/v:DI 151 [ rl ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 501 500 502 50 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 316 [ rma.1260 ]) 0)
        (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 4)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:DI 136 [ rma.1258 ])
        (nil)))

(insn 502 501 503 50 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 316 [ rma.1260 ]) 4)
        (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 503 502 698 50 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 148 [ D.6403 ])
                (plus:DI (reg:DI 316 [ rma.1260 ])
                    (reg/v:DI 149 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 316 [ rma.1260 ])
        (expr_list:REG_DEAD (reg/v:DI 149 [ rh ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 698 503 699 50 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 4)
            (subreg:SI (reg/v:DI 133 [ rl.1261 ]) 4))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:DI 134 [ rma.1260 ])
        (nil)))

(insn 699 698 700 50 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:SI 379)
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 700 699 518 50 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 317)
        (zero_extend:DI (reg:SI 379))) 138 {*arm_zero_extendsidi2} (expr_list:REG_DEAD (reg:SI 379)
        (nil)))

(insn 518 700 519 50 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 135 [ rh.1259 ])
                (plus:DI (reg:DI 148 [ D.6403 ])
                    (reg:DI 317)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 317)
        (expr_list:REG_DEAD (reg:DI 148 [ D.6403 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 519 518 520 50 arch/arm/vfp/vfp.h:62 (set (reg:DI 318)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 520 519 521 50 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 319)
                (plus:DI (reg/v:DI 135 [ rh.1259 ])
                    (reg:DI 147 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 147 [ iftmp.83 ])
        (expr_list:REG_DEAD (reg/v:DI 135 [ rh.1259 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 521 520 533 50 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 174 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 318)
                        (reg:DI 179 [ D.4317 ])
                        (reg/v:DI 133 [ rl.1261 ])
                        (reg:DI 319)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 175 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 318)
                        (reg:DI 179 [ D.4317 ])
                        (reg/v:DI 133 [ rl.1261 ])
                        (reg:DI 319)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:DI 319)
        (expr_list:REG_DEAD (reg:DI 318)
            (expr_list:REG_DEAD (reg:DI 179 [ D.4317 ])
                (expr_list:REG_DEAD (reg/v:DI 133 [ rl.1261 ])
                    (expr_list:REG_UNUSED (reg:QI 24 cc)
                        (nil)))))))

(insn 533 521 526 50 arch/arm/vfp/vfp.h:49 (set (reg:DI 380)
        (const_int -1 [0xffffffffffffffff])) 163 {*arm_movdi} (nil))

(insn 526 533 535 50 arch/arm/vfp/vfp.h:49 (set (reg:DI 381)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 50 -> ( 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 174 175 188 191 324 380 381
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 174 175 188 191 380 381


;; Succ edge  52 [100.0%]  (fallthru)

;; Start of basic block ( 52) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u564(11){ }u565(13){ }u566(25){ }u567(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 174 175 188 191 324 380 381
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 174 175 324 381
;; lr  def 	 24 [cc] 174 175 320 321
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 174 175 188 191 324 380 381
;; live  gen 	 174 175 320 321 324
;; live  kill	 24 [cc]

;; Pred edge  52 [21.0%] 
(code_label 535 526 524 51 440 "" [1 uses])

(note 524 535 525 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 525 524 527 51 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg:DI 320)
                (plus:DI (reg:DI 144 [ ivtmp.1234 ])
                    (reg:DI 144 [ ivtmp.1234 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 527 525 528 51 arch/arm/vfp/vfp.h:49 (set (reg:DI 321)
        (ior:DI (reg:DI 320)
            (reg:DI 381))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 320)
        (expr_list:REG_EQUAL (ior:DI (reg:DI 320)
                (const_int 1 [0x1]))
            (nil))))

(insn 528 527 529 51 arch/arm/vfp/vfp.h:49 (set (subreg:SI (reg:DI 324) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 529 528 530 51 arch/arm/vfp/vfp.h:49 (set (subreg:SI (reg:DI 324) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 530 529 531 51 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 174 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 174 [ reml ])
                        (reg/v:DI 175 [ remh ])
                        (reg:DI 321)
                        (reg:DI 324)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 175 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 174 [ reml ])
                        (reg/v:DI 175 [ remh ])
                        (reg:DI 321)
                        (reg:DI 324)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:DI 321)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 51 -> ( 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 174 175 188 191 324 380 381
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 174 175 188 191 324 380 381


;; Succ edge  52 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 50 51) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u580(11){ }u581(13){ }u582(25){ }u583(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 174 175 188 191 324 380 381
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 175 380
;; lr  def 	 24 [cc] 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 174 175 188 191 324 380 381
;; live  gen 	 24 [cc] 144
;; live  kill	 24 [cc]

;; Pred edge  50 [100.0%]  (fallthru)
;; Pred edge  51 [100.0%]  (fallthru,dfs_back)
(code_label 531 530 532 52 439 "" [0 uses])

(note 532 531 534 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 534 532 536 52 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg:DI 144 [ ivtmp.1234 ])
                (plus:DI (reg:DI 144 [ ivtmp.1234 ])
                    (reg:DI 380)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_EQUAL (plus:DI (reg:DI 144 [ ivtmp.1234 ])
                (const_int -1 [0xffffffffffffffff]))
            (nil))))

(insn 536 534 537 52 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 175 [ remh ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 537 536 647 52 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 535)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 52 -> ( 51 53)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 174 175 188 191 324 380 381
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 174 175 188 191 324 380 381


;; Succ edge  51 [21.0%] 
;; Succ edge  53 [79.0%]  (fallthru,loop_exit)

;; Start of basic block ( 52) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u589(11){ }u590(13){ }u591(25){ }u592(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 174 175 188 191
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 174 175
;; lr  def 	 24 [cc] 326 327 328
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 174 175 188 191
;; live  gen 	 24 [cc] 326 327 328
;; live  kill	

;; Pred edge  52 [79.0%]  (fallthru,loop_exit)
(note 647 537 546 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 546 647 547 53 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 326)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 547 546 548 53 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 327)
        (ior:DI (reg/v:DI 175 [ remh ])
            (reg/v:DI 174 [ reml ]))) 86 {iordi3} (expr_list:REG_DEAD (reg/v:DI 175 [ remh ])
        (expr_list:REG_DEAD (reg/v:DI 174 [ reml ])
            (nil))))

(insn 548 547 549 53 arch/arm/vfp/vfpdouble.c:344 (set (reg:SI 328)
        (subreg:SI (reg:DI 327) 0)) 167 {*arm_movsi_insn} (nil))

(insn 549 548 550 53 arch/arm/vfp/vfpdouble.c:344 (set (reg:SI 328)
        (ior:SI (reg:SI 328)
            (subreg:SI (reg:DI 327) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:DI 327)
        (nil)))

(insn 550 549 551 53 arch/arm/vfp/vfpdouble.c:344 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 328)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 328)
        (nil)))

(jump_insn 551 550 651 53 arch/arm/vfp/vfpdouble.c:344 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 553)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 53 -> ( 55 54)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191 326
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191 326


;; Succ edge  55 [50.0%] 
;; Succ edge  54 [50.0%]  (fallthru)

;; Start of basic block ( 53) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u600(11){ }u601(13){ }u602(25){ }u603(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 326
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191
;; live  gen 	 326
;; live  kill	

;; Pred edge  53 [50.0%]  (fallthru)
(note 651 551 552 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 552 651 553 54 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 326)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 54 -> ( 55)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191 326
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191 326


;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 53 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u604(11){ }u605(13){ }u606(25){ }u607(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191 326
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 326
;; lr  def 	 24 [cc] 329 330 331
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 188 191 326
;; live  gen 	 329 330 331
;; live  kill	 24 [cc]

;; Pred edge  53 [50.0%] 
;; Pred edge  54 [100.0%]  (fallthru)
(code_label 553 552 652 55 442 "" [1 uses])

(note 652 553 554 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 554 652 555 55 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 330)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 555 554 556 55 arch/arm/vfp/vfpdouble.c:344 (parallel [
            (set (reg:DI 329)
                (plus:DI (reg:DI 144 [ ivtmp.1234 ])
                    (reg:DI 330)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 330)
        (expr_list:REG_DEAD (reg:DI 144 [ ivtmp.1234 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (expr_list:REG_EQUAL (plus:DI (reg:DI 144 [ ivtmp.1234 ])
                        (const_int 1 [0x1]))
                    (nil))))))

(insn 556 555 557 55 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 331)
        (ior:DI (reg:DI 326)
            (reg:DI 329))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 329)
        (expr_list:REG_DEAD (reg:DI 326)
            (nil))))

(insn 557 556 558 55 arch/arm/vfp/vfpdouble.c:344 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 331)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 331)
        (nil)))
;; End of basic block 55 -> ( 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191


;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 55 44 40 41) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u615(11){ }u616(13){ }u617(25){ }u618(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 180 332 376
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 188 191
;; live  gen 	 24 [cc] 180 332 376
;; live  kill	

;; Pred edge  55 [100.0%]  (fallthru)
;; Pred edge  44 [100.0%]  (fallthru)
;; Pred edge  40 [50.0%] 
;; Pred edge  41 [50.0%] 
(code_label 558 557 559 56 430 "" [2 uses])

(note 559 558 560 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 560 559 561 56 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 180 [ D.4307 ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 561 560 562 56 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 332)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 562 561 566 56 arch/arm/vfp/vfpdouble.c:347 (set (reg:SI 376 [+4 ])
        (ashift:SI (subreg:SI (reg:DI 180 [ D.4307 ]) 0)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 566 562 567 56 arch/arm/vfp/vfpdouble.c:347 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 376 [+4 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 376 [+4 ])
        (nil)))

(jump_insn 567 566 653 56 arch/arm/vfp/vfpdouble.c:347 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 569)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 56 -> ( 58 57)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180 188 191 332
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180 188 191 332


;; Succ edge  58 [50.0%] 
;; Succ edge  57 [50.0%]  (fallthru)

;; Start of basic block ( 56) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u623(11){ }u624(13){ }u625(25){ }u626(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180 188 191
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 332
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180 188 191
;; live  gen 	 332
;; live  kill	

;; Pred edge  56 [50.0%]  (fallthru)
(note 653 567 568 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 568 653 569 57 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 332)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 57 -> ( 58)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180 188 191 332
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180 188 191 332


;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 56 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u627(11){ }u628(13){ }u629(25){ }u630(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180 188 191 332
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180 188 191 332
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 184 336 337 338 339
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 180 188 191 332
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 184 336 337 338 339
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  56 [50.0%] 
;; Pred edge  57 [100.0%]  (fallthru)
(code_label 569 568 654 58 443 "" [1 uses])

(note 654 569 570 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 570 654 571 58 arch/arm/vfp/vfpdouble.c:347 (parallel [
            (set (reg:DI 336)
                (lshiftrt:DI (reg:DI 180 [ D.4307 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) 114 {arm_lshrdi3_1bit} (expr_list:REG_DEAD (reg:DI 180 [ D.4307 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 571 570 572 58 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 337)
        (ior:DI (reg:DI 332)
            (reg:DI 336))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 336)
        (expr_list:REG_DEAD (reg:DI 332)
            (nil))))

(insn 572 571 573 58 arch/arm/vfp/vfpdouble.c:347 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 337)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 337)
        (nil)))

(insn 573 572 574 58 arch/arm/vfp/vfpdouble.c:349 (set (reg/f:SI 338)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 574 573 575 58 arch/arm/vfp/vfpdouble.c:349 (set (reg/f:SI 339)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x10eedd20>)) 167 {*arm_movsi_insn} (nil))

(insn 575 574 576 58 arch/arm/vfp/vfpdouble.c:349 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 339)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 339)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x10eedd20>)
            (nil))))

(insn 576 575 577 58 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 0 r0)
        (reg/v:SI 188 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 188 [ dd ])
        (nil)))

(insn 577 576 578 58 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 1 r1)
        (reg/f:SI 338)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 338)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(insn 578 577 579 58 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 2 r2)
        (reg/v:SI 191 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 191 [ fpscr ])
        (nil)))

(insn 579 578 580 58 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 580 579 581 58 arch/arm/vfp/vfpdouble.c:349 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 581 580 582 58 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 184 [ D.4281 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 58 -> ( 59)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 184
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184


;; Succ edge  59 [100.0%]  (fallthru)

;; Start of basic block ( 17 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u649(11){ }u650(13){ }u651(25){ }u652(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 184
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  58 [100.0%]  (fallthru)
(code_label 582 581 583 59 411 "" [0 uses])

(note 583 582 588 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 588 583 594 59 arch/arm/vfp/vfpdouble.c:350 (set (reg/i:SI 0 r0)
        (reg:SI 184 [ D.4281 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 184 [ D.4281 ])
        (nil)))

(insn 594 588 0 59 arch/arm/vfp/vfpdouble.c:350 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 59 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns
