# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-NAND-test/primary-sources -CFLAGS -std=c++14 -I/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-NAND-test/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/NandGate.sv ../primary-sources/verification/assert/layers-NandGate-Verification-Assert.sv ../primary-sources/verification/cover/layers-NandGate-Verification-Cover.sv ../primary-sources/verification/assume/layers-NandGate-Verification-Assume.sv ../primary-sources/verification/layers-NandGate-Verification.sv ../generated-sources/testbench.sv ../generated-sources/simulation-driver.cpp ../generated-sources/c-dpi-bridge.cpp"
S      3588  2135441  1748089787   343610586  1748089787   343610586 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-NAND-test/primary-sources/../generated-sources/testbench.sv"
S       331  2135421  1748089787   326610482  1748089787   315610415 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-NAND-test/primary-sources/../primary-sources/NandGate.sv"
S       260  2135419  1748089787   329610501  1748089787   315610415 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-NAND-test/primary-sources/../primary-sources/verification/assert/layers-NandGate-Verification-Assert.sv"
S       260  2135416  1748089787   329610501  1748089787   315610415 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-NAND-test/primary-sources/../primary-sources/verification/assume/layers-NandGate-Verification-Assume.sv"
S       257  2135418  1748089787   329610501  1748089787   315610415 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-NAND-test/primary-sources/../primary-sources/verification/cover/layers-NandGate-Verification-Cover.sv"
S       181  2135420  1748089787   329610501  1748089787   315610415 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-NAND-test/primary-sources/../primary-sources/verification/layers-NandGate-Verification.sv"
S       181  2135420  1748089787   329610501  1748089787   315610415 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-NAND-test/primary-sources/verification/layers-NandGate-Verification.sv"
S  10993608 11669010  1747082239   820493216  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12193111  1747082239   835493393  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      3622  2135457  1748089787   486611461  1748089787   486611461 "verilated-sources/VsvsimTestbench.cpp"
T      3882  2135456  1748089787   485611455  1748089787   485611455 "verilated-sources/VsvsimTestbench.h"
T      2247  2135467  1748089787   487611468  1748089787   487611468 "verilated-sources/VsvsimTestbench.mk"
T      4689  2135455  1748089787   485611455  1748089787   485611455 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      3952  2135454  1748089787   485611455  1748089787   485611455 "verilated-sources/VsvsimTestbench__Dpi.h"
T      8347  2135458  1748089787   486611461  1748089787   486611461 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T      4603  2135452  1748089787   485611455  1748089787   485611455 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      2526  2135453  1748089787   485611455  1748089787   485611455 "verilated-sources/VsvsimTestbench__Syms.h"
T      1203  2135460  1748089787   486611461  1748089787   486611461 "verilated-sources/VsvsimTestbench___024root.h"
T      4937  2135465  1748089787   486611461  1748089787   486611461 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T      4893  2135464  1748089787   486611461  1748089787   486611461 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T      8166  2135462  1748089787   486611461  1748089787   486611461 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      2218  2135463  1748089787   486611461  1748089787   486611461 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       756  2135461  1748089787   486611461  1748089787   486611461 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       766  2135459  1748089787   486611461  1748089787   486611461 "verilated-sources/VsvsimTestbench__pch.h"
T      2135  2135468  1748089787   487611468  1748089787   487611468 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1748089787   487611468  1748089787   487611468 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784  2135466  1748089787   486611461  1748089787   486611461 "verilated-sources/VsvsimTestbench_classes.mk"
