<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › r600.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>r600.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Jerome Glisse.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/firmware.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;radeon_drm.h&quot;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>
<span class="cp">#include &quot;radeon_asic.h&quot;</span>
<span class="cp">#include &quot;radeon_mode.h&quot;</span>
<span class="cp">#include &quot;r600d.h&quot;</span>
<span class="cp">#include &quot;atom.h&quot;</span>
<span class="cp">#include &quot;avivod.h&quot;</span>

<span class="cp">#define PFP_UCODE_SIZE 576</span>
<span class="cp">#define PM4_UCODE_SIZE 1792</span>
<span class="cp">#define RLC_UCODE_SIZE 768</span>
<span class="cp">#define R700_PFP_UCODE_SIZE 848</span>
<span class="cp">#define R700_PM4_UCODE_SIZE 1360</span>
<span class="cp">#define R700_RLC_UCODE_SIZE 1024</span>
<span class="cp">#define EVERGREEN_PFP_UCODE_SIZE 1120</span>
<span class="cp">#define EVERGREEN_PM4_UCODE_SIZE 1376</span>
<span class="cp">#define EVERGREEN_RLC_UCODE_SIZE 768</span>
<span class="cp">#define CAYMAN_RLC_UCODE_SIZE 1024</span>
<span class="cp">#define ARUBA_RLC_UCODE_SIZE 1536</span>

<span class="cm">/* Firmware Names */</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/R600_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/R600_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV610_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV610_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV630_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV630_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV620_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV620_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV635_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV635_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV670_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV670_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RS780_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RS780_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV770_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV770_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV730_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV730_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV710_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV710_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/R600_rlc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/R700_rlc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/CEDAR_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/CEDAR_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/CEDAR_rlc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/REDWOOD_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/REDWOOD_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/REDWOOD_rlc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/JUNIPER_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/JUNIPER_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/JUNIPER_rlc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/CYPRESS_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/CYPRESS_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/CYPRESS_rlc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/PALM_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/PALM_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/SUMO_rlc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/SUMO_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/SUMO_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/SUMO2_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/SUMO2_me.bin&quot;</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">r600_debugfs_mc_info_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>

<span class="cm">/* r600,rv610,rv630,rv620,rv635,rv670 */</span>
<span class="kt">int</span> <span class="n">r600_mc_wait_for_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">r600_gpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">r600_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">r600_irq_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">r600_pcie_gen2_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>

<span class="cm">/* get temperature in millidegrees */</span>
<span class="kt">int</span> <span class="nf">rv6xx_get_temp</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">CG_THERMAL_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">ASIC_T_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
		<span class="n">ASIC_T_SHIFT</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">actual_temp</span> <span class="o">=</span> <span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span>
		<span class="n">actual_temp</span> <span class="o">-=</span> <span class="mi">256</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">actual_temp</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_pm_get_dynpm_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_upclock</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_downclock</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="cm">/* power state array is low to high, default is first */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R600</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">min_power_state_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">num_power_states</span> <span class="o">&gt;</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">min_power_state_index</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_planned_action</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">DYNPM_ACTION_MINIMUM</span>:
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="n">min_power_state_index</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_downclock</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">DYNPM_ACTION_DOWNCLOCK</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span> <span class="o">==</span> <span class="n">min_power_state_index</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">;</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_downclock</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">active_crtc_count</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">num_power_states</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
						<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_PM_STATE_SINGLE_DISPLAY_ONLY</span><span class="p">)</span>
							<span class="k">continue</span><span class="p">;</span>
						<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">)</span> <span class="p">{</span>
							<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span>
								<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">;</span>
							<span class="k">break</span><span class="p">;</span>
						<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
							<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
							<span class="k">break</span><span class="p">;</span>
						<span class="p">}</span>
					<span class="p">}</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span>
							<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">num_power_states</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
					<span class="k">else</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span>
							<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="cm">/* don&#39;t use the power state if crtcs are active and no display flag is set */</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">active_crtc_count</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">].</span>
			     <span class="n">clock_info</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span>
			     <span class="n">RADEON_PM_MODE_NO_DISPLAY</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="o">++</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">DYNPM_ACTION_UPCLOCK</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span> <span class="o">==</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">num_power_states</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">;</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_upclock</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">active_crtc_count</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">num_power_states</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span> <span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
						<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_PM_STATE_SINGLE_DISPLAY_ONLY</span><span class="p">)</span>
							<span class="k">continue</span><span class="p">;</span>
						<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">)</span> <span class="p">{</span>
							<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span>
								<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">;</span>
							<span class="k">break</span><span class="p">;</span>
						<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
							<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
							<span class="k">break</span><span class="p">;</span>
						<span class="p">}</span>
					<span class="p">}</span>
				<span class="p">}</span> <span class="k">else</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">DYNPM_ACTION_DEFAULT</span>:
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_upclock</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">DYNPM_ACTION_NONE</span>:
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Requested mode for not defined action</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* XXX select a power state based on AC/DC, single/dualhead, etc. */</span>
		<span class="cm">/* for now just select the first power state and switch between clock modes */</span>
		<span class="cm">/* power state array is low to high, default is first (0) */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">active_crtc_count</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="cm">/* start at 1 as we don&#39;t want the default mode */</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">num_power_states</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_PM_STATE_SINGLE_DISPLAY_ONLY</span><span class="p">)</span>
					<span class="k">continue</span><span class="p">;</span>
				<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">type</span> <span class="o">==</span> <span class="n">POWER_STATE_TYPE_PERFORMANCE</span><span class="p">)</span> <span class="o">||</span>
					 <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">type</span> <span class="o">==</span> <span class="n">POWER_STATE_TYPE_BATTERY</span><span class="p">))</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
			<span class="cm">/* if nothing selected, grab the default state. */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_planned_action</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">DYNPM_ACTION_MINIMUM</span>:
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_downclock</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">DYNPM_ACTION_DOWNCLOCK</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">==</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_clock_mode_index</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_downclock</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span> <span class="o">=</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_clock_mode_index</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_downclock</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="cm">/* don&#39;t use the power state if crtcs are active and no display flag is set */</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">active_crtc_count</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">].</span>
			     <span class="n">clock_info</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span>
			     <span class="n">RADEON_PM_MODE_NO_DISPLAY</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span><span class="o">++</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">DYNPM_ACTION_UPCLOCK</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">==</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_clock_mode_index</span> <span class="o">==</span>
				    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">].</span><span class="n">num_clock_modes</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_clock_mode_index</span><span class="p">;</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_upclock</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span> <span class="o">=</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_clock_mode_index</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span> <span class="o">=</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">].</span><span class="n">num_clock_modes</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_upclock</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">DYNPM_ACTION_DEFAULT</span>:
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_upclock</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">DYNPM_ACTION_NONE</span>:
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Requested mode for not defined action</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">DRM_DEBUG_DRIVER</span><span class="p">(</span><span class="s">&quot;Requested: e: %d m: %d p: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">].</span>
		  <span class="n">clock_info</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span><span class="p">].</span><span class="n">sclk</span><span class="p">,</span>
		  <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">].</span>
		  <span class="n">clock_info</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span><span class="p">].</span><span class="n">mclk</span><span class="p">,</span>
		  <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">].</span>
		  <span class="n">pcie_lanes</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs780_pm_init_profile</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">num_power_states</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* default */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* low sh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* mid sh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* high sh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* low mh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* mid mh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* high mh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">num_power_states</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* default */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* low sh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* mid sh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* high sh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* low mh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* mid mh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* high mh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* default */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* low sh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* mid sh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* high sh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* low mh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* mid mh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* high mh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_pm_init_profile</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R600</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* XXX */</span>
		<span class="cm">/* default */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* low sh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* mid sh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* high sh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* low mh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* mid mh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* high mh */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">num_power_states</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* default */</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="cm">/* low sh */</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="cm">/* mid sh */</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="cm">/* high sh */</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="cm">/* low mh */</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="cm">/* low mh */</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="cm">/* high mh */</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* default */</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="cm">/* low sh */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_MOBILITY</span><span class="p">)</span>
				<span class="n">idx</span> <span class="o">=</span> <span class="n">radeon_pm_get_type_index</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">POWER_STATE_TYPE_BATTERY</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">idx</span> <span class="o">=</span> <span class="n">radeon_pm_get_type_index</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">POWER_STATE_TYPE_PERFORMANCE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="cm">/* mid sh */</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="cm">/* high sh */</span>
			<span class="n">idx</span> <span class="o">=</span> <span class="n">radeon_pm_get_type_index</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">POWER_STATE_TYPE_PERFORMANCE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="cm">/* low mh */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_MOBILITY</span><span class="p">)</span>
				<span class="n">idx</span> <span class="o">=</span> <span class="n">radeon_pm_get_type_index</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">POWER_STATE_TYPE_BATTERY</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">idx</span> <span class="o">=</span> <span class="n">radeon_pm_get_type_index</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">POWER_STATE_TYPE_PERFORMANCE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="cm">/* mid mh */</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="cm">/* high mh */</span>
			<span class="n">idx</span> <span class="o">=</span> <span class="n">radeon_pm_get_type_index</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">POWER_STATE_TYPE_PERFORMANCE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_pm_misc</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">req_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">req_cm_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_power_state</span> <span class="o">*</span><span class="n">ps</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">req_ps_idx</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">radeon_voltage</span> <span class="o">*</span><span class="n">voltage</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">clock_info</span><span class="p">[</span><span class="n">req_cm_idx</span><span class="p">].</span><span class="n">voltage</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">VOLTAGE_SW</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* 0xff01 is a flag rather then an actual voltage */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span> <span class="o">==</span> <span class="mh">0xff01</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span> <span class="o">!=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_vddc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">radeon_atom_set_voltage</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span><span class="p">,</span> <span class="n">SET_VOLTAGE_TYPE_ASIC_VDDC</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_vddc</span> <span class="o">=</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span><span class="p">;</span>
			<span class="n">DRM_DEBUG_DRIVER</span><span class="p">(</span><span class="s">&quot;Setting: v: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">r600_gui_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">GUI_ACTIVE</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* hpd for digital panel detect/disconnect */</span>
<span class="n">bool</span> <span class="nf">r600_hpd_sense</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">enum</span> <span class="n">radeon_hpd_id</span> <span class="n">hpd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bool</span> <span class="n">connected</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_SENSE</span><span class="p">)</span>
				<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_SENSE</span><span class="p">)</span>
				<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_3</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_SENSE</span><span class="p">)</span>
				<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_4</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_SENSE</span><span class="p">)</span>
				<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
			<span class="cm">/* DCE 3.2 */</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_5</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_SENSE</span><span class="p">)</span>
				<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_6</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_SENSE</span><span class="p">)</span>
				<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT1_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HOT_PLUG_DETECTx_SENSE</span><span class="p">)</span>
				<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT2_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HOT_PLUG_DETECTx_SENSE</span><span class="p">)</span>
				<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_3</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT3_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HOT_PLUG_DETECTx_SENSE</span><span class="p">)</span>
				<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">connected</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_hpd_set_polarity</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			   <span class="k">enum</span> <span class="n">radeon_hpd_id</span> <span class="n">hpd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">connected</span> <span class="o">=</span> <span class="n">r600_hpd_sense</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">hpd</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_3</span>:
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_4</span>:
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_5</span>:
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
			<span class="cm">/* DCE 3.2 */</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_6</span>:
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT1_INT_CONTROL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HOT_PLUG_DETECTx_INT_POLARITY</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HOT_PLUG_DETECTx_INT_POLARITY</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT1_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT2_INT_CONTROL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HOT_PLUG_DETECTx_INT_POLARITY</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HOT_PLUG_DETECTx_INT_POLARITY</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT2_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_3</span>:
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT3_INT_CONTROL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HOT_PLUG_DETECTx_INT_POLARITY</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HOT_PLUG_DETECTx_INT_POLARITY</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT3_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_hpd_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">connector_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">radeon_connector</span> <span class="o">*</span><span class="n">radeon_connector</span> <span class="o">=</span> <span class="n">to_radeon_connector</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">connector</span><span class="o">-&gt;</span><span class="n">connector_type</span> <span class="o">==</span> <span class="n">DRM_MODE_CONNECTOR_eDP</span> <span class="o">||</span>
		    <span class="n">connector</span><span class="o">-&gt;</span><span class="n">connector_type</span> <span class="o">==</span> <span class="n">DRM_MODE_CONNECTOR_LVDS</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* don&#39;t try to enable hpd on eDP or LVDS avoid breaking the</span>
<span class="cm">			 * aux dp channel on imac and help (but not completely fix)</span>
<span class="cm">			 * https://bugzilla.redhat.com/show_bug.cgi?id=726143</span>
<span class="cm">			 */</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">DC_HPDx_CONNECTION_TIMER</span><span class="p">(</span><span class="mh">0x9c4</span><span class="p">)</span> <span class="o">|</span> <span class="n">DC_HPDx_RX_INT_TIMER</span><span class="p">(</span><span class="mh">0xfa</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE32</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_EN</span><span class="p">;</span>

			<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">.</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD1_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD2_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_3</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD3_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_4</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD4_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
				<span class="cm">/* DCE 3.2 */</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_5</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD5_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_6</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD6_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">.</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT1_CONTROL</span><span class="p">,</span> <span class="n">DC_HOT_PLUG_DETECTx_EN</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT2_CONTROL</span><span class="p">,</span> <span class="n">DC_HOT_PLUG_DETECTx_EN</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_3</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT3_CONTROL</span><span class="p">,</span> <span class="n">DC_HOT_PLUG_DETECTx_EN</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">radeon_hpd_set_polarity</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">.</span><span class="n">hpd</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">installed</span><span class="p">)</span>
		<span class="n">r600_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_hpd_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">connector_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">radeon_connector</span> <span class="o">*</span><span class="n">radeon_connector</span> <span class="o">=</span> <span class="n">to_radeon_connector</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">.</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD1_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD2_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_3</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD3_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_4</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD4_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
				<span class="cm">/* DCE 3.2 */</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_5</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD5_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_6</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD6_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">connector_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">radeon_connector</span> <span class="o">*</span><span class="n">radeon_connector</span> <span class="o">=</span> <span class="n">to_radeon_connector</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">.</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT1_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT2_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">RADEON_HPD_3</span>:
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT3_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * R600 PCIE GART</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r600_pcie_gart_tlb_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* flush hdp cache so updates hit vram */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_RV740</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">ptr</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

		<span class="cm">/* r7xx hw bug.  write to HDP_DEBUG1 followed by fb read</span>
<span class="cm">		 * rather than write to HDP_REG_COHERENCY_FLUSH_CNTL</span>
<span class="cm">		 * This seems to cause problems on some AGP cards. Just use the old</span>
<span class="cm">		 * method for them.</span>
<span class="cm">		 */</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_DEBUG1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ptr</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_INVALIDATION_LOW_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_INVALIDATION_HIGH_ADDR</span><span class="p">,</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_REQUEST_RESPONSE</span><span class="p">,</span> <span class="n">REQUEST_TYPE</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* read MC_STATUS */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_REQUEST_RESPONSE</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">RESPONSE_TYPE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">RESPONSE_TYPE_SHIFT</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;[drm] r600 flush TLB failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_pcie_gart_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">robj</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;R600 PCIE GART already initialized</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Initialize common gart structure */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_gart_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">num_gpu_pages</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">radeon_gart_table_vram_alloc</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_pcie_gart_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">robj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No VRAM object for PCIE GART.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_gart_table_vram_pin</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">radeon_gart_restore</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="cm">/* Setup L2 cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL</span><span class="p">,</span> <span class="n">ENABLE_L2_CACHE</span> <span class="o">|</span> <span class="n">ENABLE_L2_FRAGMENT_PROCESSING</span> <span class="o">|</span>
				<span class="n">ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE</span> <span class="o">|</span>
				<span class="n">EFFECTIVE_L2_QUEUE_SIZE</span><span class="p">(</span><span class="mi">7</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL3</span><span class="p">,</span> <span class="n">BANK_SELECT_0</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">BANK_SELECT_1</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="cm">/* Setup TLB control */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">ENABLE_L1_TLB</span> <span class="o">|</span> <span class="n">ENABLE_L1_FRAGMENT_PROCESSING</span> <span class="o">|</span>
		<span class="n">SYSTEM_ACCESS_MODE_NOT_IN_SYS</span> <span class="o">|</span>
		<span class="n">EFFECTIVE_L1_TLB_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="n">EFFECTIVE_L1_QUEUE_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">ENABLE_WAIT_L2_QUERY</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_RD_SYS_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_WR_SYS_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_RD_HDP_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">ENABLE_L1_STRICT_ORDERING</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_WR_HDP_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCD_RD_A_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCD_WR_A_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCD_RD_B_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCD_WR_B_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_RD_GFX_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_WR_GFX_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_RD_PDMA_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_WR_PDMA_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_RD_SEM_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">ENABLE_SEMAPHORE_MODE</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_WR_SEM_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">ENABLE_SEMAPHORE_MODE</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_START_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_END_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL</span><span class="p">,</span> <span class="n">ENABLE_CONTEXT</span> <span class="o">|</span> <span class="n">PAGE_TABLE_DEPTH</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">RANGE_PROTECTION_FAULT_ENABLE_DEFAULT</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR</span><span class="p">,</span>
			<span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dummy_page</span><span class="p">.</span><span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">r600_pcie_gart_tlb_flush</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;PCIE GART of %uM enabled (table at 0x%016llX).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="p">(</span><span class="kt">unsigned</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">),</span>
		 <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_pcie_gart_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Disable all tables */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Disable L2 cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL</span><span class="p">,</span> <span class="n">ENABLE_L2_FRAGMENT_PROCESSING</span> <span class="o">|</span>
				<span class="n">EFFECTIVE_L2_QUEUE_SIZE</span><span class="p">(</span><span class="mi">7</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL3</span><span class="p">,</span> <span class="n">BANK_SELECT_0</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">BANK_SELECT_1</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="cm">/* Setup L1 TLB control */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">EFFECTIVE_L1_TLB_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="n">EFFECTIVE_L1_QUEUE_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">ENABLE_WAIT_L2_QUERY</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCD_RD_A_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCD_WR_A_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCD_RD_B_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCD_WR_B_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_RD_GFX_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_WR_GFX_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_RD_PDMA_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_WR_PDMA_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_RD_SEM_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_WR_SEM_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_RD_SYS_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_WR_SYS_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_RD_HDP_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_WR_HDP_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">radeon_gart_table_vram_unpin</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_pcie_gart_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">radeon_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_pcie_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gart_table_vram_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_agp_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Setup L2 cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL</span><span class="p">,</span> <span class="n">ENABLE_L2_CACHE</span> <span class="o">|</span> <span class="n">ENABLE_L2_FRAGMENT_PROCESSING</span> <span class="o">|</span>
				<span class="n">ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE</span> <span class="o">|</span>
				<span class="n">EFFECTIVE_L2_QUEUE_SIZE</span><span class="p">(</span><span class="mi">7</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL3</span><span class="p">,</span> <span class="n">BANK_SELECT_0</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">BANK_SELECT_1</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="cm">/* Setup TLB control */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">ENABLE_L1_TLB</span> <span class="o">|</span> <span class="n">ENABLE_L1_FRAGMENT_PROCESSING</span> <span class="o">|</span>
		<span class="n">SYSTEM_ACCESS_MODE_NOT_IN_SYS</span> <span class="o">|</span>
		<span class="n">EFFECTIVE_L1_TLB_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="n">EFFECTIVE_L1_QUEUE_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">ENABLE_WAIT_L2_QUERY</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_RD_SYS_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_WR_SYS_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_RD_HDP_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">ENABLE_L1_STRICT_ORDERING</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_WR_HDP_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCD_RD_A_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCD_WR_A_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCD_RD_B_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCD_WR_B_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_RD_GFX_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_WR_GFX_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_RD_PDMA_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_WR_PDMA_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_RD_SEM_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">ENABLE_SEMAPHORE_MODE</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_L1_TLB_MCB_WR_SEM_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">ENABLE_SEMAPHORE_MODE</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_mc_wait_for_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* read MC_STATUS */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E50_SRBM_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3F00</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tmp</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_mc_program</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rv515_mc_save</span> <span class="n">save</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>

	<span class="cm">/* Initialize HDP */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">j</span> <span class="o">+=</span> <span class="mh">0x18</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c14</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c18</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c1c</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c20</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c24</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_REG_COHERENCY_FLUSH_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">rv515_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r600_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait for MC idle timedout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Lockout access through VGA aperture (doesn&#39;t exist before R600) */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGA_HDP_CONTROL</span><span class="p">,</span> <span class="n">VGA_MEMORY_DISABLE</span><span class="p">);</span>
	<span class="cm">/* Update configuration */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* VRAM before AGP */</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_LOW_ADDR</span><span class="p">,</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_HIGH_ADDR</span><span class="p">,</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* VRAM after AGP */</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_LOW_ADDR</span><span class="p">,</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_HIGH_ADDR</span><span class="p">,</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_LOW_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_HIGH_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_FB_LOCATION</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_NONSURFACE_BASE</span><span class="p">,</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_NONSURFACE_INFO</span><span class="p">,</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_NONSURFACE_SIZE</span><span class="p">,</span> <span class="mh">0x3FFFFFFF</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_TOP</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">&gt;&gt;</span> <span class="mi">22</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_BOT</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span> <span class="o">&gt;&gt;</span> <span class="mi">22</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_BASE</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">agp_base</span> <span class="o">&gt;&gt;</span> <span class="mi">22</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_TOP</span><span class="p">,</span> <span class="mh">0x0FFFFFFF</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_BOT</span><span class="p">,</span> <span class="mh">0x0FFFFFFF</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r600_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait for MC idle timedout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">rv515_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="cm">/* we need to own VRAM, so turn off the VGA renderer here</span>
<span class="cm">	 * to stop it overwriting our objects */</span>
	<span class="n">rv515_vga_render_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * r600_vram_gtt_location - try to find VRAM &amp; GTT location</span>
<span class="cm"> * @rdev: radeon device structure holding all necessary informations</span>
<span class="cm"> * @mc: memory controller structure holding memory informations</span>
<span class="cm"> *</span>
<span class="cm"> * Function will place try to place VRAM at same place as in CPU (PCI)</span>
<span class="cm"> * address space as some GPU seems to have issue when we reprogram at</span>
<span class="cm"> * different address space.</span>
<span class="cm"> *</span>
<span class="cm"> * If there is not enough space to fit the unvisible VRAM after the</span>
<span class="cm"> * aperture then we limit the VRAM size to the aperture.</span>
<span class="cm"> *</span>
<span class="cm"> * If we are using AGP then place VRAM adjacent to AGP aperture are we need</span>
<span class="cm"> * them to be in one from GPU point of view so that we can program GPU to</span>
<span class="cm"> * catch access outside them (weird GPU policy see ??).</span>
<span class="cm"> *</span>
<span class="cm"> * This function will never fails, worst case are limiting VRAM or GTT.</span>
<span class="cm"> *</span>
<span class="cm"> * Note: GTT start, end, size should be initialized before calling this</span>
<span class="cm"> * function on AGP platform.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_vram_gtt_location</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_mc</span> <span class="o">*</span><span class="n">mc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">size_bf</span><span class="p">,</span> <span class="n">size_af</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">&gt;</span> <span class="mh">0xE0000000</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* leave room for at least 512M GTT */</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;limiting VRAM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">mc</span><span class="o">-&gt;</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="mh">0xE0000000</span><span class="p">;</span>
		<span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="mh">0xE0000000</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">size_bf</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_start</span><span class="p">;</span>
		<span class="n">size_af</span> <span class="o">=</span> <span class="mh">0xFFFFFFFF</span> <span class="o">-</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_end</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size_bf</span> <span class="o">&gt;</span> <span class="n">size_af</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">&gt;</span> <span class="n">size_bf</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;limiting VRAM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">mc</span><span class="o">-&gt;</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="n">size_bf</span><span class="p">;</span>
				<span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="n">size_bf</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_start</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_start</span> <span class="o">-</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">&gt;</span> <span class="n">size_af</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;limiting VRAM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">mc</span><span class="o">-&gt;</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="n">size_af</span><span class="p">;</span>
				<span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="n">size_af</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_start</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_end</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_end</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_start</span> <span class="o">+</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;VRAM: %lluM 0x%08llX - 0x%08llX (%lluM used)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">,</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_start</span><span class="p">,</span>
				<span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_end</span><span class="p">,</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">real_vram_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">base</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_VM_FB_LOCATION</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">;</span>
			<span class="n">base</span> <span class="o">&lt;&lt;=</span> <span class="mi">24</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">radeon_vram_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_base_align</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">radeon_gtt_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">mc</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_mc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">chansize</span><span class="p">,</span> <span class="n">numchan</span><span class="p">;</span>

	<span class="cm">/* Get VRAM informations */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RAMCFG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">CHANSIZE_OVERRIDE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chansize</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">CHANSIZE_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chansize</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">chansize</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CHMAP</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">NOOFCHAN_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFCHAN_SHIFT</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
	<span class="nl">default:</span>
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="n">numchan</span> <span class="o">*</span> <span class="n">chansize</span><span class="p">;</span>
	<span class="cm">/* Could aper size report 0 ? */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_base</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* Setup GPU memory space */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CONFIG_MEMSIZE</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CONFIG_MEMSIZE</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">visible_vram_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span><span class="p">;</span>
	<span class="n">r600_vram_gtt_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rs690_pm_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">igp_sideport_enabled</span> <span class="o">=</span> <span class="n">radeon_atombios_sideport_present</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">radeon_update_bandwidth_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_vram_scratch_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">robj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_create</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_GPU_PAGE_SIZE</span><span class="p">,</span>
				     <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span> <span class="n">RADEON_GEM_DOMAIN_VRAM</span><span class="p">,</span>
				     <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">robj</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">robj</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_pin</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">robj</span><span class="p">,</span>
			  <span class="n">RADEON_GEM_DOMAIN_VRAM</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">gpu_addr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">robj</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_kmap</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">robj</span><span class="p">,</span>
				<span class="p">(</span><span class="kt">void</span> <span class="o">**</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">ptr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="n">radeon_bo_unpin</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">robj</span><span class="p">);</span>
	<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">robj</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_vram_scratch_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">robj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">robj</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">radeon_bo_kunmap</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">robj</span><span class="p">);</span>
		<span class="n">radeon_bo_unpin</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">robj</span><span class="p">);</span>
		<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">robj</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">radeon_bo_unref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">robj</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* We doesn&#39;t check that the GPU really needs a reset we simply do the</span>
<span class="cm"> * reset, it&#39;s up to the caller to determine if the GPU needs one. We</span>
<span class="cm"> * might add an helper function to check that.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">r600_gpu_soft_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rv515_mc_save</span> <span class="n">save</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grbm_busy_mask</span> <span class="o">=</span> <span class="n">S_008010_VC_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_008010_VGT_BUSY_NO_DMA</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">S_008010_VGT_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_008010_TA03_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">S_008010_TC_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_008010_SX_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">S_008010_SH_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_008010_SPI03_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">S_008010_SMX_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_008010_SC_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">S_008010_PA_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_008010_DB03_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">S_008010_CR_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_008010_CB03_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">S_008010_GUI_ACTIVE</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">grbm2_busy_mask</span> <span class="o">=</span> <span class="n">S_008014_SPI0_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_008014_SPI1_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008014_SPI2_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_008014_SPI3_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008014_TA0_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_008014_TA1_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008014_TA2_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_008014_TA3_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008014_DB0_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_008014_DB1_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008014_DB2_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_008014_DB3_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008014_CB0_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_008014_CB1_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008014_CB2_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_008014_CB3_BUSY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">GUI_ACTIVE</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GPU softreset </span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  R_008010_GRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">R_008010_GRBM_STATUS</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  R_008014_GRBM_STATUS2=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">R_008014_GRBM_STATUS2</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  R_000E50_SRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E50_SRBM_STATUS</span><span class="p">));</span>
	<span class="n">rv515_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r600_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait for MC idle timedout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Disable CP parsing/prefetching */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0086D8_CP_ME_CNTL</span><span class="p">,</span> <span class="n">S_0086D8_CP_ME_HALT</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="cm">/* Check if any of the rendering block is busy and reset it */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">RREG32</span><span class="p">(</span><span class="n">R_008010_GRBM_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">grbm_busy_mask</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">R_008014_GRBM_STATUS2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">grbm2_busy_mask</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">S_008020_SOFT_RESET_CR</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008020_SOFT_RESET_DB</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008020_SOFT_RESET_CB</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008020_SOFT_RESET_PA</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008020_SOFT_RESET_SC</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008020_SOFT_RESET_SMX</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008020_SOFT_RESET_SPI</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008020_SOFT_RESET_SX</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008020_SOFT_RESET_SH</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008020_SOFT_RESET_TC</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008020_SOFT_RESET_TA</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008020_SOFT_RESET_VC</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_008020_SOFT_RESET_VGT</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  R_008020_GRBM_SOFT_RESET=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_008020_GRBM_SOFT_RESET</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">R_008020_GRBM_SOFT_RESET</span><span class="p">);</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_008020_GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Reset CP (we always reset CP) */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">S_008020_SOFT_RESET_CP</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;R_008020_GRBM_SOFT_RESET=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_008020_GRBM_SOFT_RESET</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">R_008020_GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_008020_GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* Wait a little for things to settle down */</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  R_008010_GRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">R_008010_GRBM_STATUS</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  R_008014_GRBM_STATUS2=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">R_008014_GRBM_STATUS2</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  R_000E50_SRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E50_SRBM_STATUS</span><span class="p">));</span>
	<span class="n">rv515_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">r600_gpu_is_lockup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">srbm_status</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grbm_status</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grbm_status2</span><span class="p">;</span>

	<span class="n">srbm_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E50_SRBM_STATUS</span><span class="p">);</span>
	<span class="n">grbm_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_008010_GRBM_STATUS</span><span class="p">);</span>
	<span class="n">grbm_status2</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_008014_GRBM_STATUS2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">G_008010_GUI_ACTIVE</span><span class="p">(</span><span class="n">grbm_status</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">radeon_ring_lockup_update</span><span class="p">(</span><span class="n">ring</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* force CP activities */</span>
	<span class="n">radeon_ring_force_activity</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">radeon_ring_test_lockup</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_asic_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">r600_gpu_soft_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">r6xx_remap_render_backend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">tiling_pipe_num</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">max_rb_num</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">total_max_rb_num</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">disabled_rb_mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">rendering_pipe_num</span><span class="p">,</span> <span class="n">rb_num_width</span><span class="p">,</span> <span class="n">req_rb_num</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pipe_rb_ratio</span><span class="p">,</span> <span class="n">pipe_rb_remain</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">max_rb_num</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>

	<span class="cm">/* mask out the RBs that don&#39;t exist on that asic */</span>
	<span class="n">disabled_rb_mask</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="n">max_rb_num</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="n">rendering_pipe_num</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">tiling_pipe_num</span><span class="p">;</span>
	<span class="n">req_rb_num</span> <span class="o">=</span> <span class="n">total_max_rb_num</span> <span class="o">-</span> <span class="n">r600_count_pipe_bits</span><span class="p">(</span><span class="n">disabled_rb_mask</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">rendering_pipe_num</span> <span class="o">&lt;</span> <span class="n">req_rb_num</span><span class="p">);</span>

	<span class="n">pipe_rb_ratio</span> <span class="o">=</span> <span class="n">rendering_pipe_num</span> <span class="o">/</span> <span class="n">req_rb_num</span><span class="p">;</span>
	<span class="n">pipe_rb_remain</span> <span class="o">=</span> <span class="n">rendering_pipe_num</span> <span class="o">-</span> <span class="n">pipe_rb_ratio</span> <span class="o">*</span> <span class="n">req_rb_num</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_RV740</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* r6xx/r7xx */</span>
		<span class="n">rb_num_width</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* eg+ */</span>
		<span class="n">rb_num_width</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">max_rb_num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mask</span> <span class="o">&amp;</span> <span class="n">disabled_rb_mask</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">pipe_rb_ratio</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">data</span> <span class="o">&lt;&lt;=</span> <span class="n">rb_num_width</span><span class="p">;</span>
				<span class="n">data</span> <span class="o">|=</span> <span class="n">max_rb_num</span> <span class="o">-</span> <span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">pipe_rb_remain</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">data</span> <span class="o">&lt;&lt;=</span> <span class="n">rb_num_width</span><span class="p">;</span>
				<span class="n">data</span> <span class="o">|=</span> <span class="n">max_rb_num</span> <span class="o">-</span> <span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">pipe_rb_remain</span><span class="o">--</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">mask</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_count_pipe_bits</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">+=</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_gpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tiling_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ramcfg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cc_rb_backend_disable</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cc_gc_shader_pipe_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_gpr_resource_mgmt_1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_gpr_resource_mgmt_2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_thread_resource_mgmt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_stack_resource_mgmt_1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_stack_resource_mgmt_2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">disabled_rb_mask</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">tiling_group_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_R600</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV630</span>:
	<span class="k">case</span> <span class="n">CHIP_RV635</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV610</span>:
	<span class="k">case</span> <span class="n">CHIP_RV620</span>:
	<span class="k">case</span> <span class="n">CHIP_RS780</span>:
	<span class="k">case</span> <span class="n">CHIP_RS880</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV670</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Initialize HDP */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">j</span> <span class="o">+=</span> <span class="mh">0x18</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c14</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c18</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c1c</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c20</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c24</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_CNTL</span><span class="p">,</span> <span class="n">GRBM_READ_TIMEOUT</span><span class="p">(</span><span class="mh">0xff</span><span class="p">));</span>

	<span class="cm">/* Setup tiling */</span>
	<span class="n">tiling_config</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ramcfg</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RAMCFG</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_tile_pipes</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">tiling_config</span> <span class="o">|=</span> <span class="n">PIPE_TILING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">tiling_config</span> <span class="o">|=</span> <span class="n">PIPE_TILING</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">tiling_config</span> <span class="o">|=</span> <span class="n">PIPE_TILING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">tiling_config</span> <span class="o">|=</span> <span class="n">PIPE_TILING</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">tiling_npipes</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_tile_pipes</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">tiling_nbanks</span> <span class="o">=</span> <span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">ramcfg</span> <span class="o">&amp;</span> <span class="n">NOOFBANK_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFBANK_SHIFT</span><span class="p">);</span>
	<span class="n">tiling_config</span> <span class="o">|=</span> <span class="n">BANK_TILING</span><span class="p">((</span><span class="n">ramcfg</span> <span class="o">&amp;</span> <span class="n">NOOFBANK_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFBANK_SHIFT</span><span class="p">);</span>
	<span class="n">tiling_config</span> <span class="o">|=</span> <span class="n">GROUP_SIZE</span><span class="p">((</span><span class="n">ramcfg</span> <span class="o">&amp;</span> <span class="n">BURSTLENGTH_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">BURSTLENGTH_SHIFT</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">ramcfg</span> <span class="o">&amp;</span> <span class="n">NOOFROWS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFROWS_SHIFT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tiling_config</span> <span class="o">|=</span> <span class="n">ROW_TILING</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
		<span class="n">tiling_config</span> <span class="o">|=</span> <span class="n">SAMPLE_SPLIT</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">tiling_config</span> <span class="o">|=</span> <span class="n">ROW_TILING</span><span class="p">(</span><span class="n">tmp</span><span class="p">);</span>
		<span class="n">tiling_config</span> <span class="o">|=</span> <span class="n">SAMPLE_SPLIT</span><span class="p">(</span><span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">tiling_config</span> <span class="o">|=</span> <span class="n">BANK_SWAPS</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">cc_rb_backend_disable</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CC_RB_BACKEND_DISABLE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00ff0000</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">R6XX_MAX_BACKENDS</span> <span class="o">-</span>
		<span class="n">r600_count_pipe_bits</span><span class="p">((</span><span class="n">cc_rb_backend_disable</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R6XX_MAX_BACKENDS_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_backends</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cc_gc_shader_pipe_config</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CC_GC_SHADER_PIPE_CONFIG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00ffff00</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">R6XX_MAX_PIPES</span> <span class="o">-</span>
		<span class="n">r600_count_pipe_bits</span><span class="p">((</span><span class="n">cc_gc_shader_pipe_config</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R6XX_MAX_PIPES_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_pipes</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">R6XX_MAX_SIMDS</span> <span class="o">-</span>
		<span class="n">r600_count_pipe_bits</span><span class="p">((</span><span class="n">cc_gc_shader_pipe_config</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R6XX_MAX_SIMDS_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_simds</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">disabled_rb_mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">CC_RB_BACKEND_DISABLE</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R6XX_MAX_BACKENDS_MASK</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">tiling_config</span> <span class="o">&amp;</span> <span class="n">PIPE_TILING__MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PIPE_TILING__SHIFT</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">r6xx_remap_render_backend</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_backends</span><span class="p">,</span>
					<span class="n">R6XX_MAX_BACKENDS</span><span class="p">,</span> <span class="n">disabled_rb_mask</span><span class="p">);</span>
	<span class="n">tiling_config</span> <span class="o">|=</span> <span class="n">tmp</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">backend_map</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">=</span> <span class="n">tiling_config</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GB_TILING_CONFIG</span><span class="p">,</span> <span class="n">tiling_config</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DCP_TILING_CONFIG</span><span class="p">,</span> <span class="n">tiling_config</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_TILING_CONFIG</span><span class="p">,</span> <span class="n">tiling_config</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">R6XX_MAX_PIPES</span> <span class="o">-</span> <span class="n">r600_count_pipe_bits</span><span class="p">((</span><span class="n">cc_gc_shader_pipe_config</span> <span class="o">&amp;</span> <span class="n">INACTIVE_QD_PIPES_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_OUT_DEALLOC_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DEALLOC_DIST_MASK</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_VERTEX_REUSE_BLOCK_CNTL</span><span class="p">,</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">VTX_REUSE_DEPTH_MASK</span><span class="p">);</span>

	<span class="cm">/* Setup some CP states */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_QUEUE_THRESHOLDS</span><span class="p">,</span> <span class="p">(</span><span class="n">ROQ_IB1_START</span><span class="p">(</span><span class="mh">0x16</span><span class="p">)</span> <span class="o">|</span> <span class="n">ROQ_IB2_START</span><span class="p">(</span><span class="mh">0x2b</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_MEQ_THRESHOLDS</span><span class="p">,</span> <span class="p">(</span><span class="n">MEQ_END</span><span class="p">(</span><span class="mh">0x40</span><span class="p">)</span> <span class="o">|</span> <span class="n">ROQ_END</span><span class="p">(</span><span class="mh">0x40</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">TA_CNTL_AUX</span><span class="p">,</span> <span class="p">(</span><span class="n">DISABLE_CUBE_ANISO</span> <span class="o">|</span> <span class="n">SYNC_GRADIENT</span> <span class="o">|</span>
			     <span class="n">SYNC_WALKER</span> <span class="o">|</span> <span class="n">SYNC_ALIGNER</span><span class="p">));</span>
	<span class="cm">/* Setup various GPU states */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV670</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">ARB_GDEC_RD_CNTL</span><span class="p">,</span> <span class="mh">0x00000021</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SX_DEBUG_1</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">SMX_EVENT_RELEASE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;</span> <span class="n">CHIP_R600</span><span class="p">))</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">ENABLE_NEW_SMX_ADDRESS</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SX_DEBUG_1</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_R600</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV630</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV610</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV620</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS780</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS880</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DB_DEBUG</span><span class="p">,</span> <span class="n">PREZ_MUST_WAIT_FOR_POSTZ_DONE</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DB_DEBUG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DB_WATERMARKS</span><span class="p">,</span> <span class="p">(</span><span class="n">DEPTH_FREE</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="n">DEPTH_CACHELINE_FREE</span><span class="p">(</span><span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			       <span class="n">DEPTH_FLUSH</span><span class="p">(</span><span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">DEPTH_PENDING_FREE</span><span class="p">(</span><span class="mi">4</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_MULTI_CHIP_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_NUM_INSTANCES</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SPI_CONFIG_CNTL</span><span class="p">,</span> <span class="n">GPR_WRITE_PRIORITY</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SPI_CONFIG_CNTL_1</span><span class="p">,</span> <span class="n">VTX_DONE_DELAY</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SQ_MS_FIFO_SIZES</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV610</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV620</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS780</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS880</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">CACHE_FIFO_SIZE</span><span class="p">(</span><span class="mh">0xa</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">FETCH_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0xa</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">DONE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0xe0</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">ALU_UPDATE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0x8</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_R600</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV630</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DONE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0xff</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DONE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0x4</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_MS_FIFO_SIZES</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT</span>
<span class="cm">	 * should be adjusted as needed by the 2D/3D drivers.  This just sets default values</span>
<span class="cm">	 */</span>
	<span class="n">sq_config</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SQ_CONFIG</span><span class="p">);</span>
	<span class="n">sq_config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PS_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">VS_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">GS_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">ES_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>
	<span class="n">sq_config</span> <span class="o">|=</span> <span class="p">(</span><span class="n">DX9_CONSTS</span> <span class="o">|</span>
		      <span class="n">VC_ENABLE</span> <span class="o">|</span>
		      <span class="n">PS_PRIO</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">VS_PRIO</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">GS_PRIO</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">ES_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_R600</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sq_gpr_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_GPRS</span><span class="p">(</span><span class="mi">124</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_VS_GPRS</span><span class="p">(</span><span class="mi">124</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_CLAUSE_TEMP_GPRS</span><span class="p">(</span><span class="mi">4</span><span class="p">));</span>
		<span class="n">sq_gpr_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_GS_GPRS</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_ES_GPRS</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
		<span class="n">sq_thread_resource_mgmt</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_THREADS</span><span class="p">(</span><span class="mi">136</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">NUM_VS_THREADS</span><span class="p">(</span><span class="mi">48</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">NUM_GS_THREADS</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">NUM_ES_THREADS</span><span class="p">(</span><span class="mi">4</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">128</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">NUM_VS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">128</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_GS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">NUM_ES_STACK_ENTRIES</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV610</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV620</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS780</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS880</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* no vertex cache */</span>
		<span class="n">sq_config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VC_ENABLE</span><span class="p">;</span>

		<span class="n">sq_gpr_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_GPRS</span><span class="p">(</span><span class="mi">44</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_VS_GPRS</span><span class="p">(</span><span class="mi">44</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_CLAUSE_TEMP_GPRS</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
		<span class="n">sq_gpr_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_GS_GPRS</span><span class="p">(</span><span class="mi">17</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_ES_GPRS</span><span class="p">(</span><span class="mi">17</span><span class="p">));</span>
		<span class="n">sq_thread_resource_mgmt</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_THREADS</span><span class="p">(</span><span class="mi">79</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">NUM_VS_THREADS</span><span class="p">(</span><span class="mi">78</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">NUM_GS_THREADS</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">NUM_ES_THREADS</span><span class="p">(</span><span class="mi">31</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">40</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">NUM_VS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">40</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_GS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">32</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">NUM_ES_STACK_ENTRIES</span><span class="p">(</span><span class="mi">16</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV630</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV635</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">sq_gpr_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_GPRS</span><span class="p">(</span><span class="mi">44</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_VS_GPRS</span><span class="p">(</span><span class="mi">44</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_CLAUSE_TEMP_GPRS</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
		<span class="n">sq_gpr_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_GS_GPRS</span><span class="p">(</span><span class="mi">18</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_ES_GPRS</span><span class="p">(</span><span class="mi">18</span><span class="p">));</span>
		<span class="n">sq_thread_resource_mgmt</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_THREADS</span><span class="p">(</span><span class="mi">79</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">NUM_VS_THREADS</span><span class="p">(</span><span class="mi">78</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">NUM_GS_THREADS</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">NUM_ES_THREADS</span><span class="p">(</span><span class="mi">31</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">40</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">NUM_VS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">40</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_GS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">32</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">NUM_ES_STACK_ENTRIES</span><span class="p">(</span><span class="mi">16</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV670</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sq_gpr_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_GPRS</span><span class="p">(</span><span class="mi">44</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_VS_GPRS</span><span class="p">(</span><span class="mi">44</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_CLAUSE_TEMP_GPRS</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
		<span class="n">sq_gpr_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_GS_GPRS</span><span class="p">(</span><span class="mi">17</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_ES_GPRS</span><span class="p">(</span><span class="mi">17</span><span class="p">));</span>
		<span class="n">sq_thread_resource_mgmt</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_THREADS</span><span class="p">(</span><span class="mi">79</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">NUM_VS_THREADS</span><span class="p">(</span><span class="mi">78</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">NUM_GS_THREADS</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">NUM_ES_THREADS</span><span class="p">(</span><span class="mi">31</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">NUM_VS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">64</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_GS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">NUM_ES_STACK_ENTRIES</span><span class="p">(</span><span class="mi">64</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_CONFIG</span><span class="p">,</span> <span class="n">sq_config</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_GPR_RESOURCE_MGMT_1</span><span class="p">,</span>  <span class="n">sq_gpr_resource_mgmt_1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_GPR_RESOURCE_MGMT_2</span><span class="p">,</span>  <span class="n">sq_gpr_resource_mgmt_2</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_THREAD_RESOURCE_MGMT</span><span class="p">,</span> <span class="n">sq_thread_resource_mgmt</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_STACK_RESOURCE_MGMT_1</span><span class="p">,</span> <span class="n">sq_stack_resource_mgmt_1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_STACK_RESOURCE_MGMT_2</span><span class="p">,</span> <span class="n">sq_stack_resource_mgmt_2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV610</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV620</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS780</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS880</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_CACHE_INVALIDATION</span><span class="p">,</span> <span class="n">CACHE_INVALIDATION</span><span class="p">(</span><span class="n">TC_ONLY</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_CACHE_INVALIDATION</span><span class="p">,</span> <span class="n">CACHE_INVALIDATION</span><span class="p">(</span><span class="n">VC_AND_TC</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="cm">/* More default values. 2D/3D driver should adjust as needed */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_AA_SAMPLE_LOCS_2S</span><span class="p">,</span> <span class="p">(</span><span class="n">S0_X</span><span class="p">(</span><span class="mh">0xc</span><span class="p">)</span> <span class="o">|</span> <span class="n">S0_Y</span><span class="p">(</span><span class="mh">0x4</span><span class="p">)</span> <span class="o">|</span>
					 <span class="n">S1_X</span><span class="p">(</span><span class="mh">0x4</span><span class="p">)</span> <span class="o">|</span> <span class="n">S1_Y</span><span class="p">(</span><span class="mh">0xc</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_AA_SAMPLE_LOCS_4S</span><span class="p">,</span> <span class="p">(</span><span class="n">S0_X</span><span class="p">(</span><span class="mh">0xe</span><span class="p">)</span> <span class="o">|</span> <span class="n">S0_Y</span><span class="p">(</span><span class="mh">0xe</span><span class="p">)</span> <span class="o">|</span>
					 <span class="n">S1_X</span><span class="p">(</span><span class="mh">0x2</span><span class="p">)</span> <span class="o">|</span> <span class="n">S1_Y</span><span class="p">(</span><span class="mh">0x2</span><span class="p">)</span> <span class="o">|</span>
					 <span class="n">S2_X</span><span class="p">(</span><span class="mh">0xa</span><span class="p">)</span> <span class="o">|</span> <span class="n">S2_Y</span><span class="p">(</span><span class="mh">0x6</span><span class="p">)</span> <span class="o">|</span>
					 <span class="n">S3_X</span><span class="p">(</span><span class="mh">0x6</span><span class="p">)</span> <span class="o">|</span> <span class="n">S3_Y</span><span class="p">(</span><span class="mh">0xa</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_AA_SAMPLE_LOCS_8S_WD0</span><span class="p">,</span> <span class="p">(</span><span class="n">S0_X</span><span class="p">(</span><span class="mh">0xe</span><span class="p">)</span> <span class="o">|</span> <span class="n">S0_Y</span><span class="p">(</span><span class="mh">0xb</span><span class="p">)</span> <span class="o">|</span>
					     <span class="n">S1_X</span><span class="p">(</span><span class="mh">0x4</span><span class="p">)</span> <span class="o">|</span> <span class="n">S1_Y</span><span class="p">(</span><span class="mh">0xc</span><span class="p">)</span> <span class="o">|</span>
					     <span class="n">S2_X</span><span class="p">(</span><span class="mh">0x1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S2_Y</span><span class="p">(</span><span class="mh">0x6</span><span class="p">)</span> <span class="o">|</span>
					     <span class="n">S3_X</span><span class="p">(</span><span class="mh">0xa</span><span class="p">)</span> <span class="o">|</span> <span class="n">S3_Y</span><span class="p">(</span><span class="mh">0xe</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_AA_SAMPLE_LOCS_8S_WD1</span><span class="p">,</span> <span class="p">(</span><span class="n">S4_X</span><span class="p">(</span><span class="mh">0x6</span><span class="p">)</span> <span class="o">|</span> <span class="n">S4_Y</span><span class="p">(</span><span class="mh">0x1</span><span class="p">)</span> <span class="o">|</span>
					     <span class="n">S5_X</span><span class="p">(</span><span class="mh">0x0</span><span class="p">)</span> <span class="o">|</span> <span class="n">S5_Y</span><span class="p">(</span><span class="mh">0x0</span><span class="p">)</span> <span class="o">|</span>
					     <span class="n">S6_X</span><span class="p">(</span><span class="mh">0xb</span><span class="p">)</span> <span class="o">|</span> <span class="n">S6_Y</span><span class="p">(</span><span class="mh">0x4</span><span class="p">)</span> <span class="o">|</span>
					     <span class="n">S7_X</span><span class="p">(</span><span class="mh">0x7</span><span class="p">)</span> <span class="o">|</span> <span class="n">S7_Y</span><span class="p">(</span><span class="mh">0x8</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_STRMOUT_EN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">*</span> <span class="mi">16</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_RV610</span>:
	<span class="k">case</span> <span class="n">CHIP_RV620</span>:
	<span class="k">case</span> <span class="n">CHIP_RS780</span>:
	<span class="k">case</span> <span class="n">CHIP_RS880</span>:
		<span class="n">tmp</span> <span class="o">+=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV670</span>:
		<span class="n">tmp</span> <span class="o">+=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&gt;</span> <span class="mi">256</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_ES_PER_GS</span><span class="p">,</span> <span class="mi">128</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_GS_PER_ES</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_GS_PER_VS</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_GS_VERTEX_REUSE</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>

	<span class="cm">/* more default values. 2D/3D driver should adjust as needed */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_LINE_STIPPLE_STATE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_STRMOUT_EN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SX_MISC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_MODE_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_AA_CONFIG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_LINE_STIPPLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SPI_INPUT_Z</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SPI_PS_IN_CONTROL_0</span><span class="p">,</span> <span class="n">NUM_INTERP</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR7_FRAG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Clear render buffer base addresses */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR0_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR1_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR2_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR3_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR4_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR5_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR6_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR7_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR7_FRAG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_RV610</span>:
	<span class="k">case</span> <span class="n">CHIP_RV620</span>:
	<span class="k">case</span> <span class="n">CHIP_RS780</span>:
	<span class="k">case</span> <span class="n">CHIP_RS880</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">TC_L2_SIZE</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV630</span>:
	<span class="k">case</span> <span class="n">CHIP_RV635</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">TC_L2_SIZE</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_R600</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">TC_L2_SIZE</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">L2_DISABLE_LATE_HIT</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">TC_L2_SIZE</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">TC_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDP_HOST_PATH_CNTL</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_HOST_PATH_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">ARB_POP</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">ENABLE_TC128</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">ARB_POP</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_MULTI_CHIP_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_CL_ENHANCE</span><span class="p">,</span> <span class="p">(</span><span class="n">CLIP_VTX_REORDER_ENA</span> <span class="o">|</span>
			       <span class="n">NUM_CLIP_SEQ</span><span class="p">(</span><span class="mi">3</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_ENHANCE</span><span class="p">,</span> <span class="n">FORCE_EOV_MAX_CLK_CNT</span><span class="p">(</span><span class="mi">4095</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VC_ENHANCE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Indirect registers accessor</span>
<span class="cm"> */</span>
<span class="n">u32</span> <span class="nf">r600_pciep_rreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PCIE_PORT_INDEX</span><span class="p">,</span> <span class="p">((</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">));</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">RREG32</span><span class="p">(</span><span class="n">PCIE_PORT_INDEX</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">PCIE_PORT_DATA</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_pciep_wreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PCIE_PORT_INDEX</span><span class="p">,</span> <span class="p">((</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">));</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">RREG32</span><span class="p">(</span><span class="n">PCIE_PORT_INDEX</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PCIE_PORT_DATA</span><span class="p">,</span> <span class="p">(</span><span class="n">v</span><span class="p">));</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">RREG32</span><span class="p">(</span><span class="n">PCIE_PORT_DATA</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * CP &amp; Ring</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r600_cp_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">radeon_ttm_set_active_vram_size</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">visible_vram_size</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0086D8_CP_ME_CNTL</span><span class="p">,</span> <span class="n">S_0086D8_CP_ME_HALT</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_UMSK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_init_microcode</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">chip_name</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">rlc_chip_name</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">pfp_req_size</span><span class="p">,</span> <span class="n">me_req_size</span><span class="p">,</span> <span class="n">rlc_req_size</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">fw_name</span><span class="p">[</span><span class="mi">30</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">pdev</span> <span class="o">=</span> <span class="n">platform_device_register_simple</span><span class="p">(</span><span class="s">&quot;radeon_cp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;radeon_cp: Failed to register firmware</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_R600</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;R600&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;R600&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV610</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV610&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;R600&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV630</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV630&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;R600&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV620</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV620&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;R600&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV635</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV635&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;R600&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV670</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV670&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;R600&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RS780</span>:
	<span class="k">case</span> <span class="n">CHIP_RS880</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RS780&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;R600&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV770</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV770&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;R700&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV730</span>:
	<span class="k">case</span> <span class="n">CHIP_RV740</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV730&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;R700&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV710</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV710&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;R700&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_CEDAR</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;CEDAR&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;CEDAR&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_REDWOOD</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;REDWOOD&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;REDWOOD&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_JUNIPER</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;JUNIPER&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;JUNIPER&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_CYPRESS</span>:
	<span class="k">case</span> <span class="n">CHIP_HEMLOCK</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;CYPRESS&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;CYPRESS&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_PALM</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;PALM&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;SUMO&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_SUMO</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;SUMO&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;SUMO&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_SUMO2</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;SUMO2&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;SUMO&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span> <span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_CEDAR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pfp_req_size</span> <span class="o">=</span> <span class="n">EVERGREEN_PFP_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">me_req_size</span> <span class="o">=</span> <span class="n">EVERGREEN_PM4_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rlc_req_size</span> <span class="o">=</span> <span class="n">EVERGREEN_RLC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pfp_req_size</span> <span class="o">=</span> <span class="n">R700_PFP_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">me_req_size</span> <span class="o">=</span> <span class="n">R700_PM4_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rlc_req_size</span> <span class="o">=</span> <span class="n">R700_RLC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pfp_req_size</span> <span class="o">=</span> <span class="n">PFP_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">me_req_size</span> <span class="o">=</span> <span class="n">PM4_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">12</span><span class="p">;</span>
		<span class="n">rlc_req_size</span> <span class="o">=</span> <span class="n">RLC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Loading %s Microcode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chip_name</span><span class="p">);</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">fw_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">fw_name</span><span class="p">),</span> <span class="s">&quot;radeon/%s_pfp.bin&quot;</span><span class="p">,</span> <span class="n">chip_name</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">!=</span> <span class="n">pfp_req_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;r600_cp: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">fw_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">fw_name</span><span class="p">),</span> <span class="s">&quot;radeon/%s_me.bin&quot;</span><span class="p">,</span> <span class="n">chip_name</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">!=</span> <span class="n">me_req_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;r600_cp: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">fw_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">fw_name</span><span class="p">),</span> <span class="s">&quot;radeon/%s_rlc.bin&quot;</span><span class="p">,</span> <span class="n">rlc_chip_name</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">!=</span> <span class="n">rlc_req_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;r600_rlc: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="n">platform_device_unregister</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">!=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">)</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
			       <span class="s">&quot;r600_cp: Failed to load firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">release_firmware</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">release_firmware</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">release_firmware</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r600_cp_load_microcode</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">fw_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">r600_cp_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_CNTL</span><span class="p">,</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	       <span class="n">BUF_SWAP_32BIT</span> <span class="o">|</span>
<span class="cp">#endif</span>
	       <span class="n">RB_NO_UPDATE</span> <span class="o">|</span> <span class="n">RB_BLKSZ</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span> <span class="o">|</span> <span class="n">RB_BUFSZ</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>

	<span class="cm">/* Reset cp */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="n">SOFT_RESET_CP</span><span class="p">);</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">PM4_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_DATA</span><span class="p">,</span>
		       <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>

	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">PFP_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_DATA</span><span class="p">,</span>
		       <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_RADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_cp_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">cp_me</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_lock</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="mi">7</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: cp failed to lock ring (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_ME_INITIALIZE</span><span class="p">,</span> <span class="mi">5</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_ME_INITIALIZE_DEVICE_ID</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_unlock_commit</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>

	<span class="n">cp_me</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0086D8_CP_ME_CNTL</span><span class="p">,</span> <span class="n">cp_me</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_cp_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rb_bufsz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Reset cp */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="n">SOFT_RESET_CP</span><span class="p">);</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Set ring buffer size */</span>
	<span class="n">rb_bufsz</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">drm_order</span><span class="p">(</span><span class="n">RADEON_GPU_PAGE_SIZE</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">rb_bufsz</span><span class="p">;</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">BUF_SWAP_32BIT</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_SEM_WAIT_TIMER</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="cm">/* Set the write pointer delay */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_WPTR_DELAY</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Initialize the ring buffer&#39;s read and write pointers */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">RB_RPTR_WR_ENA</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_RPTR_WR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_WPTR</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="p">);</span>

	<span class="cm">/* set the wb address whether it&#39;s enabled or not */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_RPTR_ADDR</span><span class="p">,</span>
	       <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_RPTR_ADDR_HI</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_ADDR</span><span class="p">,</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_SCRATCH_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_UMSK</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RB_NO_UPDATE</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_UMSK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_BASE</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_DEBUG</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">));</span>

	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">rptr</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CP_RB_RPTR</span><span class="p">);</span>

	<span class="n">r600_cp_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_test</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ring</span><span class="o">-&gt;</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_ring_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">ring_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">rb_bufsz</span><span class="p">;</span>

	<span class="cm">/* Align ring size */</span>
	<span class="n">rb_bufsz</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="n">ring_size</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">ring_size</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">rb_bufsz</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span> <span class="o">=</span> <span class="n">ring_size</span><span class="p">;</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">align_mask</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_cp_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r600_cp_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_ring_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">]);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * GPU scratch registers helpers function.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r600_scratch_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">scratch</span><span class="p">.</span><span class="n">num_reg</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">scratch</span><span class="p">.</span><span class="n">reg_base</span> <span class="o">=</span> <span class="n">SCRATCH_REG0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">scratch</span><span class="p">.</span><span class="n">num_reg</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">scratch</span><span class="p">.</span><span class="n">free</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">scratch</span><span class="p">.</span><span class="n">reg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">scratch</span><span class="p">.</span><span class="n">reg_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_ring_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">scratch</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">,</span> <span class="n">ridx</span> <span class="o">=</span> <span class="n">radeon_ring_index</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_scratch_get</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">scratch</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: cp failed to get scratch reg (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">scratch</span><span class="p">,</span> <span class="mh">0xCAFEDEAD</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_lock</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: cp failed to lock ring %d (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ridx</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">radeon_scratch_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">scratch</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">((</span><span class="n">scratch</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONFIG_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xDEADBEEF</span><span class="p">);</span>
	<span class="n">radeon_ring_unlock_commit</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">scratch</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">==</span> <span class="mh">0xDEADBEEF</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;ring test on %d succeeded in %d usecs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ridx</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: ring %d test failed (scratch(0x%04X)=0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">ridx</span><span class="p">,</span> <span class="n">scratch</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_scratch_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">scratch</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_fence_ring_emit</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">use_event</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">fence_drv</span><span class="p">[</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">].</span><span class="n">gpu_addr</span><span class="p">;</span>
		<span class="cm">/* flush read cache over gart */</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SURFACE_SYNC</span><span class="p">,</span> <span class="mi">3</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_TC_ACTION_ENA</span> <span class="o">|</span>
					<span class="n">PACKET3_VC_ACTION_ENA</span> <span class="o">|</span>
					<span class="n">PACKET3_SH_ACTION_ENA</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span> <span class="cm">/* poll interval */</span>
		<span class="cm">/* EVENT_WRITE_EOP - flush caches, send int */</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_EVENT_WRITE_EOP</span><span class="p">,</span> <span class="mi">4</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">EVENT_TYPE</span><span class="p">(</span><span class="n">CACHE_FLUSH_AND_INV_EVENT_TS</span><span class="p">)</span> <span class="o">|</span> <span class="n">EVENT_INDEX</span><span class="p">(</span><span class="mi">5</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">upper_32_bits</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">|</span> <span class="n">DATA_SEL</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">INT_SEL</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">fence</span><span class="o">-&gt;</span><span class="n">seq</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* flush read cache over gart */</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SURFACE_SYNC</span><span class="p">,</span> <span class="mi">3</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_TC_ACTION_ENA</span> <span class="o">|</span>
					<span class="n">PACKET3_VC_ACTION_ENA</span> <span class="o">|</span>
					<span class="n">PACKET3_SH_ACTION_ENA</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span> <span class="cm">/* poll interval */</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_EVENT_WRITE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">EVENT_TYPE</span><span class="p">(</span><span class="n">CACHE_FLUSH_AND_INV_EVENT</span><span class="p">)</span> <span class="o">|</span> <span class="n">EVENT_INDEX</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
		<span class="cm">/* wait for 3D idle clean */</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">WAIT_UNTIL</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONFIG_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">WAIT_3D_IDLE_bit</span> <span class="o">|</span> <span class="n">WAIT_3D_IDLECLEAN_bit</span><span class="p">);</span>
		<span class="cm">/* Emit fence sequence &amp; fire IRQ */</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">fence_drv</span><span class="p">[</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">].</span><span class="n">scratch_reg</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONFIG_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">fence</span><span class="o">-&gt;</span><span class="n">seq</span><span class="p">);</span>
		<span class="cm">/* CP_INTERRUPT packet 3 no longer exists, use packet 0 */</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">CP_INT_STATUS</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">RB_INT_STAT</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_semaphore_ring_emit</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">radeon_semaphore</span> <span class="o">*</span><span class="n">semaphore</span><span class="p">,</span>
			      <span class="n">bool</span> <span class="n">emit_wait</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">semaphore</span><span class="o">-&gt;</span><span class="n">gpu_addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sel</span> <span class="o">=</span> <span class="n">emit_wait</span> <span class="o">?</span> <span class="n">PACKET3_SEM_SEL_WAIT</span> <span class="o">:</span> <span class="n">PACKET3_SEM_SEL_SIGNAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span>
		<span class="n">sel</span> <span class="o">|=</span> <span class="n">PACKET3_SEM_WAIT_ON_SIGNAL</span><span class="p">;</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_MEM_SEMAPHORE</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">upper_32_bits</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">|</span> <span class="n">sel</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_copy_blit</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
		   <span class="kt">uint64_t</span> <span class="n">src_offset</span><span class="p">,</span>
		   <span class="kt">uint64_t</span> <span class="n">dst_offset</span><span class="p">,</span>
		   <span class="kt">unsigned</span> <span class="n">num_gpu_pages</span><span class="p">,</span>
		   <span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_sa_bo</span> <span class="o">*</span><span class="n">vb</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_blit_prepare_copy</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">num_gpu_pages</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vb</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r600_kms_blit_copy</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">src_offset</span><span class="p">,</span> <span class="n">dst_offset</span><span class="p">,</span> <span class="n">num_gpu_pages</span><span class="p">,</span> <span class="n">vb</span><span class="p">);</span>
	<span class="n">r600_blit_done_copy</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">fence</span><span class="p">,</span> <span class="n">vb</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_blit_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* unpin shaders bo */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_obj</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_obj</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">radeon_bo_unpin</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_obj</span><span class="p">);</span>
			<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_obj</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_set_surface_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
			 <span class="kt">uint32_t</span> <span class="n">tiling_flags</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">pitch</span><span class="p">,</span>
			 <span class="kt">uint32_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">obj_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* FIXME: implement */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_clear_surface_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* FIXME: implement */</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* enable pcie gen2 link */</span>
	<span class="n">r600_pcie_gen2_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r600_init_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to load firmware!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_vram_scratch_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r600_mc_program</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r600_agp_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r600_pcie_gart_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r600_gpu_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_blit_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r600_blit_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">copy</span><span class="p">.</span><span class="n">copy</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed blitter (%d) falling back to memcpy</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* allocate wb buffer */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_wb_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_start_ring</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP fences (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Enable IRQ */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_irq_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: IH init failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r600_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span><span class="p">,</span> <span class="n">RADEON_WB_CP_RPTR_OFFSET</span><span class="p">,</span>
			     <span class="n">R600_CP_RB_RPTR</span><span class="p">,</span> <span class="n">R600_CP_RB_WPTR</span><span class="p">,</span>
			     <span class="mi">0</span><span class="p">,</span> <span class="mh">0xfffff</span><span class="p">,</span> <span class="n">RADEON_CP_PACKET2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_cp_load_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_cp_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_ring_tests</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_audio_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: audio init failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_vga_set_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">bool</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CONFIG_CNTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CONFIG_CNTL</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Do not reset GPU before posting, on r600 hw unlike on r500 hw,</span>
<span class="cm">	 * posting will perform necessary task to bring back GPU into good</span>
<span class="cm">	 * shape.</span>
<span class="cm">	 */</span>
	<span class="cm">/* post card */</span>
	<span class="n">atom_asic_init</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;r600 startup failed on resume</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r600_audio_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_ib_pool_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_blit_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* FIXME: we should wait for ring to be empty */</span>
	<span class="n">r600_cp_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">r600_irq_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_pcie_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Plan is to move initialization in that function and use</span>
<span class="cm"> * helper function so that radeon_device_init pretty much</span>
<span class="cm"> * do nothing more than calling asic specific function. This</span>
<span class="cm"> * should also allow to remove a bunch of callback function</span>
<span class="cm"> * like vram_info.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">r600_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">r600_debugfs_mc_info_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to register debugfs file for mc !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Read BIOS */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_get_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Must be an ATOMBIOS */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">is_atom_bios</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Expecting atombios for R600 GPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_atombios_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* Post card if necessary */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_card_posted</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Card not posted and no BIOS - ignoring</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;GPU not posted. posting now...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">atom_asic_init</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Initialize scratch registers */</span>
	<span class="n">r600_scratch_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize surface registers */</span>
	<span class="n">radeon_surface_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize clocks */</span>
	<span class="n">radeon_get_clock_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">);</span>
	<span class="cm">/* Fence driver */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_agp_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="n">radeon_agp_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_mc_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* Memory manager */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_irq_kms_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">].</span><span class="n">ring_obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">r600_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">],</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">r600_ih_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">64</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_pcie_gart_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IB initialization failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;disabling GPU acceleration</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r600_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">r600_irq_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">r600_pcie_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r600_audio_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_blit_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_irq_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_pcie_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_vram_scratch_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_agp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gem_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_fence_driver_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_bo_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_atombios_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * CS stuff</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r600_ring_ib_execute</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ib</span> <span class="o">*</span><span class="n">ib</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">];</span>

	<span class="cm">/* FIXME: implement */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_INDIRECT_BUFFER</span><span class="p">,</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
			  <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
<span class="cp">#endif</span>
			  <span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">gpu_addr</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">gpu_addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">ib</span><span class="o">-&gt;</span><span class="n">length_dw</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_ib_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ib</span> <span class="n">ib</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">scratch</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ring_index</span> <span class="o">=</span> <span class="n">radeon_ring_index</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_scratch_get</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">scratch</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: failed to get scratch reg (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">scratch</span><span class="p">,</span> <span class="mh">0xCAFEDEAD</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_get</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring_index</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ib</span><span class="p">,</span> <span class="mi">256</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: failed to get ib (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">((</span><span class="n">scratch</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONFIG_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xDEADBEEF</span><span class="p">;</span>
	<span class="n">ib</span><span class="p">.</span><span class="n">length_dw</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_schedule</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ib</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_scratch_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">scratch</span><span class="p">);</span>
		<span class="n">radeon_ib_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ib</span><span class="p">);</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: failed to schedule ib (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_wait</span><span class="p">(</span><span class="n">ib</span><span class="p">.</span><span class="n">fence</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: fence wait failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">scratch</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">==</span> <span class="mh">0xDEADBEEF</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;ib test on ring %d succeeded in %u usecs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ib</span><span class="p">.</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: ib test failed (scratch(0x%04X)=0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">scratch</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_scratch_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">scratch</span><span class="p">);</span>
	<span class="n">radeon_ib_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ib</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupts</span>
<span class="cm"> *</span>
<span class="cm"> * Interrupts use a ring buffer on r6xx/r7xx hardware.  It works pretty</span>
<span class="cm"> * the same as the CP ring buffer, but in reverse.  Rather than the CPU</span>
<span class="cm"> * writing to the ring and the GPU consuming, the GPU writes to the ring</span>
<span class="cm"> * and host consumes.  As the host irq handler processes interrupts, it</span>
<span class="cm"> * increments the rptr.  When the rptr catches up with the wptr, all the</span>
<span class="cm"> * current interrupts have been processed.</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="nf">r600_ih_ring_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">ring_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">rb_bufsz</span><span class="p">;</span>

	<span class="cm">/* Align ring size */</span>
	<span class="n">rb_bufsz</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="n">ring_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ring_size</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">rb_bufsz</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_size</span> <span class="o">=</span> <span class="n">ring_size</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ptr_mask</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_ih_ring_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Allocate ring buffer */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_create</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_size</span><span class="p">,</span>
				     <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span>
				     <span class="n">RADEON_GEM_DOMAIN_GTT</span><span class="p">,</span>
				     <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: failed to create ih ring buffer (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_pin</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span><span class="p">,</span>
				  <span class="n">RADEON_GEM_DOMAIN_GTT</span><span class="p">,</span>
				  <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">gpu_addr</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span><span class="p">);</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: failed to pin ih ring buffer (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_kmap</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span><span class="p">,</span>
				   <span class="p">(</span><span class="kt">void</span> <span class="o">**</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring</span><span class="p">);</span>
		<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: failed to map ih ring buffer (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_ih_ring_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">radeon_bo_kunmap</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span><span class="p">);</span>
			<span class="n">radeon_bo_unpin</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span><span class="p">);</span>
			<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">radeon_bo_unref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_rlc_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_RV740</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* r7xx asics need to soft reset RLC before halting */</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SRBM_SOFT_RESET</span><span class="p">,</span> <span class="n">SOFT_RESET_RLC</span><span class="p">);</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">SRBM_SOFT_RESET</span><span class="p">);</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">SRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_rlc_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_CNTL</span><span class="p">,</span> <span class="n">RLC_ENABLE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r600_rlc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">fw_data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">r600_rlc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_HB_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_ARUBA</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">TN_RLC_SAVE_AND_RESTORE_BASE</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">save_restore_gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">TN_RLC_CLEAR_STATE_RESTORE_BASE</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">clear_state_gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_HB_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_HB_RPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_HB_WPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_CAICOS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_HB_WPTR_LSB_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_HB_WPTR_MSB_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_MC_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_ARUBA</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARUBA_RLC_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_ADDR</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">CAYMAN_RLC_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_ADDR</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_CEDAR</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">EVERGREEN_RLC_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_ADDR</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">R700_RLC_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_ADDR</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">RLC_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_ADDR</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">r600_rlc_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_enable_interrupts</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ih_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">IH_CNTL</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">ih_rb_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">);</span>

	<span class="n">ih_cntl</span> <span class="o">|=</span> <span class="n">ENABLE_INTR</span><span class="p">;</span>
	<span class="n">ih_rb_cntl</span> <span class="o">|=</span> <span class="n">IH_RB_ENABLE</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_CNTL</span><span class="p">,</span> <span class="n">ih_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">,</span> <span class="n">ih_rb_cntl</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">enabled</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_disable_interrupts</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ih_rb_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">ih_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">IH_CNTL</span><span class="p">);</span>

	<span class="n">ih_rb_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IH_RB_ENABLE</span><span class="p">;</span>
	<span class="n">ih_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ENABLE_INTR</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">,</span> <span class="n">ih_rb_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_CNTL</span><span class="p">,</span> <span class="n">ih_cntl</span><span class="p">);</span>
	<span class="cm">/* set rptr, wptr to 0 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_RPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_WPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">enabled</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">wptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_disable_interrupt_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_INT_CNTL</span><span class="p">,</span> <span class="n">CNTX_BUSY_INT_ENABLE</span> <span class="o">|</span> <span class="n">CNTX_EMPTY_INT_ENABLE</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_INT_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DxMODE_INT_MASK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">D1GRPH_INTERRUPT_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">D2GRPH_INTERRUPT_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DCE3_DACA_AUTODETECT_INT_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DCE3_DACB_AUTODETECT_INT_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE32</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">DCE3_HDMI_OFFSET0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">HDMI0_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">DCE3_HDMI_OFFSET0</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">DCE3_HDMI_OFFSET1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">HDMI0_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">DCE3_HDMI_OFFSET1</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">HDMI0_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DCE3_HDMI1_AUDIO_PACKET_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">HDMI0_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DCE3_HDMI1_AUDIO_PACKET_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DACA_AUTODETECT_INT_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DACB_AUTODETECT_INT_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT1_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HOT_PLUG_DETECTx_INT_POLARITY</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT1_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT2_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HOT_PLUG_DETECTx_INT_POLARITY</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT2_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT3_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HOT_PLUG_DETECTx_INT_POLARITY</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT3_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">HDMI0_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDMI1_AUDIO_PACKET_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">HDMI0_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI1_AUDIO_PACKET_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_irq_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rb_bufsz</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">interrupt_cntl</span><span class="p">,</span> <span class="n">ih_cntl</span><span class="p">,</span> <span class="n">ih_rb_cntl</span><span class="p">;</span>

	<span class="cm">/* allocate ring */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">r600_ih_ring_alloc</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* disable irqs */</span>
	<span class="n">r600_disable_interrupts</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="cm">/* init rlc */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">r600_rlc_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r600_ih_ring_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* setup interrupt control */</span>
	<span class="cm">/* set dummy read address to ring address */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">INTERRUPT_CNTL2</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">interrupt_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">INTERRUPT_CNTL</span><span class="p">);</span>
	<span class="cm">/* IH_DUMMY_RD_OVERRIDE=0 - dummy read disabled with msi, enabled without msi</span>
<span class="cm">	 * IH_DUMMY_RD_OVERRIDE=1 - dummy read controlled by IH_DUMMY_RD_EN</span>
<span class="cm">	 */</span>
	<span class="n">interrupt_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IH_DUMMY_RD_OVERRIDE</span><span class="p">;</span>
	<span class="cm">/* IH_REQ_NONSNOOP_EN=1 if ring is in non-cacheable memory, e.g., vram */</span>
	<span class="n">interrupt_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IH_REQ_NONSNOOP_EN</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">INTERRUPT_CNTL</span><span class="p">,</span> <span class="n">interrupt_cntl</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_BASE</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">rb_bufsz</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">ih_rb_cntl</span> <span class="o">=</span> <span class="p">(</span><span class="n">IH_WPTR_OVERFLOW_ENABLE</span> <span class="o">|</span>
		      <span class="n">IH_WPTR_OVERFLOW_CLEAR</span> <span class="o">|</span>
		      <span class="p">(</span><span class="n">rb_bufsz</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">ih_rb_cntl</span> <span class="o">|=</span> <span class="n">IH_WPTR_WRITEBACK_ENABLE</span><span class="p">;</span>

	<span class="cm">/* set the writeback address whether it&#39;s enabled or not */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_WPTR_ADDR_LO</span><span class="p">,</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">R600_WB_IH_WPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_WPTR_ADDR_HI</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">R600_WB_IH_WPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">,</span> <span class="n">ih_rb_cntl</span><span class="p">);</span>

	<span class="cm">/* set rptr, wptr to 0 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_RPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_WPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Default settings for IH_CNTL (disabled at first) */</span>
	<span class="n">ih_cntl</span> <span class="o">=</span> <span class="n">MC_WRREQ_CREDIT</span><span class="p">(</span><span class="mh">0x10</span><span class="p">)</span> <span class="o">|</span> <span class="n">MC_WR_CLEAN_CNT</span><span class="p">(</span><span class="mh">0x10</span><span class="p">);</span>
	<span class="cm">/* RPTR_REARM only works if msi&#39;s are enabled */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">msi_enabled</span><span class="p">)</span>
		<span class="n">ih_cntl</span> <span class="o">|=</span> <span class="n">RPTR_REARM</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_CNTL</span><span class="p">,</span> <span class="n">ih_cntl</span><span class="p">);</span>

	<span class="cm">/* force the active interrupt state to all disabled */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_CEDAR</span><span class="p">)</span>
		<span class="n">evergreen_disable_interrupt_state</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">r600_disable_interrupt_state</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="cm">/* at this point everything should be setup correctly to enable master */</span>
	<span class="n">pci_set_master</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>

	<span class="cm">/* enable irqs */</span>
	<span class="n">r600_enable_interrupts</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_irq_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r600_irq_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_rlc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_irq_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r600_irq_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_ih_ring_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_irq_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cp_int_cntl</span> <span class="o">=</span> <span class="n">CNTX_BUSY_INT_ENABLE</span> <span class="o">|</span> <span class="n">CNTX_EMPTY_INT_ENABLE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mode_int</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hpd1</span><span class="p">,</span> <span class="n">hpd2</span><span class="p">,</span> <span class="n">hpd3</span><span class="p">,</span> <span class="n">hpd4</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">hpd5</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">hpd6</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grbm_int_cntl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdmi0</span><span class="p">,</span> <span class="n">hdmi1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d1grph</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">d2grph</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">installed</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Can&#39;t enable IRQ/MSI because no handler is installed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* don&#39;t enable anything if the ih is disabled */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r600_disable_interrupts</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="cm">/* force the active interrupt state to all disabled */</span>
		<span class="n">r600_disable_interrupt_state</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">hpd1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
		<span class="n">hpd2</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
		<span class="n">hpd3</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
		<span class="n">hpd4</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE32</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">hpd5</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
			<span class="n">hpd6</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
			<span class="n">hdmi0</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">DCE3_HDMI_OFFSET0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AFMT_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
			<span class="n">hdmi1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">DCE3_HDMI_OFFSET1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AFMT_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">hdmi0</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">HDMI0_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
			<span class="n">hdmi1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DCE3_HDMI1_AUDIO_PACKET_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">HDMI0_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">hpd1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT1_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
		<span class="n">hpd2</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT2_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
		<span class="n">hpd3</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT3_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
		<span class="n">hdmi0</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">HDMI0_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
		<span class="n">hdmi1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDMI1_AUDIO_PACKET_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">HDMI0_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">sw_int</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;r600_irq_set: sw int</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">cp_int_cntl</span> <span class="o">|=</span> <span class="n">RB_INT_ENABLE</span><span class="p">;</span>
		<span class="n">cp_int_cntl</span> <span class="o">|=</span> <span class="n">TIME_STAMP_INT_ENABLE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;r600_irq_set: vblank 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">mode_int</span> <span class="o">|=</span> <span class="n">D1MODE_VBLANK_INT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;r600_irq_set: vblank 1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">mode_int</span> <span class="o">|=</span> <span class="n">D2MODE_VBLANK_INT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;r600_irq_set: hpd 1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd1</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;r600_irq_set: hpd 2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd2</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;r600_irq_set: hpd 3</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd3</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">3</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;r600_irq_set: hpd 4</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd4</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">4</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;r600_irq_set: hpd 5</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd5</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">5</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;r600_irq_set: hpd 6</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd6</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">afmt</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;r600_irq_set: hdmi 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hdmi0</span> <span class="o">|=</span> <span class="n">HDMI0_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">afmt</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;r600_irq_set: hdmi 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hdmi1</span> <span class="o">|=</span> <span class="n">HDMI0_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">gui_idle</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;gui idle</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">grbm_int_cntl</span> <span class="o">|=</span> <span class="n">GUI_IDLE_INT_ENABLE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_INT_CNTL</span><span class="p">,</span> <span class="n">cp_int_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DxMODE_INT_MASK</span><span class="p">,</span> <span class="n">mode_int</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">D1GRPH_INTERRUPT_CONTROL</span><span class="p">,</span> <span class="n">d1grph</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">D2GRPH_INTERRUPT_CONTROL</span><span class="p">,</span> <span class="n">d2grph</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_INT_CNTL</span><span class="p">,</span> <span class="n">grbm_int_cntl</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd1</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd2</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd3</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd4</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE32</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd5</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd6</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">DCE3_HDMI_OFFSET0</span><span class="p">,</span> <span class="n">hdmi0</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">DCE3_HDMI_OFFSET1</span><span class="p">,</span> <span class="n">hdmi1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">,</span> <span class="n">hdmi0</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DCE3_HDMI1_AUDIO_PACKET_CONTROL</span><span class="p">,</span> <span class="n">hdmi1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT1_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd1</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT2_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd2</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT3_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd3</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">,</span> <span class="n">hdmi0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI1_AUDIO_PACKET_CONTROL</span><span class="p">,</span> <span class="n">hdmi1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DCE3_DISP_INTERRUPT_STATUS</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DCE3_DISP_INTERRUPT_STATUS_CONTINUE</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DCE3_DISP_INTERRUPT_STATUS_CONTINUE2</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE32</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">hdmi0_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_STATUS</span> <span class="o">+</span> <span class="n">DCE3_HDMI_OFFSET0</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">hdmi1_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_STATUS</span> <span class="o">+</span> <span class="n">DCE3_HDMI_OFFSET1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">hdmi0_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDMI0_STATUS</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">hdmi1_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DCE3_HDMI1_STATUS</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DISP_INTERRUPT_STATUS</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DISP_INTERRUPT_STATUS_CONTINUE</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">hdmi0_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDMI0_STATUS</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">hdmi1_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDMI1_STATUS</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">d1grph_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">D1GRPH_INTERRUPT_STATUS</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">d2grph_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">D2GRPH_INTERRUPT_STATUS</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">d1grph_int</span> <span class="o">&amp;</span> <span class="n">DxGRPH_PFLIP_INT_OCCURRED</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">D1GRPH_INTERRUPT_STATUS</span><span class="p">,</span> <span class="n">DxGRPH_PFLIP_INT_CLEAR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">d2grph_int</span> <span class="o">&amp;</span> <span class="n">DxGRPH_PFLIP_INT_OCCURRED</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">D2GRPH_INTERRUPT_STATUS</span><span class="p">,</span> <span class="n">DxGRPH_PFLIP_INT_CLEAR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D1_VBLANK_INTERRUPT</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">D1MODE_VBLANK_STATUS</span><span class="p">,</span> <span class="n">DxMODE_VBLANK_ACK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D1_VLINE_INTERRUPT</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">D1MODE_VLINE_STATUS</span><span class="p">,</span> <span class="n">DxMODE_VLINE_ACK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D2_VBLANK_INTERRUPT</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">D2MODE_VBLANK_STATUS</span><span class="p">,</span> <span class="n">DxMODE_VBLANK_ACK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D2_VLINE_INTERRUPT</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">D2MODE_VLINE_STATUS</span><span class="p">,</span> <span class="n">DxMODE_VLINE_ACK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">DC_HPD1_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT1_INT_CONTROL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT1_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">DC_HPD2_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT2_INT_CONTROL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT2_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">DC_HPD3_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT3_INT_CONTROL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HOT_PLUG_DETECT3_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">DC_HPD4_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE32</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">DC_HPD5_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">DC_HPD6_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">hdmi0_status</span> <span class="o">&amp;</span> <span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">DCE3_HDMI_OFFSET0</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">AFMT_AZ_FORMAT_WTRIG_ACK</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">DCE3_HDMI_OFFSET0</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">hdmi1_status</span> <span class="o">&amp;</span> <span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">DCE3_HDMI_OFFSET1</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">AFMT_AZ_FORMAT_WTRIG_ACK</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">DCE3_HDMI_OFFSET1</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">hdmi0_status</span> <span class="o">&amp;</span> <span class="n">HDMI0_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">HDMI0_AZ_FORMAT_WTRIG_ACK</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">hdmi1_status</span> <span class="o">&amp;</span> <span class="n">HDMI0_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DCE3_HDMI1_AUDIO_PACKET_CONTROL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">HDMI0_AZ_FORMAT_WTRIG_ACK</span><span class="p">;</span>
				<span class="n">WREG32</span><span class="p">(</span><span class="n">DCE3_HDMI1_AUDIO_PACKET_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDMI1_AUDIO_PACKET_CONTROL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">HDMI0_AZ_FORMAT_WTRIG_ACK</span><span class="p">;</span>
				<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI1_AUDIO_PACKET_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_irq_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r600_disable_interrupts</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Wait and acknowledge irq */</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">r600_irq_ack</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_disable_interrupt_state</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">r600_get_ih_wptr</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">wptr</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">wptr</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">wb</span><span class="p">[</span><span class="n">R600_WB_IH_WPTR_OFFSET</span><span class="o">/</span><span class="mi">4</span><span class="p">]);</span>
	<span class="k">else</span>
		<span class="n">wptr</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">IH_RB_WPTR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wptr</span> <span class="o">&amp;</span> <span class="n">RB_OVERFLOW</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* When a ring buffer overflow happen start parsing interrupt</span>
<span class="cm">		 * from the last not overwritten vector (wptr + 16). Hopefully</span>
<span class="cm">		 * this should allow us to catchup.</span>
<span class="cm">		 */</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IH ring buffer overflow (0x%08X, %d, %d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">wptr</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span><span class="p">,</span> <span class="p">(</span><span class="n">wptr</span> <span class="o">+</span> <span class="mi">16</span><span class="p">)</span> <span class="o">+</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ptr_mask</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span> <span class="o">=</span> <span class="p">(</span><span class="n">wptr</span> <span class="o">+</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ptr_mask</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">IH_WPTR_OVERFLOW_CLEAR</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">wptr</span> <span class="o">&amp;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ptr_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*        r600 IV Ring</span>
<span class="cm"> * Each IV ring entry is 128 bits:</span>
<span class="cm"> * [7:0]    - interrupt source id</span>
<span class="cm"> * [31:8]   - reserved</span>
<span class="cm"> * [59:32]  - interrupt source data</span>
<span class="cm"> * [127:60]  - reserved</span>
<span class="cm"> *</span>
<span class="cm"> * The basic interrupt vector entries</span>
<span class="cm"> * are decoded as follows:</span>
<span class="cm"> * src_id  src_data  description</span>
<span class="cm"> *      1         0  D1 Vblank</span>
<span class="cm"> *      1         1  D1 Vline</span>
<span class="cm"> *      5         0  D2 Vblank</span>
<span class="cm"> *      5         1  D2 Vline</span>
<span class="cm"> *     19         0  FP Hot plug detection A</span>
<span class="cm"> *     19         1  FP Hot plug detection B</span>
<span class="cm"> *     19         2  DAC A auto-detection</span>
<span class="cm"> *     19         3  DAC B auto-detection</span>
<span class="cm"> *     21         4  HDMI block A</span>
<span class="cm"> *     21         5  HDMI block B</span>
<span class="cm"> *    176         -  CP_INT RB</span>
<span class="cm"> *    177         -  CP_INT IB1</span>
<span class="cm"> *    178         -  CP_INT IB2</span>
<span class="cm"> *    181         -  EOP Interrupt</span>
<span class="cm"> *    233         -  GUI Idle</span>
<span class="cm"> *</span>
<span class="cm"> * Note, these are based on r600 and may need to be</span>
<span class="cm"> * adjusted or added to on newer asics</span>
<span class="cm"> */</span>

<span class="kt">int</span> <span class="nf">r600_irq_process</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">wptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ring_index</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">queue_hdmi</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">enabled</span> <span class="o">||</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">shutdown</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="cm">/* No MSIs, need a dummy read to flush PCI DMAs */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">msi_enabled</span><span class="p">)</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">IH_RB_WPTR</span><span class="p">);</span>

	<span class="n">wptr</span> <span class="o">=</span> <span class="n">r600_get_ih_wptr</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rptr</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;r600_irq_process start: rptr %d, wptr %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rptr</span><span class="p">,</span> <span class="n">wptr</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rptr</span> <span class="o">==</span> <span class="n">wptr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">restart_ih:</span>
	<span class="cm">/* Order reading of wptr vs. reading of IH ring data */</span>
	<span class="n">rmb</span><span class="p">();</span>

	<span class="cm">/* display interrupts */</span>
	<span class="n">r600_irq_ack</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">wptr</span> <span class="o">=</span> <span class="n">wptr</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">rptr</span> <span class="o">!=</span> <span class="n">wptr</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* wptr/rptr are in bytes! */</span>
		<span class="n">ring_index</span> <span class="o">=</span> <span class="n">rptr</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">src_id</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring</span><span class="p">[</span><span class="n">ring_index</span><span class="p">])</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">src_data</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring</span><span class="p">[</span><span class="n">ring_index</span> <span class="o">+</span> <span class="mi">1</span><span class="p">])</span> <span class="o">&amp;</span> <span class="mh">0xfffffff</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">src_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D1 vblank/vline */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* D1 vblank */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D1_VBLANK_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
						<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
						<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
					<span class="p">}</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
						<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D1_VBLANK_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D1 vblank</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D1 vline */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D1_VLINE_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D1_VLINE_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D1 vline</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">5</span>: <span class="cm">/* D2 vblank/vline */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* D2 vblank */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D2_VBLANK_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
						<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
						<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
					<span class="p">}</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
						<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D2_VBLANK_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D2 vblank</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D1 vline */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D2_VLINE_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D2_VLINE_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D2 vline</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">19</span>: <span class="cm">/* HPD/DAC hotplug */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">DC_HPD1_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD1_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">DC_HPD2_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD2_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">4</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">DC_HPD3_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD3_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD3</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">5</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">DC_HPD4_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD4_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD4</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">10</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">DC_HPD5_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD5_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD5</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">12</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">DC_HPD6_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD6_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD6</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">21</span>: <span class="cm">/* hdmi */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">4</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">hdmi0_status</span> <span class="o">&amp;</span> <span class="n">HDMI0_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">hdmi0_status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">HDMI0_AZ_FORMAT_WTRIG</span><span class="p">;</span>
					<span class="n">queue_hdmi</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HDMI0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">5</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">hdmi1_status</span> <span class="o">&amp;</span> <span class="n">HDMI0_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r600</span><span class="p">.</span><span class="n">hdmi1_status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">HDMI0_AZ_FORMAT_WTRIG</span><span class="p">;</span>
					<span class="n">queue_hdmi</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HDMI1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">176</span>: <span class="cm">/* CP_INT in ring buffer */</span>
		<span class="k">case</span> <span class="mi">177</span>: <span class="cm">/* CP_INT in IB1 */</span>
		<span class="k">case</span> <span class="mi">178</span>: <span class="cm">/* CP_INT in IB2 */</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: CP int: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
			<span class="n">radeon_fence_process</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">181</span>: <span class="cm">/* CP EOP event */</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: CP EOP</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">radeon_fence_process</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">233</span>: <span class="cm">/* GUI IDLE */</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: GUI idle</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">gui_idle</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">idle_queue</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* wptr/rptr are in bytes! */</span>
		<span class="n">rptr</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">rptr</span> <span class="o">&amp;=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ptr_mask</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* make sure wptr hasn&#39;t changed while processing */</span>
	<span class="n">wptr</span> <span class="o">=</span> <span class="n">r600_get_ih_wptr</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wptr</span> <span class="o">!=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">wptr</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">restart_ih</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">queue_hotplug</span><span class="p">)</span>
		<span class="n">schedule_work</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">hotplug_work</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">queue_hdmi</span><span class="p">)</span>
		<span class="n">schedule_work</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">audio_work</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span> <span class="o">=</span> <span class="n">rptr</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_RPTR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Debugfs info</span>
<span class="cm"> */</span>
<span class="cp">#if defined(CONFIG_DEBUG_FS)</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r600_debugfs_mc_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="n">node</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="p">)</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">minor</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">DREG32_SYS</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="n">rdev</span><span class="p">,</span> <span class="n">R_000E50_SRBM_STATUS</span><span class="p">);</span>
	<span class="n">DREG32_SYS</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="n">rdev</span><span class="p">,</span> <span class="n">VM_L2_STATUS</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">drm_info_list</span> <span class="n">r600_mc_info_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="s">&quot;r600_mc_info&quot;</span><span class="p">,</span> <span class="n">r600_debugfs_mc_info</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">},</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="kt">int</span> <span class="nf">r600_debugfs_mc_info_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_DEBUG_FS)</span>
	<span class="k">return</span> <span class="n">radeon_debugfs_add_files</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">r600_mc_info_list</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">r600_mc_info_list</span><span class="p">));</span>
<span class="cp">#else</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * r600_ioctl_wait_idle - flush host path cache on wait idle ioctl</span>
<span class="cm"> * rdev: radeon device structure</span>
<span class="cm"> * bo: buffer object struct which userspace is waiting for idle</span>
<span class="cm"> *</span>
<span class="cm"> * Some R6XX/R7XX doesn&#39;t seems to take into account HDP flush performed</span>
<span class="cm"> * through ring buffer, this leads to corruption in rendering, see</span>
<span class="cm"> * http://bugzilla.kernel.org/show_bug.cgi?id=15186 to avoid this we</span>
<span class="cm"> * directly perform HDP flush by writing register through MMIO.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r600_ioctl_wait_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_bo</span> <span class="o">*</span><span class="n">bo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* r7xx hw bug.  write to HDP_DEBUG1 followed by fb read</span>
<span class="cm">	 * rather than write to HDP_REG_COHERENCY_FLUSH_CNTL.</span>
<span class="cm">	 * This seems to cause problems on some AGP cards. Just use the old</span>
<span class="cm">	 * method for them.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_RV740</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">ptr</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">ptr</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

		<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_DEBUG1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ptr</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_set_pcie_lanes</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">lanes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">link_width_cntl</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">target_reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* x2 cards have a special sequence */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_X2</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* FIXME wait for idle */</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">lanes</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">12</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X12</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:
	<span class="nl">default:</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X16</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">RADEON_PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">link_width_cntl</span> <span class="o">&amp;</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_RD_MASK</span><span class="p">)</span> <span class="o">==</span>
	    <span class="p">(</span><span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_RD_SHIFT</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">link_width_cntl</span> <span class="o">&amp;</span> <span class="n">R600_PCIE_LC_UPCONFIGURE_DIS</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">link_width_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PCIE_LC_LINK_WIDTH_MASK</span> <span class="o">|</span>
			     <span class="n">RADEON_PCIE_LC_RECONFIG_NOW</span> <span class="o">|</span>
			     <span class="n">R600_PCIE_LC_RENEGOTIATE_EN</span> <span class="o">|</span>
			     <span class="n">R600_PCIE_LC_RECONFIG_ARC_MISSING_ESCAPE</span><span class="p">);</span>
	<span class="n">link_width_cntl</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">RADEON_PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">,</span> <span class="n">link_width_cntl</span><span class="p">);</span>

        <span class="cm">/* some northbridges can renegotiate the link rather than requiring                                  </span>
<span class="cm">         * a complete re-config.                                                                             </span>
<span class="cm">         * e.g., AMD 780/790 northbridges (pci ids: 0x5956, 0x5957, 0x5958, etc.)                            </span>
<span class="cm">         */</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">link_width_cntl</span> <span class="o">&amp;</span> <span class="n">R600_PCIE_LC_RENEGOTIATION_SUPPORT</span><span class="p">)</span>
		<span class="n">link_width_cntl</span> <span class="o">|=</span> <span class="n">R600_PCIE_LC_RENEGOTIATE_EN</span> <span class="o">|</span> <span class="n">R600_PCIE_LC_UPCONFIGURE_SUPPORT</span><span class="p">;</span>
        <span class="k">else</span>
		<span class="n">link_width_cntl</span> <span class="o">|=</span> <span class="n">R600_PCIE_LC_RECONFIG_ARC_MISSING_ESCAPE</span><span class="p">;</span>

	<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">RADEON_PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">link_width_cntl</span> <span class="o">|</span>
						       <span class="n">RADEON_PCIE_LC_RECONFIG_NOW</span><span class="p">));</span>

        <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">)</span>
		<span class="n">target_reg</span> <span class="o">=</span> <span class="n">R700_TARGET_AND_CURRENT_PROFILE_INDEX</span><span class="p">;</span>
        <span class="k">else</span>
		<span class="n">target_reg</span> <span class="o">=</span> <span class="n">R600_TARGET_AND_CURRENT_PROFILE_INDEX</span><span class="p">;</span>

        <span class="cm">/* wait for lane set to complete */</span>
        <span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">target_reg</span><span class="p">);</span>
        <span class="k">while</span> <span class="p">(</span><span class="n">link_width_cntl</span> <span class="o">==</span> <span class="mh">0xffffffff</span><span class="p">)</span>
		<span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">target_reg</span><span class="p">);</span>

<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_get_pcie_lanes</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">link_width_cntl</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* x2 cards have a special sequence */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_X2</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* FIXME wait for idle */</span>

	<span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">RADEON_PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">((</span><span class="n">link_width_cntl</span> <span class="o">&amp;</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_RD_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_RD_SHIFT</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X0</span>:
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X1</span>:
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X2</span>:
		<span class="k">return</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X4</span>:
		<span class="k">return</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X8</span>:
		<span class="k">return</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PCIE_LC_LINK_WIDTH_X16</span>:
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_pcie_gen2_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">link_width_cntl</span><span class="p">,</span> <span class="n">lanes</span><span class="p">,</span> <span class="n">speed_cntl</span><span class="p">,</span> <span class="n">training_cntl</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">link_cntl2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_pcie_gen2</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* x2 cards have a special sequence */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_X2</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* only RV6xx+ chips are supported */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_R600</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* 55 nm r6xx asics */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV670</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV620</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV635</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* advertise upconfig capability */</span>
		<span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">);</span>
		<span class="n">link_width_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LC_UPCONFIGURE_DIS</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">,</span> <span class="n">link_width_cntl</span><span class="p">);</span>
		<span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">link_width_cntl</span> <span class="o">&amp;</span> <span class="n">LC_RENEGOTIATION_SUPPORT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">lanes</span> <span class="o">=</span> <span class="p">(</span><span class="n">link_width_cntl</span> <span class="o">&amp;</span> <span class="n">LC_LINK_WIDTH_RD_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">LC_LINK_WIDTH_RD_SHIFT</span><span class="p">;</span>
			<span class="n">link_width_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">LC_LINK_WIDTH_MASK</span> <span class="o">|</span>
					     <span class="n">LC_RECONFIG_ARC_MISSING_ESCAPE</span><span class="p">);</span>
			<span class="n">link_width_cntl</span> <span class="o">|=</span> <span class="n">lanes</span> <span class="o">|</span> <span class="n">LC_RECONFIG_NOW</span> <span class="o">|</span> <span class="n">LC_RENEGOTIATE_EN</span><span class="p">;</span>
			<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">,</span> <span class="n">link_width_cntl</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">link_width_cntl</span> <span class="o">|=</span> <span class="n">LC_UPCONFIGURE_DIS</span><span class="p">;</span>
			<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">,</span> <span class="n">link_width_cntl</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">speed_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">speed_cntl</span> <span class="o">&amp;</span> <span class="n">LC_OTHER_SIDE_EVER_SENT_GEN2</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">speed_cntl</span> <span class="o">&amp;</span> <span class="n">LC_OTHER_SIDE_SUPPORTS_GEN2</span><span class="p">))</span> <span class="p">{</span>

		<span class="cm">/* 55 nm r6xx asics */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV670</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV620</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV635</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MM_CFGREGS_CNTL</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">);</span>
			<span class="n">link_cntl2</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="mh">0x4088</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MM_CFGREGS_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="cm">/* not supported yet */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">link_cntl2</span> <span class="o">&amp;</span> <span class="n">SELECTABLE_DEEMPHASIS</span><span class="p">)</span>
				<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">speed_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK</span><span class="p">;</span>
		<span class="n">speed_cntl</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="n">LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT</span><span class="p">);</span>
		<span class="n">speed_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LC_VOLTAGE_TIMER_SEL_MASK</span><span class="p">;</span>
		<span class="n">speed_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LC_FORCE_DIS_HW_SPEED_CHANGE</span><span class="p">;</span>
		<span class="n">speed_cntl</span> <span class="o">|=</span> <span class="n">LC_FORCE_EN_HW_SPEED_CHANGE</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">,</span> <span class="n">speed_cntl</span><span class="p">);</span>

		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="mh">0x541c</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x541c</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="mh">0x8</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MM_CFGREGS_CNTL</span><span class="p">,</span> <span class="n">MM_WR_TO_CFG_EN</span><span class="p">);</span>
		<span class="n">link_cntl2</span> <span class="o">=</span> <span class="n">RREG16</span><span class="p">(</span><span class="mh">0x4088</span><span class="p">);</span>
		<span class="n">link_cntl2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TARGET_LINK_SPEED_MASK</span><span class="p">;</span>
		<span class="n">link_cntl2</span> <span class="o">|=</span> <span class="mh">0x2</span><span class="p">;</span>
		<span class="n">WREG16</span><span class="p">(</span><span class="mh">0x4088</span><span class="p">,</span> <span class="n">link_cntl2</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MM_CFGREGS_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV670</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV620</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV635</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">training_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_TRAINING_CNTL</span><span class="p">);</span>
			<span class="n">training_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LC_POINT_7_PLUS_EN</span><span class="p">;</span>
			<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_TRAINING_CNTL</span><span class="p">,</span> <span class="n">training_cntl</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">speed_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">);</span>
			<span class="n">speed_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LC_TARGET_LINK_SPEED_OVERRIDE_EN</span><span class="p">;</span>
			<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">,</span> <span class="n">speed_cntl</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">speed_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">);</span>
		<span class="n">speed_cntl</span> <span class="o">|=</span> <span class="n">LC_GEN2_EN_STRAP</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">,</span> <span class="n">speed_cntl</span><span class="p">);</span>

	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">);</span>
		<span class="cm">/* XXX: only disable it if gen1 bridge vendor == 0x111d or 0x1106 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span>
			<span class="n">link_width_cntl</span> <span class="o">|=</span> <span class="n">LC_UPCONFIGURE_DIS</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">link_width_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LC_UPCONFIGURE_DIS</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">,</span> <span class="n">link_width_cntl</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
