<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="239" />
   <irq preferredWidth="34" />
   <name preferredWidth="198" />
   <inputclock preferredWidth="165" />
   <description preferredWidth="272" />
   <export preferredWidth="175" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="428" />
   <clocksource preferredWidth="427" />
   <frequency preferredWidth="422" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project" />
 <window width="1589" height="999" x="24" y="21" />
 <hdlexample language="VERILOG" />
 <generation testbench_system="STANDARD" />
</preferences>
