\hypertarget{union__hw__enet__gaur}{}\section{\+\_\+hw\+\_\+enet\+\_\+gaur Union Reference}
\label{union__hw__enet__gaur}\index{\+\_\+hw\+\_\+enet\+\_\+gaur@{\+\_\+hw\+\_\+enet\+\_\+gaur}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+G\+A\+UR -\/ Descriptor Group Upper Address Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__gaur_1_1__hw__enet__gaur__bitfields}{\+\_\+hw\+\_\+enet\+\_\+gaur\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__gaur_ab7a712705f07cb24f3b5126666ce749b}{}\label{union__hw__enet__gaur_ab7a712705f07cb24f3b5126666ce749b}

\item 
struct \hyperlink{struct__hw__enet__gaur_1_1__hw__enet__gaur__bitfields}{\+\_\+hw\+\_\+enet\+\_\+gaur\+::\+\_\+hw\+\_\+enet\+\_\+gaur\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__gaur_a5436282a7563378d4126efee48d641bb}{}\label{union__hw__enet__gaur_a5436282a7563378d4126efee48d641bb}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+G\+A\+UR -\/ Descriptor Group Upper Address Register (RW) 

Reset value\+: 0x00000000U

G\+A\+UR contains the upper 32 bits of the 64-\/bit hash table used in the address recognition process for receive frames with a multicast address. You must initialize this register. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
