After tick 0: 
  Mem: addr=0xffffffff, wdata=0x0, rdata=0x3
  Reg: (all 0)
  Fetch head=0x0 insn=0x3
  Control: src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x3
After tick 1: 
  Mem: addr=0x0, wdata=0x0, rdata=0x10b
  Reg: (all 0)
  Fetch head=0x1 insn=0x10b
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x3
After tick 2: 
  Mem: addr=0x1, wdata=0x0, rdata=0x0
  Reg: (all 0)
  Fetch head=0x2 insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x10b
After tick 3: 
  Mem: addr=0x2, wdata=0x0, rdata=0x0
  Reg: (all 0)
  Fetch head=0x10 insn=0x0
  Control: +STALL:3 +mem-read src1=0 src2=0 dest=0 imm1=0x10 imm2=0x0
  Decode in=0x0
After tick 4: 
  Mem: addr=0x10, wdata=0x0, rdata=0x403
  Reg: (all 0)
  Fetch head=0x11 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x0
After tick 5: 
  Mem: addr=0x11, wdata=0x0, rdata=0x403
  Reg: (all 0)
  Fetch head=0x12 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 6: 
  Mem: addr=0x12, wdata=0x0, rdata=0x2021
  Reg: (all 0)
  Fetch head=0x13 insn=0x2021
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 7: 
  Mem: addr=0x13, wdata=0x0, rdata=0x402013
  Reg: (all 0)
  Fetch head=0x14 insn=0x402013
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x2021
After tick 8: 
  Mem: addr=0x4, wdata=0x0, rdata=0xb
  Reg: r2=0xb; (others 0)
  Fetch head=0x14 insn=0x402013
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 +fetch-stall imm1=0x4 imm2=0x0
  Decode in=0x402013
After tick 9: 
  Mem: addr=0x14, wdata=0x0, rdata=0x1408
  Reg: r1=0x5; r2=0xb; (others 0)
  Fetch head=0x15 insn=0x1408
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x4 imm2=0x1
  Decode in=0x402013
After tick 10: 
  Mem: addr=0x15, wdata=0x0, rdata=0x8c0c
  Reg: r1=0x5; r2=0xb; (others 0)
  Fetch head=0x16 insn=0x8c0c
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x4 imm2=0x1
  Decode in=0x1408
After tick 11: 
  Mem: addr=0x16, wdata=0x0, rdata=0x403
  Reg: r1=0x5; r2=0xb; (others 0)
  Fetch head=0x17 insn=0x403
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x8c0c
After tick 12: 
  Mem: addr=0x17, wdata=0x0, rdata=0x403
  Reg: r1=0x5; r2=0xb; (others 0)
  Fetch head=0x18 insn=0x403
  Control: +mem-read src1=0 src2=0 dest=0 +jif imm1=0x23 imm2=0x0
  Decode in=0x403
After tick 13: 
  Mem: addr=0x18, wdata=0x0, rdata=0xc01
  Reg: r1=0x5; r2=0xb; (others 0)
  Fetch head=0x19 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 14: 
  Mem: addr=0x19, wdata=0x0, rdata=0x7e3
  Reg: r1=0x5; r2=0xb; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 15: 
  Mem: addr=0x5, wdata=0x0, rdata=0x48
  Reg: r0=0x48; r1=0x5; r2=0xb; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 16: 
  Mem: addr=0x1a, wdata=0x48, rdata=0x1bf3
  Reg: r0=0x48; r1=0x5; r2=0xb; r62=0x48; (others 0)
  Fetch head=0x1b insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 17: 
  Mem: addr=0x1b, wdata=0x48, rdata=0x403
  Reg: r0=0x48; r1=0x5; r2=0xb; r62=0x48; (others 0)
  Fetch head=0x1c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 18: 
  Mem: addr=0x1c, wdata=0x48, rdata=0x403
  Reg: r0=0x48; r1=0x5; r2=0xb; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x1d insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 19: 
  Mem: addr=0x1d, wdata=0x48, rdata=0x1ffe2
  Reg: r0=0x48; r1=0x5; r2=0xb; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x1e insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 20: 
  Mem: addr=0x1e, wdata=0x48, rdata=0x400c03
  Reg: r0=0x48; r1=0x5; r2=0xb; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 21: 
  Mem: addr=0x3, wdata=0x48, rdata=0x400c03
  Reg: r0=0x48; r1=0x5; r2=0xb; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 22: 
  Mem: addr=0x1f, wdata=0x48, rdata=0x413
  Reg: r0=0x6; r1=0x5; r2=0xb; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x20 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 23: 
  Mem: addr=0x20, wdata=0x6, rdata=0x401404
  Reg: r0=0x6; r1=0x5; r2=0xb; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x21 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 24: 
  Mem: addr=0x21, wdata=0x6, rdata=0x423
  Reg: r0=0x6; r1=0x6; r2=0xb; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x22 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 25: 
  Mem: addr=0x22, wdata=0x6, rdata=0x582c
  Reg: r0=0xa; r1=0x6; r2=0xb; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x23 insn=0x582c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 26: 
  Mem: addr=0x23, wdata=0xa, rdata=0x0
  Reg: r0=0xa; r1=0x6; r2=0xa; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x24 insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x582c
After tick 27: 
  Mem: addr=0x24, wdata=0xa, rdata=0xbadf00d
  Reg: r0=0xa; r1=0x6; r2=0xa; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x16 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x16 imm2=0x0
  Decode in=0x0
After tick 28: 
  Mem: addr=0x16, wdata=0xa, rdata=0x403
  Reg: r0=0xa; r1=0x6; r2=0xa; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x17 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 29: 
  Mem: addr=0x17, wdata=0x0, rdata=0x403
  Reg: r0=0xa; r1=0x6; r2=0xa; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x18 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 30: 
  Mem: addr=0x18, wdata=0xa, rdata=0xc01
  Reg: r0=0xa; r1=0x6; r2=0xa; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x19 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 31: 
  Mem: addr=0x19, wdata=0xa, rdata=0x7e3
  Reg: r0=0xa; r1=0x6; r2=0xa; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 32: 
  Mem: addr=0x6, wdata=0xa, rdata=0x65
  Reg: r0=0x65; r1=0x6; r2=0xa; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 33: 
  Mem: addr=0x1a, wdata=0x65, rdata=0x1bf3
  Reg: r0=0x65; r1=0x6; r2=0xa; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x1b insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 34: 
  Mem: addr=0x1b, wdata=0x65, rdata=0x403
  Reg: r0=0x65; r1=0x6; r2=0xa; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x1c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 35: 
  Mem: addr=0x1c, wdata=0x65, rdata=0x403
  Reg: r0=0x65; r1=0x6; r2=0xa; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x1d insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 36: 
  Mem: addr=0x1d, wdata=0x65, rdata=0x1ffe2
  Reg: r0=0x65; r1=0x6; r2=0xa; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x1e insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 37: 
  Mem: addr=0x1e, wdata=0x65, rdata=0x400c03
  Reg: r0=0x65; r1=0x6; r2=0xa; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 38: 
  Mem: addr=0x3, wdata=0x65, rdata=0x400c03
  Reg: r0=0x65; r1=0x6; r2=0xa; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 39: 
  Mem: addr=0x1f, wdata=0x65, rdata=0x413
  Reg: r0=0x7; r1=0x6; r2=0xa; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x20 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 40: 
  Mem: addr=0x20, wdata=0x7, rdata=0x401404
  Reg: r0=0x7; r1=0x6; r2=0xa; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x21 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 41: 
  Mem: addr=0x21, wdata=0x7, rdata=0x423
  Reg: r0=0x7; r1=0x7; r2=0xa; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x22 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 42: 
  Mem: addr=0x22, wdata=0x7, rdata=0x582c
  Reg: r0=0x9; r1=0x7; r2=0xa; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x23 insn=0x582c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 43: 
  Mem: addr=0x23, wdata=0x9, rdata=0x0
  Reg: r0=0x9; r1=0x7; r2=0x9; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x24 insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x582c
After tick 44: 
  Mem: addr=0x24, wdata=0x9, rdata=0xbadf00d
  Reg: r0=0x9; r1=0x7; r2=0x9; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x16 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x16 imm2=0x0
  Decode in=0x0
After tick 45: 
  Mem: addr=0x16, wdata=0x9, rdata=0x403
  Reg: r0=0x9; r1=0x7; r2=0x9; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x17 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 46: 
  Mem: addr=0x17, wdata=0x0, rdata=0x403
  Reg: r0=0x9; r1=0x7; r2=0x9; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x18 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 47: 
  Mem: addr=0x18, wdata=0x9, rdata=0xc01
  Reg: r0=0x9; r1=0x7; r2=0x9; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x19 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 48: 
  Mem: addr=0x19, wdata=0x9, rdata=0x7e3
  Reg: r0=0x9; r1=0x7; r2=0x9; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 49: 
  Mem: addr=0x7, wdata=0x9, rdata=0x6c
  Reg: r0=0x6c; r1=0x7; r2=0x9; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 50: 
  Mem: addr=0x1a, wdata=0x6c, rdata=0x1bf3
  Reg: r0=0x6c; r1=0x7; r2=0x9; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1b insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 51: 
  Mem: addr=0x1b, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0x7; r2=0x9; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 52: 
  Mem: addr=0x1c, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0x7; r2=0x9; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1d insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 53: 
  Mem: addr=0x1d, wdata=0x6c, rdata=0x1ffe2
  Reg: r0=0x6c; r1=0x7; r2=0x9; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1e insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 54: 
  Mem: addr=0x1e, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0x7; r2=0x9; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 55: 
  Mem: addr=0x3, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0x7; r2=0x9; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 56: 
  Mem: addr=0x1f, wdata=0x6c, rdata=0x413
  Reg: r0=0x8; r1=0x7; r2=0x9; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x20 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 57: 
  Mem: addr=0x20, wdata=0x8, rdata=0x401404
  Reg: r0=0x8; r1=0x7; r2=0x9; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x21 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 58: 
  Mem: addr=0x21, wdata=0x8, rdata=0x423
  Reg: r0=0x8; r1=0x8; r2=0x9; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x22 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 59: 
  Mem: addr=0x22, wdata=0x8, rdata=0x582c
  Reg: r0=0x8; r1=0x8; r2=0x9; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x23 insn=0x582c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 60: 
  Mem: addr=0x23, wdata=0x8, rdata=0x0
  Reg: r0=0x8; r1=0x8; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x24 insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x582c
After tick 61: 
  Mem: addr=0x24, wdata=0x8, rdata=0xbadf00d
  Reg: r0=0x8; r1=0x8; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x16 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x16 imm2=0x0
  Decode in=0x0
After tick 62: 
  Mem: addr=0x16, wdata=0x8, rdata=0x403
  Reg: r0=0x8; r1=0x8; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x17 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 63: 
  Mem: addr=0x17, wdata=0x0, rdata=0x403
  Reg: r0=0x8; r1=0x8; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x18 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 64: 
  Mem: addr=0x18, wdata=0x8, rdata=0xc01
  Reg: r0=0x8; r1=0x8; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x19 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 65: 
  Mem: addr=0x19, wdata=0x8, rdata=0x7e3
  Reg: r0=0x8; r1=0x8; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 66: 
  Mem: addr=0x8, wdata=0x8, rdata=0x6c
  Reg: r0=0x6c; r1=0x8; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 67: 
  Mem: addr=0x1a, wdata=0x6c, rdata=0x1bf3
  Reg: r0=0x6c; r1=0x8; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1b insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 68: 
  Mem: addr=0x1b, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0x8; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 69: 
  Mem: addr=0x1c, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0x8; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1d insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 70: 
  Mem: addr=0x1d, wdata=0x6c, rdata=0x1ffe2
  Reg: r0=0x6c; r1=0x8; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1e insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 71: 
  Mem: addr=0x1e, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0x8; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 72: 
  Mem: addr=0x3, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0x8; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 73: 
  Mem: addr=0x1f, wdata=0x6c, rdata=0x413
  Reg: r0=0x9; r1=0x8; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x20 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 74: 
  Mem: addr=0x20, wdata=0x9, rdata=0x401404
  Reg: r0=0x9; r1=0x8; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x21 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 75: 
  Mem: addr=0x21, wdata=0x9, rdata=0x423
  Reg: r0=0x9; r1=0x9; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x22 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 76: 
  Mem: addr=0x22, wdata=0x9, rdata=0x582c
  Reg: r0=0x7; r1=0x9; r2=0x8; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x23 insn=0x582c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 77: 
  Mem: addr=0x23, wdata=0x7, rdata=0x0
  Reg: r0=0x7; r1=0x9; r2=0x7; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x24 insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x582c
After tick 78: 
  Mem: addr=0x24, wdata=0x7, rdata=0xbadf00d
  Reg: r0=0x7; r1=0x9; r2=0x7; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x16 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x16 imm2=0x0
  Decode in=0x0
After tick 79: 
  Mem: addr=0x16, wdata=0x7, rdata=0x403
  Reg: r0=0x7; r1=0x9; r2=0x7; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x17 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 80: 
  Mem: addr=0x17, wdata=0x0, rdata=0x403
  Reg: r0=0x7; r1=0x9; r2=0x7; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x18 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 81: 
  Mem: addr=0x18, wdata=0x7, rdata=0xc01
  Reg: r0=0x7; r1=0x9; r2=0x7; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x19 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 82: 
  Mem: addr=0x19, wdata=0x7, rdata=0x7e3
  Reg: r0=0x7; r1=0x9; r2=0x7; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 83: 
  Mem: addr=0x9, wdata=0x7, rdata=0x6f
  Reg: r0=0x6f; r1=0x9; r2=0x7; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 84: 
  Mem: addr=0x1a, wdata=0x6f, rdata=0x1bf3
  Reg: r0=0x6f; r1=0x9; r2=0x7; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1b insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 85: 
  Mem: addr=0x1b, wdata=0x6f, rdata=0x403
  Reg: r0=0x6f; r1=0x9; r2=0x7; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 86: 
  Mem: addr=0x1c, wdata=0x6f, rdata=0x403
  Reg: r0=0x6f; r1=0x9; r2=0x7; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1d insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 87: 
  Mem: addr=0x1d, wdata=0x6f, rdata=0x1ffe2
  Reg: r0=0x6f; r1=0x9; r2=0x7; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1e insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 88: 
  Mem: addr=0x1e, wdata=0x6f, rdata=0x400c03
  Reg: r0=0x6f; r1=0x9; r2=0x7; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 89: 
  Mem: addr=0x3, wdata=0x6f, rdata=0x400c03
  Reg: r0=0x6f; r1=0x9; r2=0x7; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 90: 
  Mem: addr=0x1f, wdata=0x6f, rdata=0x413
  Reg: r0=0xa; r1=0x9; r2=0x7; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x20 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 91: 
  Mem: addr=0x20, wdata=0xa, rdata=0x401404
  Reg: r0=0xa; r1=0x9; r2=0x7; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x21 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 92: 
  Mem: addr=0x21, wdata=0xa, rdata=0x423
  Reg: r0=0xa; r1=0xa; r2=0x7; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x22 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 93: 
  Mem: addr=0x22, wdata=0xa, rdata=0x582c
  Reg: r0=0x6; r1=0xa; r2=0x7; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x23 insn=0x582c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 94: 
  Mem: addr=0x23, wdata=0x6, rdata=0x0
  Reg: r0=0x6; r1=0xa; r2=0x6; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x24 insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x582c
After tick 95: 
  Mem: addr=0x24, wdata=0x6, rdata=0xbadf00d
  Reg: r0=0x6; r1=0xa; r2=0x6; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x16 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x16 imm2=0x0
  Decode in=0x0
After tick 96: 
  Mem: addr=0x16, wdata=0x6, rdata=0x403
  Reg: r0=0x6; r1=0xa; r2=0x6; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x17 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 97: 
  Mem: addr=0x17, wdata=0x0, rdata=0x403
  Reg: r0=0x6; r1=0xa; r2=0x6; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x18 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 98: 
  Mem: addr=0x18, wdata=0x6, rdata=0xc01
  Reg: r0=0x6; r1=0xa; r2=0x6; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x19 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 99: 
  Mem: addr=0x19, wdata=0x6, rdata=0x7e3
  Reg: r0=0x6; r1=0xa; r2=0x6; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 100: 
  Mem: addr=0xa, wdata=0x6, rdata=0x20
  Reg: r0=0x20; r1=0xa; r2=0x6; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 101: 
  Mem: addr=0x1a, wdata=0x20, rdata=0x1bf3
  Reg: r0=0x20; r1=0xa; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x1b insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 102: 
  Mem: addr=0x1b, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0xa; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x1c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 103: 
  Mem: addr=0x1c, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0xa; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x1d insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 104: 
  Mem: addr=0x1d, wdata=0x20, rdata=0x1ffe2
  Reg: r0=0x20; r1=0xa; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x1e insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 105: 
  Mem: addr=0x1e, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0xa; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 106: 
  Mem: addr=0x3, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0xa; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 107: 
  Mem: addr=0x1f, wdata=0x20, rdata=0x413
  Reg: r0=0xb; r1=0xa; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x20 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 108: 
  Mem: addr=0x20, wdata=0xb, rdata=0x401404
  Reg: r0=0xb; r1=0xa; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x21 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 109: 
  Mem: addr=0x21, wdata=0xb, rdata=0x423
  Reg: r0=0xb; r1=0xb; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x22 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 110: 
  Mem: addr=0x22, wdata=0xb, rdata=0x582c
  Reg: r0=0x5; r1=0xb; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x23 insn=0x582c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 111: 
  Mem: addr=0x23, wdata=0x5, rdata=0x0
  Reg: r0=0x5; r1=0xb; r2=0x5; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x24 insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x582c
After tick 112: 
  Mem: addr=0x24, wdata=0x5, rdata=0xbadf00d
  Reg: r0=0x5; r1=0xb; r2=0x5; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x16 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x16 imm2=0x0
  Decode in=0x0
After tick 113: 
  Mem: addr=0x16, wdata=0x5, rdata=0x403
  Reg: r0=0x5; r1=0xb; r2=0x5; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x17 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 114: 
  Mem: addr=0x17, wdata=0x0, rdata=0x403
  Reg: r0=0x5; r1=0xb; r2=0x5; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x18 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 115: 
  Mem: addr=0x18, wdata=0x5, rdata=0xc01
  Reg: r0=0x5; r1=0xb; r2=0x5; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x19 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 116: 
  Mem: addr=0x19, wdata=0x5, rdata=0x7e3
  Reg: r0=0x5; r1=0xb; r2=0x5; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 117: 
  Mem: addr=0xb, wdata=0x5, rdata=0x77
  Reg: r0=0x77; r1=0xb; r2=0x5; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 118: 
  Mem: addr=0x1a, wdata=0x77, rdata=0x1bf3
  Reg: r0=0x77; r1=0xb; r2=0x5; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x1b insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 119: 
  Mem: addr=0x1b, wdata=0x77, rdata=0x403
  Reg: r0=0x77; r1=0xb; r2=0x5; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x1c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 120: 
  Mem: addr=0x1c, wdata=0x77, rdata=0x403
  Reg: r0=0x77; r1=0xb; r2=0x5; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x1d insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 121: 
  Mem: addr=0x1d, wdata=0x77, rdata=0x1ffe2
  Reg: r0=0x77; r1=0xb; r2=0x5; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x1e insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 122: 
  Mem: addr=0x1e, wdata=0x77, rdata=0x400c03
  Reg: r0=0x77; r1=0xb; r2=0x5; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 123: 
  Mem: addr=0x3, wdata=0x77, rdata=0x400c03
  Reg: r0=0x77; r1=0xb; r2=0x5; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 124: 
  Mem: addr=0x1f, wdata=0x77, rdata=0x413
  Reg: r0=0xc; r1=0xb; r2=0x5; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x20 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 125: 
  Mem: addr=0x20, wdata=0xc, rdata=0x401404
  Reg: r0=0xc; r1=0xb; r2=0x5; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x21 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 126: 
  Mem: addr=0x21, wdata=0xc, rdata=0x423
  Reg: r0=0xc; r1=0xc; r2=0x5; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x22 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 127: 
  Mem: addr=0x22, wdata=0xc, rdata=0x582c
  Reg: r0=0x4; r1=0xc; r2=0x5; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x23 insn=0x582c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 128: 
  Mem: addr=0x23, wdata=0x4, rdata=0x0
  Reg: r0=0x4; r1=0xc; r2=0x4; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x24 insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x582c
After tick 129: 
  Mem: addr=0x24, wdata=0x4, rdata=0xbadf00d
  Reg: r0=0x4; r1=0xc; r2=0x4; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x16 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x16 imm2=0x0
  Decode in=0x0
After tick 130: 
  Mem: addr=0x16, wdata=0x4, rdata=0x403
  Reg: r0=0x4; r1=0xc; r2=0x4; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x17 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 131: 
  Mem: addr=0x17, wdata=0x0, rdata=0x403
  Reg: r0=0x4; r1=0xc; r2=0x4; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x18 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 132: 
  Mem: addr=0x18, wdata=0x4, rdata=0xc01
  Reg: r0=0x4; r1=0xc; r2=0x4; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x19 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 133: 
  Mem: addr=0x19, wdata=0x4, rdata=0x7e3
  Reg: r0=0x4; r1=0xc; r2=0x4; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 134: 
  Mem: addr=0xc, wdata=0x4, rdata=0x6f
  Reg: r0=0x6f; r1=0xc; r2=0x4; r62=0x77; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 135: 
  Mem: addr=0x1a, wdata=0x6f, rdata=0x1bf3
  Reg: r0=0x6f; r1=0xc; r2=0x4; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1b insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 136: 
  Mem: addr=0x1b, wdata=0x6f, rdata=0x403
  Reg: r0=0x6f; r1=0xc; r2=0x4; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 137: 
  Mem: addr=0x1c, wdata=0x6f, rdata=0x403
  Reg: r0=0x6f; r1=0xc; r2=0x4; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1d insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 138: 
  Mem: addr=0x1d, wdata=0x6f, rdata=0x1ffe2
  Reg: r0=0x6f; r1=0xc; r2=0x4; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1e insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 139: 
  Mem: addr=0x1e, wdata=0x6f, rdata=0x400c03
  Reg: r0=0x6f; r1=0xc; r2=0x4; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 140: 
  Mem: addr=0x3, wdata=0x6f, rdata=0x400c03
  Reg: r0=0x6f; r1=0xc; r2=0x4; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 141: 
  Mem: addr=0x1f, wdata=0x6f, rdata=0x413
  Reg: r0=0xd; r1=0xc; r2=0x4; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x20 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 142: 
  Mem: addr=0x20, wdata=0xd, rdata=0x401404
  Reg: r0=0xd; r1=0xc; r2=0x4; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x21 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 143: 
  Mem: addr=0x21, wdata=0xd, rdata=0x423
  Reg: r0=0xd; r1=0xd; r2=0x4; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x22 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 144: 
  Mem: addr=0x22, wdata=0xd, rdata=0x582c
  Reg: r0=0x3; r1=0xd; r2=0x4; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x23 insn=0x582c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 145: 
  Mem: addr=0x23, wdata=0x3, rdata=0x0
  Reg: r0=0x3; r1=0xd; r2=0x3; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x24 insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x582c
After tick 146: 
  Mem: addr=0x24, wdata=0x3, rdata=0xbadf00d
  Reg: r0=0x3; r1=0xd; r2=0x3; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x16 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x16 imm2=0x0
  Decode in=0x0
After tick 147: 
  Mem: addr=0x16, wdata=0x3, rdata=0x403
  Reg: r0=0x3; r1=0xd; r2=0x3; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x17 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 148: 
  Mem: addr=0x17, wdata=0x0, rdata=0x403
  Reg: r0=0x3; r1=0xd; r2=0x3; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x18 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 149: 
  Mem: addr=0x18, wdata=0x3, rdata=0xc01
  Reg: r0=0x3; r1=0xd; r2=0x3; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x19 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 150: 
  Mem: addr=0x19, wdata=0x3, rdata=0x7e3
  Reg: r0=0x3; r1=0xd; r2=0x3; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 151: 
  Mem: addr=0xd, wdata=0x3, rdata=0x72
  Reg: r0=0x72; r1=0xd; r2=0x3; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 152: 
  Mem: addr=0x1a, wdata=0x72, rdata=0x1bf3
  Reg: r0=0x72; r1=0xd; r2=0x3; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x1b insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 153: 
  Mem: addr=0x1b, wdata=0x72, rdata=0x403
  Reg: r0=0x72; r1=0xd; r2=0x3; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x1c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 154: 
  Mem: addr=0x1c, wdata=0x72, rdata=0x403
  Reg: r0=0x72; r1=0xd; r2=0x3; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x1d insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 155: 
  Mem: addr=0x1d, wdata=0x72, rdata=0x1ffe2
  Reg: r0=0x72; r1=0xd; r2=0x3; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x1e insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 156: 
  Mem: addr=0x1e, wdata=0x72, rdata=0x400c03
  Reg: r0=0x72; r1=0xd; r2=0x3; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 157: 
  Mem: addr=0x3, wdata=0x72, rdata=0x400c03
  Reg: r0=0x72; r1=0xd; r2=0x3; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 158: 
  Mem: addr=0x1f, wdata=0x72, rdata=0x413
  Reg: r0=0xe; r1=0xd; r2=0x3; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x20 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 159: 
  Mem: addr=0x20, wdata=0xe, rdata=0x401404
  Reg: r0=0xe; r1=0xd; r2=0x3; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x21 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 160: 
  Mem: addr=0x21, wdata=0xe, rdata=0x423
  Reg: r0=0xe; r1=0xe; r2=0x3; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x22 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 161: 
  Mem: addr=0x22, wdata=0xe, rdata=0x582c
  Reg: r0=0x2; r1=0xe; r2=0x3; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x23 insn=0x582c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 162: 
  Mem: addr=0x23, wdata=0x2, rdata=0x0
  Reg: r0=0x2; r1=0xe; r2=0x2; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x24 insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x582c
After tick 163: 
  Mem: addr=0x24, wdata=0x2, rdata=0xbadf00d
  Reg: r0=0x2; r1=0xe; r2=0x2; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x16 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x16 imm2=0x0
  Decode in=0x0
After tick 164: 
  Mem: addr=0x16, wdata=0x2, rdata=0x403
  Reg: r0=0x2; r1=0xe; r2=0x2; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x17 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 165: 
  Mem: addr=0x17, wdata=0x0, rdata=0x403
  Reg: r0=0x2; r1=0xe; r2=0x2; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x18 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 166: 
  Mem: addr=0x18, wdata=0x2, rdata=0xc01
  Reg: r0=0x2; r1=0xe; r2=0x2; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x19 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 167: 
  Mem: addr=0x19, wdata=0x2, rdata=0x7e3
  Reg: r0=0x2; r1=0xe; r2=0x2; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 168: 
  Mem: addr=0xe, wdata=0x2, rdata=0x6c
  Reg: r0=0x6c; r1=0xe; r2=0x2; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 169: 
  Mem: addr=0x1a, wdata=0x6c, rdata=0x1bf3
  Reg: r0=0x6c; r1=0xe; r2=0x2; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1b insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 170: 
  Mem: addr=0x1b, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0xe; r2=0x2; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 171: 
  Mem: addr=0x1c, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0xe; r2=0x2; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1d insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 172: 
  Mem: addr=0x1d, wdata=0x6c, rdata=0x1ffe2
  Reg: r0=0x6c; r1=0xe; r2=0x2; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1e insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 173: 
  Mem: addr=0x1e, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0xe; r2=0x2; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 174: 
  Mem: addr=0x3, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0xe; r2=0x2; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 175: 
  Mem: addr=0x1f, wdata=0x6c, rdata=0x413
  Reg: r0=0xf; r1=0xe; r2=0x2; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x20 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 176: 
  Mem: addr=0x20, wdata=0xf, rdata=0x401404
  Reg: r0=0xf; r1=0xe; r2=0x2; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x21 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 177: 
  Mem: addr=0x21, wdata=0xf, rdata=0x423
  Reg: r0=0xf; r1=0xf; r2=0x2; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x22 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 178: 
  Mem: addr=0x22, wdata=0xf, rdata=0x582c
  Reg: r0=0x1; r1=0xf; r2=0x2; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x23 insn=0x582c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 179: 
  Mem: addr=0x23, wdata=0x1, rdata=0x0
  Reg: r0=0x1; r1=0xf; r2=0x1; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x24 insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x582c
After tick 180: 
  Mem: addr=0x24, wdata=0x1, rdata=0xbadf00d
  Reg: r0=0x1; r1=0xf; r2=0x1; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x16 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x16 imm2=0x0
  Decode in=0x0
After tick 181: 
  Mem: addr=0x16, wdata=0x1, rdata=0x403
  Reg: r0=0x1; r1=0xf; r2=0x1; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x17 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 182: 
  Mem: addr=0x17, wdata=0x0, rdata=0x403
  Reg: r0=0x1; r1=0xf; r2=0x1; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x18 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 183: 
  Mem: addr=0x18, wdata=0x1, rdata=0xc01
  Reg: r0=0x1; r1=0xf; r2=0x1; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x19 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 184: 
  Mem: addr=0x19, wdata=0x1, rdata=0x7e3
  Reg: r0=0x1; r1=0xf; r2=0x1; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 185: 
  Mem: addr=0xf, wdata=0x1, rdata=0x64
  Reg: r0=0x64; r1=0xf; r2=0x1; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x1a insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 186: 
  Mem: addr=0x1a, wdata=0x64, rdata=0x1bf3
  Reg: r0=0x64; r1=0xf; r2=0x1; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x1b insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 187: 
  Mem: addr=0x1b, wdata=0x64, rdata=0x403
  Reg: r0=0x64; r1=0xf; r2=0x1; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x1c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 188: 
  Mem: addr=0x1c, wdata=0x64, rdata=0x403
  Reg: r0=0x64; r1=0xf; r2=0x1; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x1d insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 189: 
  Mem: addr=0x1d, wdata=0x64, rdata=0x1ffe2
  Reg: r0=0x64; r1=0xf; r2=0x1; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x1e insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 190: 
  Mem: addr=0x1e, wdata=0x64, rdata=0x400c03
  Reg: r0=0x64; r1=0xf; r2=0x1; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 191: 
  Mem: addr=0x3, wdata=0x64, rdata=0x400c03
  Reg: r0=0x64; r1=0xf; r2=0x1; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x1f insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 192: 
  Mem: addr=0x1f, wdata=0x64, rdata=0x413
  Reg: r0=0x10; r1=0xf; r2=0x1; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x20 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 193: 
  Mem: addr=0x20, wdata=0x10, rdata=0x401404
  Reg: r0=0x10; r1=0xf; r2=0x1; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x21 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 194: 
  Mem: addr=0x21, wdata=0x10, rdata=0x423
  Reg: r0=0x10; r1=0x10; r2=0x1; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x22 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 195: 
  Mem: addr=0x22, wdata=0x10, rdata=0x582c
  Reg: r1=0x10; r2=0x1; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x23 insn=0x582c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 196: 
  Mem: addr=0x23, wdata=0x0, rdata=0x0
  Reg: r1=0x10; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x24 insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x582c
After tick 197: 
  Mem: addr=0x24, wdata=0x0, rdata=0xbadf00d
  Reg: r1=0x10; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x25 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x16 imm2=0x0
  Decode in=0x0
Ticked: 198, stalled: 23
