typedef char __nv_bool;
# 2763 "/opt/apps/cuda/11.4/bin/../targets/x86_64-linux/include/driver_types.h"
struct CUstream_st;
# 209 "/opt/apps/gcc/9.4.0/lib/gcc/x86_64-pc-linux-gnu/9.4.0/include/stddef.h" 3
typedef unsigned long size_t;
#include "crt/device_runtime.h"
# 258 "/opt/apps/gcc/9.4.0/include/c++/9.4.0/x86_64-pc-linux-gnu/bits/c++config.h" 3
typedef unsigned long _ZSt6size_t;
# 202 "/opt/apps/cuda/11.4/bin/../targets/x86_64-linux/include/cuda_device_runtime_api.h"
___device__(extern  __no_sc__) void *cudaGetParameterBufferV2(void *, struct dim3, struct dim3, unsigned);
# 223 "/opt/apps/cuda/11.4/bin/../targets/x86_64-linux/include/cuda_device_runtime_api.h"
___device__(extern  __no_sc__) enum cudaError cudaLaunchDeviceV2(void *, struct CUstream_st *);
#if !defined(__CUDABE__)
# 167 "/opt/apps/cuda/11.4/bin/../targets/x86_64-linux/include/crt/device_functions.h"
 __device_builtin__ ___device__(extern  __no_sc__) void __syncthreads(void);
#endif
# 7 "kernel1.cu"
__global__ __var_used__ extern void _Z14nw_gpu1_kernelPhS_Pijj(unsigned char *, unsigned char *, int *, unsigned, unsigned);
# 64 "kernel1.cu"
__global__ __var_used__ extern void _Z7nw_gpu1PhS_Pij(unsigned char *, unsigned char *, int *, unsigned);
# 423 "/opt/apps/cuda/11.4/bin/../targets/x86_64-linux/include/vector_types.h"
___device__(extern  __no_sc__) __inline__ void _ZN4dim3C1Ejjj(struct dim3 *const, unsigned, unsigned, unsigned);
___device__(extern  __no_sc__) __inline__ void _ZN4dim3C2Ejjj(struct dim3 *const, unsigned, unsigned, unsigned);
# 9 "kernel1.cu"
static  __shared__  __var_used__ unsigned _ZZ14nw_gpu1_kernelPhS_PijjE8q_offset;
# 10 "kernel1.cu"
static  __shared__  __var_used__ unsigned _ZZ14nw_gpu1_kernelPhS_PijjE8r_offset;
# 11 "kernel1.cu"
static  __shared__  __var_used__ unsigned _ZZ14nw_gpu1_kernelPhS_PijjE10loop_limit;
#include "common_functions.h"
#if !defined(__CUDABE__)
#endif
# 7 "kernel1.cu"
__global__ __var_used__ void _Z14nw_gpu1_kernelPhS_Pijj(
# 7 "kernel1.cu"
unsigned char *reference_d, 
# 7 "kernel1.cu"
unsigned char *query_d, 
# 7 "kernel1.cu"
int *matrix_d, 
# 7 "kernel1.cu"
unsigned N, 
# 7 "kernel1.cu"
unsigned round){
# 7 "kernel1.cu"
{
# 13 "kernel1.cu"
if ((threadIdx.x) == 0U)
# 13 "kernel1.cu"
{
# 15 "kernel1.cu"
if (round == 1U)
# 15 "kernel1.cu"
{
# 16 "kernel1.cu"
_ZZ14nw_gpu1_kernelPhS_PijjE8q_offset = (32U * (blockIdx.x));
# 17 "kernel1.cu"
_ZZ14nw_gpu1_kernelPhS_PijjE8r_offset = (32U * (((gridDim.x) - 1U) - (blockIdx.x)));
# 18 "kernel1.cu"
} else  {
# 19 "kernel1.cu"
if (round == 2U)
# 19 "kernel1.cu"
{
# 20 "kernel1.cu"
_ZZ14nw_gpu1_kernelPhS_PijjE8q_offset = (32U * (((((N + 32U) - 1U) / 32U) - (gridDim.x)) + (blockIdx.x)));
# 21 "kernel1.cu"
_ZZ14nw_gpu1_kernelPhS_PijjE8r_offset = (32U * (((((N + 32U) - 1U) / 32U) - (blockIdx.x)) - 1U));
# 22 "kernel1.cu"
} }
# 25 "kernel1.cu"
_ZZ14nw_gpu1_kernelPhS_PijjE10loop_limit = (((((N - _ZZ14nw_gpu1_kernelPhS_PijjE8q_offset) > 32U) && ((N - _ZZ14nw_gpu1_kernelPhS_PijjE8r_offset) > 32U)) || ((N % 32U) == 0U)) ? 64U : ((((N - _ZZ14nw_gpu1_kernelPhS_PijjE8q_offset) < 32U) && ((N - _ZZ14nw_gpu1_kernelPhS_PijjE8r_offset) < 32U)) ? (2U * (N % 32U)) : (32U + (N % 32U))));
# 26 "kernel1.cu"
}
# 27 "kernel1.cu"
__syncthreads();
# 29 "kernel1.cu"
{
# 29 "kernel1.cu"
 int i;
# 29 "kernel1.cu"
i = 1;
# 29 "kernel1.cu"
for (; (((unsigned)i) < _ZZ14nw_gpu1_kernelPhS_PijjE10loop_limit); i++)
# 29 "kernel1.cu"
{
# 31 "kernel1.cu"
 int __cuda_local_var_23644_7_non_const_idx;
# 32 "kernel1.cu"
 int __cuda_local_var_23645_7_non_const_q;
# 33 "kernel1.cu"
 int __cuda_local_var_23646_7_non_const_r;
# 31 "kernel1.cu"
__cuda_local_var_23644_7_non_const_idx = ((i < 33) ? i : (64 - i));
# 32 "kernel1.cu"
__cuda_local_var_23645_7_non_const_q = 0;
# 33 "kernel1.cu"
__cuda_local_var_23646_7_non_const_r = 0;
# 34 "kernel1.cu"
if (i < 33)
# 34 "kernel1.cu"
{
# 36 "kernel1.cu"
__cuda_local_var_23645_7_non_const_q = ((int)((threadIdx.x) + _ZZ14nw_gpu1_kernelPhS_PijjE8q_offset));
# 37 "kernel1.cu"
__cuda_local_var_23646_7_non_const_r = ((int)(((((unsigned)__cuda_local_var_23644_7_non_const_idx) - (threadIdx.x)) - 1U) + _ZZ14nw_gpu1_kernelPhS_PijjE8r_offset));
# 38 "kernel1.cu"
}
# 39 "kernel1.cu"
else 
# 39 "kernel1.cu"
{
# 41 "kernel1.cu"
__cuda_local_var_23645_7_non_const_q = ((int)((((unsigned)(32 - __cuda_local_var_23644_7_non_const_idx)) + (threadIdx.x)) + _ZZ14nw_gpu1_kernelPhS_PijjE8q_offset));
# 42 "kernel1.cu"
__cuda_local_var_23646_7_non_const_r = ((int)(((32U - (threadIdx.x)) - 1U) + _ZZ14nw_gpu1_kernelPhS_PijjE8r_offset));
# 43 "kernel1.cu"
}
# 45 "kernel1.cu"
if ((((threadIdx.x) < ((unsigned)__cuda_local_var_23644_7_non_const_idx)) && (((unsigned)__cuda_local_var_23645_7_non_const_q) < N)) && (((unsigned)__cuda_local_var_23646_7_non_const_r) < N))
# 45 "kernel1.cu"
{
# 46 "kernel1.cu"
 int __cuda_local_var_23659_22_non_const_top;
# 47 "kernel1.cu"
 int __cuda_local_var_23660_22_non_const_left;
# 48 "kernel1.cu"
 int __cuda_local_var_23661_22_non_const_topleft;
# 50 "kernel1.cu"
 int __cuda_local_var_23663_22_non_const_insertion;
# 51 "kernel1.cu"
 int __cuda_local_var_23664_22_non_const_deletion;
# 52 "kernel1.cu"
 int __cuda_local_var_23665_22_non_const_match;
# 54 "kernel1.cu"
 int __cuda_local_var_23667_22_non_const_max;
# 46 "kernel1.cu"
__cuda_local_var_23659_22_non_const_top = ((__cuda_local_var_23645_7_non_const_q == 0) ? ((__cuda_local_var_23646_7_non_const_r + 1) * (-1)) : (matrix_d[((((unsigned)(__cuda_local_var_23645_7_non_const_q - 1)) * N) + ((unsigned)__cuda_local_var_23646_7_non_const_r))]));
# 47 "kernel1.cu"
__cuda_local_var_23660_22_non_const_left = ((__cuda_local_var_23646_7_non_const_r == 0) ? ((__cuda_local_var_23645_7_non_const_q + 1) * (-1)) : (matrix_d[((((unsigned)__cuda_local_var_23645_7_non_const_q) * N) + ((unsigned)(__cuda_local_var_23646_7_non_const_r - 1)))]));
# 48 "kernel1.cu"
__cuda_local_var_23661_22_non_const_topleft = ((__cuda_local_var_23645_7_non_const_q == 0) ? (__cuda_local_var_23646_7_non_const_r * (-1)) : ((__cuda_local_var_23646_7_non_const_r == 0) ? (__cuda_local_var_23645_7_non_const_q * (-1)) : (matrix_d[((((unsigned)(__cuda_local_var_23645_7_non_const_q - 1)) * N) + ((unsigned)(__cuda_local_var_23646_7_non_const_r - 1)))])));
# 50 "kernel1.cu"
__cuda_local_var_23663_22_non_const_insertion = (__cuda_local_var_23659_22_non_const_top + (-1));
# 51 "kernel1.cu"
__cuda_local_var_23664_22_non_const_deletion = (__cuda_local_var_23660_22_non_const_left + (-1));
# 52 "kernel1.cu"
__cuda_local_var_23665_22_non_const_match = (__cuda_local_var_23661_22_non_const_topleft + ((((int)(query_d[__cuda_local_var_23645_7_non_const_q])) == ((int)(reference_d[__cuda_local_var_23646_7_non_const_r]))) ? 1 : (-1)));
# 54 "kernel1.cu"
__cuda_local_var_23667_22_non_const_max = ((__cuda_local_var_23663_22_non_const_insertion > __cuda_local_var_23664_22_non_const_deletion) ? __cuda_local_var_23663_22_non_const_insertion : __cuda_local_var_23664_22_non_const_deletion);
# 55 "kernel1.cu"
__cuda_local_var_23667_22_non_const_max = ((__cuda_local_var_23665_22_non_const_match > __cuda_local_var_23667_22_non_const_max) ? __cuda_local_var_23665_22_non_const_match : __cuda_local_var_23667_22_non_const_max);
# 56 "kernel1.cu"
(matrix_d[((((unsigned)__cuda_local_var_23645_7_non_const_q) * N) + ((unsigned)__cuda_local_var_23646_7_non_const_r))]) = __cuda_local_var_23667_22_non_const_max;
# 57 "kernel1.cu"
}
# 58 "kernel1.cu"
__syncthreads();
# 59 "kernel1.cu"
} } 
# 61 "kernel1.cu"
}}
# 64 "kernel1.cu"
__global__ __var_used__ void _Z7nw_gpu1PhS_Pij(
# 64 "kernel1.cu"
unsigned char *reference_d, 
# 64 "kernel1.cu"
unsigned char *query_d, 
# 64 "kernel1.cu"
int *matrix_d, 
# 64 "kernel1.cu"
unsigned N){
# 64 "kernel1.cu"
{
# 69 "kernel1.cu"
 int __cuda_local_var_23682_6_non_const_numThreadsPerBlock;
# 69 "kernel1.cu"
__cuda_local_var_23682_6_non_const_numThreadsPerBlock = 32;
# 71 "kernel1.cu"
{
# 71 "kernel1.cu"
 unsigned i;
# 71 "kernel1.cu"
i = 1U;
# 71 "kernel1.cu"
for (; (i < ((((N + 32U) - 1U) / 32U) + 1U)); i++)
# 71 "kernel1.cu"
{  struct dim3 __T0;
 struct dim3 __T1;
 struct dim3 __T2;
 struct dim3 __T3;
 char *__T4;
# 73 "kernel1.cu"
 int __cuda_local_var_23686_21_non_const_numBlocks;
# 73 "kernel1.cu"
__cuda_local_var_23686_21_non_const_numBlocks = ((int)i);
# 74 "kernel1.cu"
(((__T2 = ((_ZN4dim3C1Ejjj((&__T0), ((unsigned)__cuda_local_var_23686_21_non_const_numBlocks), 1U, 1U)) , __T0)) , (void)(__T3 = ((_ZN4dim3C1Ejjj((&__T1), ((unsigned)__cuda_local_var_23682_6_non_const_numThreadsPerBlock), 1U, 1U)) , __T1))) , (__T4 = ((char *)(cudaGetParameterBufferV2(((void *)_Z14nw_gpu1_kernelPhS_Pijj), __T2, __T3, ((unsigned)0UL)))))) ? ((void)(((*((unsigned char **)((void *)__T4))) = reference_d) , (void)(((*((unsigned char **)((void *)(__T4 + 8UL)))) = query_d) , (((*((int **)((void *)(__T4 + 16UL)))) = matrix_d) , (((*((unsigned *)((void *)(__T4 + 24UL)))) = N) , (((*((unsigned *)((void *)(__T4 + 28UL)))) = 1U) , (cudaLaunchDeviceV2(((void *)__T4), ((struct CUstream_st *)((struct CUstream_st *)0LL)))))))))) : ((void)0);
# 76 "kernel1.cu"
} }
# 77 "kernel1.cu"
{
# 77 "kernel1.cu"
 int i;
# 77 "kernel1.cu"
i = ((int)((((N + 32U) - 1U) / 32U) - 1U));
# 77 "kernel1.cu"
for (; (i > 0); i--)
# 77 "kernel1.cu"
{  struct dim3 __T5;
 struct dim3 __T6;
 struct dim3 __T7;
 struct dim3 __T8;
 char *__T9;
# 78 "kernel1.cu"
 int __cuda_local_var_23691_21_non_const_numBlocks;
# 78 "kernel1.cu"
__cuda_local_var_23691_21_non_const_numBlocks = i;
# 79 "kernel1.cu"
(((__T7 = ((_ZN4dim3C1Ejjj((&__T5), ((unsigned)__cuda_local_var_23691_21_non_const_numBlocks), 1U, 1U)) , __T5)) , (void)(__T8 = ((_ZN4dim3C1Ejjj((&__T6), ((unsigned)__cuda_local_var_23682_6_non_const_numThreadsPerBlock), 1U, 1U)) , __T6))) , (__T9 = ((char *)(cudaGetParameterBufferV2(((void *)_Z14nw_gpu1_kernelPhS_Pijj), __T7, __T8, ((unsigned)0UL)))))) ? ((void)(((*((unsigned char **)((void *)__T9))) = reference_d) , (void)(((*((unsigned char **)((void *)(__T9 + 8UL)))) = query_d) , (((*((int **)((void *)(__T9 + 16UL)))) = matrix_d) , (((*((unsigned *)((void *)(__T9 + 24UL)))) = N) , (((*((unsigned *)((void *)(__T9 + 28UL)))) = 2U) , (cudaLaunchDeviceV2(((void *)__T9), ((struct CUstream_st *)((struct CUstream_st *)0LL)))))))))) : ((void)0);
# 81 "kernel1.cu"
} } 
# 82 "kernel1.cu"
}}
__asm__(".align 2");
# 423 "/opt/apps/cuda/11.4/bin/../targets/x86_64-linux/include/vector_types.h"
 __attribute__((nv_linkonce_odr)) ___device__( __no_sc__) __inline__ void _ZN4dim3C1Ejjj( struct dim3 *const this, 
# 423 "/opt/apps/cuda/11.4/bin/../targets/x86_64-linux/include/vector_types.h"
unsigned vx, 
# 423 "/opt/apps/cuda/11.4/bin/../targets/x86_64-linux/include/vector_types.h"
unsigned vy, 
# 423 "/opt/apps/cuda/11.4/bin/../targets/x86_64-linux/include/vector_types.h"
unsigned vz){
# 423 "/opt/apps/cuda/11.4/bin/../targets/x86_64-linux/include/vector_types.h"
{
# 423 "/opt/apps/cuda/11.4/bin/../targets/x86_64-linux/include/vector_types.h"
(this->x) = vx;
# 423 "/opt/apps/cuda/11.4/bin/../targets/x86_64-linux/include/vector_types.h"
(this->y) = vy;
# 423 "/opt/apps/cuda/11.4/bin/../targets/x86_64-linux/include/vector_types.h"
(this->z) = vz; 
# 423 "/opt/apps/cuda/11.4/bin/../targets/x86_64-linux/include/vector_types.h"
}}
__asm__(".align 2");
 __attribute__((nv_linkonce_odr)) ___device__( __no_sc__) __inline__ void _ZN4dim3C2Ejjj( struct dim3 *const this,  unsigned __T10,  unsigned __T11,  unsigned __T12){ {  _ZN4dim3C1Ejjj(this, __T10, __T11, __T12);  }}
