m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/questasim64_10.7c/examples/VERILOG CODES/VERILOG TEST 1/MUX
T_opt
!s110 1756990219
VN_[`MD<dPWYD^WLljPO=30
04 7 4 work MUXS_tb fast 0
=1-84144d0ea3d5-68b98b0b-286-2284
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;10.7c;67
R0
vMUXS
Z2 !s110 1756990875
!i10b 1
!s100 GBB3mk^F5M9<M]9E<L4Jn2
I9YdbZYB<Y68>5[_^61[8c1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1756990212
Z5 8MUXS.v
Z6 FMUXS.v
L0 1
Z7 OL;L;10.7c;67
r1
!s85 0
31
Z8 !s108 1756990875.000000
!s107 MUXS.v|
Z9 !s90 MUXS.v|
!i113 0
Z10 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@m@u@x@s
vMUXS_tb
R2
!i10b 1
!s100 S`2G:k3Z3WFZCX9IzV`US3
IcJKY6kPLLk?<aR?z^1[Nb1
R3
R0
R4
R5
R6
L0 42
R7
r1
!s85 0
31
R8
Z11 !s107 MUXS.v|
R9
!i113 0
R10
R1
n@m@u@x@s_tb
