
---------- Begin Simulation Statistics ----------
final_tick                                  577743125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   5202                       # Simulator instruction rate (inst/s)
host_mem_usage                                5255508                       # Number of bytes of host memory used
host_op_rate                                     5381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.80                       # Real time elapsed on the host
host_tick_rate                                5613183                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      326689                       # Number of instructions simulated
sim_ops                                        337911                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000353                       # Number of seconds simulated
sim_ticks                                   352511875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.688185                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   61383                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                61575                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                71                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             61543                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              11                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               11                       # Number of indirect misses.
system.cpu.branchPred.lookups                   61634                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      21                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            6                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      186582                       # Number of instructions committed
system.cpu.committedOps                        186706                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.022901                       # CPI: cycles per instruction
system.cpu.discardedOps                           260                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              64044                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             60447                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1477                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           10090                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.330808                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                           564019                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  124933     66.91%     66.91% # Class of committed instruction
system.cpu.op_class_0::IntMult                      1      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::MemRead                  60317     32.31%     99.22% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1455      0.78%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   186706                       # Class of committed instruction
system.cpu.tickCycles                          553929                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1411                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1027                       # Transaction distribution
system.membus.trans_dist::ReadResp               1118                       # Transaction distribution
system.membus.trans_dist::WriteReq                281                       # Transaction distribution
system.membus.trans_dist::WriteResp               281                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           11                       # Transaction distribution
system.membus.trans_dist::CleanEvict               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                8                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             74                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            17                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         1280                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         2560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         2560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         4736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         4736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           67                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         2395                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total        81920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   89051                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2694                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003341                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.057713                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2685     99.67%     99.67% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.33%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2694                       # Request fanout histogram
system.membus.reqLayer6.occupancy             4616750                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               56875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              140234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               11750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             168250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy            6160355                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy             370750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq          512                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp          512                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         2070                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         2070                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           44                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         5164                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           67                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total        81987                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy            9428750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy      7552774                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      3606000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq          256                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp          256                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         1290                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         1290    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         1290                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      2726750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      5376000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       322592                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       338976                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        80648                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        81160                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0    915123781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma     46477867                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total    961601648                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0    232389334                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma    185911468                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total    418300802                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0   1147513116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma    232389334                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total   1379902450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         4736                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          576                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         5312                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         4736                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         4736                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst           74                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data            9                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total           83                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     13435008                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1633988                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       15068996                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     13435008                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     13435008                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     13435008                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1633988                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      15068996                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              66560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           17088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.edge_tracking0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           11                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                267                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.edge_tracking0_dma    185911468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2904867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             188816334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1997096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma     46477867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48474963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1997096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma    232389334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2904867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            237291297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        11.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples      1279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000711933500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2056                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                262                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1039                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        267                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1039                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      267                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                7                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32767950                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                59989200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31629.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5004.83                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57904.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      960                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     241                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1039                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  267                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           96                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   689.466296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   340.180509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            6      6.25%      6.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            7      7.29%     13.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            4      4.17%     17.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1      1.04%     18.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      2.08%     20.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      1.04%     21.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      2.08%     23.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           73     76.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           96                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     148.142857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    391.508377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              6     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1055            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      38.428571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     34.926750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     21.282678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3     42.86%     42.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1     14.29%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1     14.29%     71.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1     14.29%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  66368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   17216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   66496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                17088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       188.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    188.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     352155625                       # Total gap between requests
system.mem_ctrls.avgGap                     269644.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.edge_tracking0_dma        65472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.edge_tracking0_dma 185729913.353982776403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2541758.345020291861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5083516.690040583722                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 43754554.367849312723                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.edge_tracking0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           15                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           11                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.edge_tracking0_dma     58967450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1021750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9412977500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     73426125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.edge_tracking0_dma     57585.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     68116.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 855725227.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    286820.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    309796125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     19110000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     23646375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       577743125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       184176                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           184176                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       184176                       # number of overall hits
system.cpu.icache.overall_hits::total          184176                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           74                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             74                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           74                       # number of overall misses
system.cpu.icache.overall_misses::total            74                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3216250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3216250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3216250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3216250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       184250                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       184250                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       184250                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       184250                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000402                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000402                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000402                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000402                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43462.837838                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43462.837838                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43462.837838                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43462.837838                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           74                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           74                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      3099500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3099500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      3099500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3099500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000402                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000402                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000402                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000402                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41885.135135                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41885.135135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41885.135135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41885.135135                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       184176                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          184176                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           74                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            74                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3216250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3216250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       184250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       184250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43462.837838                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43462.837838                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           74                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      3099500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3099500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41885.135135                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41885.135135                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            97.350529                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    97.350529                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.190138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.190138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.236328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            368574                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           368574                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        60457                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            60457                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        60457                       # number of overall hits
system.cpu.dcache.overall_hits::total           60457                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           29                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           29                       # number of overall misses
system.cpu.dcache.overall_misses::total            29                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2255375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2255375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2255375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2255375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        60486                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        60486                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        60486                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        60486                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000479                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000479                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000479                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000479                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77771.551724                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77771.551724                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77771.551724                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77771.551724                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           24                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           24                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           28                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           28                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1927500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1927500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1927500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1927500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        65125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        65125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000397                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000397                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000397                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000397                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80312.500000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80312.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80312.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80312.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2325.892857                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2325.892857                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     25                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        60319                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           60319                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           17                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            17                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1026875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1026875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        60336                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        60336                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000282                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000282                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60404.411765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60404.411765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           17                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1001625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1001625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        65125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        65125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000282                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000282                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58919.117647                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58919.117647                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          138                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            138                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1228500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1228500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.080000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.080000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       102375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total       102375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           25                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           25                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       925875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       925875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 132267.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 132267.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         1280                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         1280                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     13032125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     13032125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10181.347656                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10181.347656                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 390                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.600000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            247089                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           247089                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    577743125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  577758125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   5196                       # Simulator instruction rate (inst/s)
host_mem_usage                                5255508                       # Number of bytes of host memory used
host_op_rate                                     5375                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.87                       # Real time elapsed on the host
host_tick_rate                                5606919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      326697                       # Number of instructions simulated
sim_ops                                        337925                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000353                       # Number of seconds simulated
sim_ticks                                   352526875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.686571                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   61384                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                61577                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                72                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             61543                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              11                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               11                       # Number of indirect misses.
system.cpu.branchPred.lookups                   61637                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      22                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            6                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      186590                       # Number of instructions committed
system.cpu.committedOps                        186720                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.022900                       # CPI: cycles per instruction
system.cpu.discardedOps                           265                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              64061                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             60447                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1477                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           10090                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.330808                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                           564043                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  124940     66.91%     66.91% # Class of committed instruction
system.cpu.op_class_0::IntMult                      1      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.91% # Class of committed instruction
system.cpu.op_class_0::MemRead                  60323     32.31%     99.22% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1455      0.78%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   186720                       # Class of committed instruction
system.cpu.tickCycles                          553953                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1411                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1027                       # Transaction distribution
system.membus.trans_dist::ReadResp               1118                       # Transaction distribution
system.membus.trans_dist::WriteReq                281                       # Transaction distribution
system.membus.trans_dist::WriteResp               281                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           11                       # Transaction distribution
system.membus.trans_dist::CleanEvict               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                8                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             74                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            17                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         1280                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         2560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         2560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         4736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         4736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           67                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         2395                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total        81920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   89051                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2694                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003341                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.057713                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2685     99.67%     99.67% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.33%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2694                       # Request fanout histogram
system.membus.reqLayer6.occupancy             4616750                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               56875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              140234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               11750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             168250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy            6160355                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy             370750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq          512                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp          512                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         2070                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         2070                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           44                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         5164                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           67                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total        81987                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy            9428750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy      7552774                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      3606000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq          256                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp          256                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         1290                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         1290    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         1290                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      2726750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      5376000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       322592                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       338976                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        80648                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        81160                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0    915084843                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma     46475889                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total    961560732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0    232379446                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma    185903557                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total    418283003                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0   1147464289                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma    232379446                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total   1379843735                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         4736                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          576                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         5312                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         4736                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         4736                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst           74                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data            9                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total           83                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     13434437                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1633918                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       15068355                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     13434437                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     13434437                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     13434437                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1633918                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      15068355                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              66560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           17088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.edge_tracking0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           11                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                267                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.edge_tracking0_dma    185903557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2904743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             188808300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1997011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma     46475889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48472900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1997011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma    232379446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2904743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            237281200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        11.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples      1279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000711933500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2056                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                262                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1039                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        267                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1039                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      267                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                7                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32767950                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                59989200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31629.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5004.83                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57904.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      960                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     241                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1039                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  267                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           96                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   689.466296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   340.180509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            6      6.25%      6.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            7      7.29%     13.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            4      4.17%     17.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1      1.04%     18.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      2.08%     20.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      1.04%     21.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      2.08%     23.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           73     76.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           96                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     148.142857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    391.508377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              6     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1055            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      38.428571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     34.926750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     21.282678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3     42.86%     42.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1     14.29%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1     14.29%     71.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1     14.29%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  66368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   17216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   66496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                17088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       188.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    188.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     352155625                       # Total gap between requests
system.mem_ctrls.avgGap                     269644.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.edge_tracking0_dma        65472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.edge_tracking0_dma 185722010.555932790041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2541650.193336323835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5083300.386672647670                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 43752692.613861002028                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.edge_tracking0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           15                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           11                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.edge_tracking0_dma     58967450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1021750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9412977500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     73426125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.edge_tracking0_dma     57585.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     68116.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 855725227.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    286820.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    309796125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     19110000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     23661375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       577758125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       184184                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           184184                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       184184                       # number of overall hits
system.cpu.icache.overall_hits::total          184184                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           74                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             74                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           74                       # number of overall misses
system.cpu.icache.overall_misses::total            74                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3216250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3216250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3216250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3216250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       184258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       184258                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       184258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       184258                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000402                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000402                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000402                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000402                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43462.837838                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43462.837838                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43462.837838                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43462.837838                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           74                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           74                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      3099500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3099500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      3099500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3099500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000402                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000402                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000402                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000402                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41885.135135                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41885.135135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41885.135135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41885.135135                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       184184                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          184184                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           74                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            74                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3216250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3216250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       184258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       184258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43462.837838                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43462.837838                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           74                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      3099500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3099500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41885.135135                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41885.135135                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            97.351535                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              247558                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               121                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2045.933884                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    97.351535                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.190140                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.190140                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.236328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            368590                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           368590                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        60463                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            60463                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        60463                       # number of overall hits
system.cpu.dcache.overall_hits::total           60463                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           30                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             30                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           30                       # number of overall misses
system.cpu.dcache.overall_misses::total            30                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2255375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2255375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2255375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2255375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        60493                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        60493                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        60493                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        60493                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000496                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000496                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000496                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75179.166667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75179.166667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75179.166667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75179.166667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           25                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           25                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           28                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           28                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1927500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1927500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1927500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1927500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        65125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        65125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000413                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000413                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000413                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000413                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        77100                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        77100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        77100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        77100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2325.892857                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2325.892857                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     25                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        60325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           60325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           18                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            18                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1026875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1026875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        60343                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        60343                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57048.611111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57048.611111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           18                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1001625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1001625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        65125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        65125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55645.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55645.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          138                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            138                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1228500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1228500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.080000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.080000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       102375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total       102375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           25                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           25                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       925875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       925875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 132267.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 132267.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         1280                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         1280                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     13032125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     13032125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10181.347656                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10181.347656                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               68346                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               537                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            127.273743                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            247117                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           247117                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    577758125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
