Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 22 17:14:33 2022
| Host         : ensc-pit-w17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.906        0.000                      0                   72        0.209        0.000                      0                   72        2.867        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clock                         {0.000 5.000}        10.000          100.000         
  clk_out1_top_clk_wiz_0_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_top_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_top_clk_wiz_0_0_1        1.906        0.000                      0                   72        0.209        0.000                      0                   72        2.867        0.000                       0                    28  
  clkfbout_top_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_clk_wiz_0_0_1
  To Clock:  clk_out1_top_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 top_i/video_controller_0/U0/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_top_clk_wiz_0_0_1 rise@6.734ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.084ns (26.682%)  route 2.979ns (73.318%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 5.349 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.866    -0.746    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  top_i/video_controller_0/U0/x_reg[3]/Q
                         net (fo=3, routed)           1.109     0.819    top_i/video_controller_0/U0/x_reg[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I1_O)        0.152     0.971 f  top_i/video_controller_0/U0/hsync_i_11/O
                         net (fo=1, routed)           0.409     1.380    top_i/video_controller_0/U0/hsync_i_11_n_0
    SLICE_X111Y30        LUT6 (Prop_lut6_I1_O)        0.326     1.706 f  top_i/video_controller_0/U0/hsync_i_5/O
                         net (fo=7, routed)           0.758     2.464    top_i/video_controller_0/U0/hsync_i_5_n_0
    SLICE_X112Y30        LUT5 (Prop_lut5_I0_O)        0.150     2.614 r  top_i/video_controller_0/U0/x[0]_i_1/O
                         net (fo=12, routed)          0.703     3.317    top_i/video_controller_0/U0/x[0]_i_1_n_0
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.688     5.349    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[0]/C
                         clock pessimism              0.640     5.988    
                         clock uncertainty           -0.113     5.876    
    SLICE_X110Y29        FDRE (Setup_fdre_C_R)       -0.653     5.223    top_i/video_controller_0/U0/x_reg[0]
  -------------------------------------------------------------------
                         required time                          5.223    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 top_i/video_controller_0/U0/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_top_clk_wiz_0_0_1 rise@6.734ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.084ns (26.682%)  route 2.979ns (73.318%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 5.349 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.866    -0.746    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  top_i/video_controller_0/U0/x_reg[3]/Q
                         net (fo=3, routed)           1.109     0.819    top_i/video_controller_0/U0/x_reg[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I1_O)        0.152     0.971 f  top_i/video_controller_0/U0/hsync_i_11/O
                         net (fo=1, routed)           0.409     1.380    top_i/video_controller_0/U0/hsync_i_11_n_0
    SLICE_X111Y30        LUT6 (Prop_lut6_I1_O)        0.326     1.706 f  top_i/video_controller_0/U0/hsync_i_5/O
                         net (fo=7, routed)           0.758     2.464    top_i/video_controller_0/U0/hsync_i_5_n_0
    SLICE_X112Y30        LUT5 (Prop_lut5_I0_O)        0.150     2.614 r  top_i/video_controller_0/U0/x[0]_i_1/O
                         net (fo=12, routed)          0.703     3.317    top_i/video_controller_0/U0/x[0]_i_1_n_0
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.688     5.349    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[1]/C
                         clock pessimism              0.640     5.988    
                         clock uncertainty           -0.113     5.876    
    SLICE_X110Y29        FDRE (Setup_fdre_C_R)       -0.653     5.223    top_i/video_controller_0/U0/x_reg[1]
  -------------------------------------------------------------------
                         required time                          5.223    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 top_i/video_controller_0/U0/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_top_clk_wiz_0_0_1 rise@6.734ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.084ns (26.682%)  route 2.979ns (73.318%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 5.349 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.866    -0.746    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  top_i/video_controller_0/U0/x_reg[3]/Q
                         net (fo=3, routed)           1.109     0.819    top_i/video_controller_0/U0/x_reg[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I1_O)        0.152     0.971 f  top_i/video_controller_0/U0/hsync_i_11/O
                         net (fo=1, routed)           0.409     1.380    top_i/video_controller_0/U0/hsync_i_11_n_0
    SLICE_X111Y30        LUT6 (Prop_lut6_I1_O)        0.326     1.706 f  top_i/video_controller_0/U0/hsync_i_5/O
                         net (fo=7, routed)           0.758     2.464    top_i/video_controller_0/U0/hsync_i_5_n_0
    SLICE_X112Y30        LUT5 (Prop_lut5_I0_O)        0.150     2.614 r  top_i/video_controller_0/U0/x[0]_i_1/O
                         net (fo=12, routed)          0.703     3.317    top_i/video_controller_0/U0/x[0]_i_1_n_0
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.688     5.349    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[2]/C
                         clock pessimism              0.640     5.988    
                         clock uncertainty           -0.113     5.876    
    SLICE_X110Y29        FDRE (Setup_fdre_C_R)       -0.653     5.223    top_i/video_controller_0/U0/x_reg[2]
  -------------------------------------------------------------------
                         required time                          5.223    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 top_i/video_controller_0/U0/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_top_clk_wiz_0_0_1 rise@6.734ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.084ns (26.682%)  route 2.979ns (73.318%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 5.349 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.866    -0.746    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  top_i/video_controller_0/U0/x_reg[3]/Q
                         net (fo=3, routed)           1.109     0.819    top_i/video_controller_0/U0/x_reg[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I1_O)        0.152     0.971 f  top_i/video_controller_0/U0/hsync_i_11/O
                         net (fo=1, routed)           0.409     1.380    top_i/video_controller_0/U0/hsync_i_11_n_0
    SLICE_X111Y30        LUT6 (Prop_lut6_I1_O)        0.326     1.706 f  top_i/video_controller_0/U0/hsync_i_5/O
                         net (fo=7, routed)           0.758     2.464    top_i/video_controller_0/U0/hsync_i_5_n_0
    SLICE_X112Y30        LUT5 (Prop_lut5_I0_O)        0.150     2.614 r  top_i/video_controller_0/U0/x[0]_i_1/O
                         net (fo=12, routed)          0.703     3.317    top_i/video_controller_0/U0/x[0]_i_1_n_0
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.688     5.349    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[3]/C
                         clock pessimism              0.640     5.988    
                         clock uncertainty           -0.113     5.876    
    SLICE_X110Y29        FDRE (Setup_fdre_C_R)       -0.653     5.223    top_i/video_controller_0/U0/x_reg[3]
  -------------------------------------------------------------------
                         required time                          5.223    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 top_i/video_controller_0/U0/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_top_clk_wiz_0_0_1 rise@6.734ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.084ns (27.527%)  route 2.854ns (72.473%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 5.350 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.866    -0.746    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  top_i/video_controller_0/U0/x_reg[3]/Q
                         net (fo=3, routed)           1.109     0.819    top_i/video_controller_0/U0/x_reg[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I1_O)        0.152     0.971 f  top_i/video_controller_0/U0/hsync_i_11/O
                         net (fo=1, routed)           0.409     1.380    top_i/video_controller_0/U0/hsync_i_11_n_0
    SLICE_X111Y30        LUT6 (Prop_lut6_I1_O)        0.326     1.706 f  top_i/video_controller_0/U0/hsync_i_5/O
                         net (fo=7, routed)           0.758     2.464    top_i/video_controller_0/U0/hsync_i_5_n_0
    SLICE_X112Y30        LUT5 (Prop_lut5_I0_O)        0.150     2.614 r  top_i/video_controller_0/U0/x[0]_i_1/O
                         net (fo=12, routed)          0.578     3.192    top_i/video_controller_0/U0/x[0]_i_1_n_0
    SLICE_X110Y31        FDRE                                         r  top_i/video_controller_0/U0/x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.689     5.350    top_i/video_controller_0/U0/clk
    SLICE_X110Y31        FDRE                                         r  top_i/video_controller_0/U0/x_reg[10]/C
                         clock pessimism              0.617     5.966    
                         clock uncertainty           -0.113     5.854    
    SLICE_X110Y31        FDRE (Setup_fdre_C_R)       -0.653     5.201    top_i/video_controller_0/U0/x_reg[10]
  -------------------------------------------------------------------
                         required time                          5.201    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 top_i/video_controller_0/U0/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/x_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_top_clk_wiz_0_0_1 rise@6.734ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.084ns (27.527%)  route 2.854ns (72.473%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 5.350 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.866    -0.746    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  top_i/video_controller_0/U0/x_reg[3]/Q
                         net (fo=3, routed)           1.109     0.819    top_i/video_controller_0/U0/x_reg[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I1_O)        0.152     0.971 f  top_i/video_controller_0/U0/hsync_i_11/O
                         net (fo=1, routed)           0.409     1.380    top_i/video_controller_0/U0/hsync_i_11_n_0
    SLICE_X111Y30        LUT6 (Prop_lut6_I1_O)        0.326     1.706 f  top_i/video_controller_0/U0/hsync_i_5/O
                         net (fo=7, routed)           0.758     2.464    top_i/video_controller_0/U0/hsync_i_5_n_0
    SLICE_X112Y30        LUT5 (Prop_lut5_I0_O)        0.150     2.614 r  top_i/video_controller_0/U0/x[0]_i_1/O
                         net (fo=12, routed)          0.578     3.192    top_i/video_controller_0/U0/x[0]_i_1_n_0
    SLICE_X110Y31        FDRE                                         r  top_i/video_controller_0/U0/x_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.689     5.350    top_i/video_controller_0/U0/clk
    SLICE_X110Y31        FDRE                                         r  top_i/video_controller_0/U0/x_reg[11]/C
                         clock pessimism              0.617     5.966    
                         clock uncertainty           -0.113     5.854    
    SLICE_X110Y31        FDRE (Setup_fdre_C_R)       -0.653     5.201    top_i/video_controller_0/U0/x_reg[11]
  -------------------------------------------------------------------
                         required time                          5.201    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 top_i/video_controller_0/U0/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/x_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_top_clk_wiz_0_0_1 rise@6.734ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.084ns (27.527%)  route 2.854ns (72.473%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 5.350 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.866    -0.746    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  top_i/video_controller_0/U0/x_reg[3]/Q
                         net (fo=3, routed)           1.109     0.819    top_i/video_controller_0/U0/x_reg[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I1_O)        0.152     0.971 f  top_i/video_controller_0/U0/hsync_i_11/O
                         net (fo=1, routed)           0.409     1.380    top_i/video_controller_0/U0/hsync_i_11_n_0
    SLICE_X111Y30        LUT6 (Prop_lut6_I1_O)        0.326     1.706 f  top_i/video_controller_0/U0/hsync_i_5/O
                         net (fo=7, routed)           0.758     2.464    top_i/video_controller_0/U0/hsync_i_5_n_0
    SLICE_X112Y30        LUT5 (Prop_lut5_I0_O)        0.150     2.614 r  top_i/video_controller_0/U0/x[0]_i_1/O
                         net (fo=12, routed)          0.578     3.192    top_i/video_controller_0/U0/x[0]_i_1_n_0
    SLICE_X110Y31        FDRE                                         r  top_i/video_controller_0/U0/x_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.689     5.350    top_i/video_controller_0/U0/clk
    SLICE_X110Y31        FDRE                                         r  top_i/video_controller_0/U0/x_reg[8]/C
                         clock pessimism              0.617     5.966    
                         clock uncertainty           -0.113     5.854    
    SLICE_X110Y31        FDRE (Setup_fdre_C_R)       -0.653     5.201    top_i/video_controller_0/U0/x_reg[8]
  -------------------------------------------------------------------
                         required time                          5.201    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 top_i/video_controller_0/U0/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_top_clk_wiz_0_0_1 rise@6.734ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.084ns (27.527%)  route 2.854ns (72.473%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 5.350 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.866    -0.746    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  top_i/video_controller_0/U0/x_reg[3]/Q
                         net (fo=3, routed)           1.109     0.819    top_i/video_controller_0/U0/x_reg[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I1_O)        0.152     0.971 f  top_i/video_controller_0/U0/hsync_i_11/O
                         net (fo=1, routed)           0.409     1.380    top_i/video_controller_0/U0/hsync_i_11_n_0
    SLICE_X111Y30        LUT6 (Prop_lut6_I1_O)        0.326     1.706 f  top_i/video_controller_0/U0/hsync_i_5/O
                         net (fo=7, routed)           0.758     2.464    top_i/video_controller_0/U0/hsync_i_5_n_0
    SLICE_X112Y30        LUT5 (Prop_lut5_I0_O)        0.150     2.614 r  top_i/video_controller_0/U0/x[0]_i_1/O
                         net (fo=12, routed)          0.578     3.192    top_i/video_controller_0/U0/x[0]_i_1_n_0
    SLICE_X110Y31        FDRE                                         r  top_i/video_controller_0/U0/x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.689     5.350    top_i/video_controller_0/U0/clk
    SLICE_X110Y31        FDRE                                         r  top_i/video_controller_0/U0/x_reg[9]/C
                         clock pessimism              0.617     5.966    
                         clock uncertainty           -0.113     5.854    
    SLICE_X110Y31        FDRE (Setup_fdre_C_R)       -0.653     5.201    top_i/video_controller_0/U0/x_reg[9]
  -------------------------------------------------------------------
                         required time                          5.201    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 top_i/video_controller_0/U0/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_top_clk_wiz_0_0_1 rise@6.734ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.084ns (27.640%)  route 2.838ns (72.360%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 5.349 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.866    -0.746    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  top_i/video_controller_0/U0/x_reg[3]/Q
                         net (fo=3, routed)           1.109     0.819    top_i/video_controller_0/U0/x_reg[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I1_O)        0.152     0.971 f  top_i/video_controller_0/U0/hsync_i_11/O
                         net (fo=1, routed)           0.409     1.380    top_i/video_controller_0/U0/hsync_i_11_n_0
    SLICE_X111Y30        LUT6 (Prop_lut6_I1_O)        0.326     1.706 f  top_i/video_controller_0/U0/hsync_i_5/O
                         net (fo=7, routed)           0.758     2.464    top_i/video_controller_0/U0/hsync_i_5_n_0
    SLICE_X112Y30        LUT5 (Prop_lut5_I0_O)        0.150     2.614 r  top_i/video_controller_0/U0/x[0]_i_1/O
                         net (fo=12, routed)          0.562     3.176    top_i/video_controller_0/U0/x[0]_i_1_n_0
    SLICE_X110Y30        FDRE                                         r  top_i/video_controller_0/U0/x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.688     5.349    top_i/video_controller_0/U0/clk
    SLICE_X110Y30        FDRE                                         r  top_i/video_controller_0/U0/x_reg[4]/C
                         clock pessimism              0.617     5.965    
                         clock uncertainty           -0.113     5.853    
    SLICE_X110Y30        FDRE (Setup_fdre_C_R)       -0.653     5.200    top_i/video_controller_0/U0/x_reg[4]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 top_i/video_controller_0/U0/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_top_clk_wiz_0_0_1 rise@6.734ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.084ns (27.640%)  route 2.838ns (72.360%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 5.349 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.866    -0.746    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  top_i/video_controller_0/U0/x_reg[3]/Q
                         net (fo=3, routed)           1.109     0.819    top_i/video_controller_0/U0/x_reg[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I1_O)        0.152     0.971 f  top_i/video_controller_0/U0/hsync_i_11/O
                         net (fo=1, routed)           0.409     1.380    top_i/video_controller_0/U0/hsync_i_11_n_0
    SLICE_X111Y30        LUT6 (Prop_lut6_I1_O)        0.326     1.706 f  top_i/video_controller_0/U0/hsync_i_5/O
                         net (fo=7, routed)           0.758     2.464    top_i/video_controller_0/U0/hsync_i_5_n_0
    SLICE_X112Y30        LUT5 (Prop_lut5_I0_O)        0.150     2.614 r  top_i/video_controller_0/U0/x[0]_i_1/O
                         net (fo=12, routed)          0.562     3.176    top_i/video_controller_0/U0/x[0]_i_1_n_0
    SLICE_X110Y30        FDRE                                         r  top_i/video_controller_0/U0/x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.688     5.349    top_i/video_controller_0/U0/clk
    SLICE_X110Y30        FDRE                                         r  top_i/video_controller_0/U0/x_reg[5]/C
                         clock pessimism              0.617     5.965    
                         clock uncertainty           -0.113     5.853    
    SLICE_X110Y30        FDRE (Setup_fdre_C_R)       -0.653     5.200    top_i/video_controller_0/U0/x_reg[5]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                  2.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 top_i/video_controller_0/U0/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0_1 rise@0.000ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.953%)  route 0.130ns (41.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.630    -0.549    top_i/video_controller_0/U0/clk
    SLICE_X111Y28        FDRE                                         r  top_i/video_controller_0/U0/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y28        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  top_i/video_controller_0/U0/y_reg[4]/Q
                         net (fo=5, routed)           0.130    -0.278    top_i/video_controller_0/U0/y_reg[4]
    SLICE_X111Y29        LUT6 (Prop_lut6_I4_O)        0.045    -0.233 r  top_i/video_controller_0/U0/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    top_i/video_controller_0/U0/p_0_in[5]
    SLICE_X111Y29        FDRE                                         r  top_i/video_controller_0/U0/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.900    -0.785    top_i/video_controller_0/U0/clk
    SLICE_X111Y29        FDRE                                         r  top_i/video_controller_0/U0/y_reg[5]/C
                         clock pessimism              0.251    -0.534    
    SLICE_X111Y29        FDRE (Hold_fdre_C_D)         0.092    -0.442    top_i/video_controller_0/U0/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_i/video_controller_0/U0/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0_1 rise@0.000ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.632    -0.547    top_i/video_controller_0/U0/clk
    SLICE_X112Y30        FDRE                                         r  top_i/video_controller_0/U0/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y30        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  top_i/video_controller_0/U0/en_reg/Q
                         net (fo=9, routed)           0.175    -0.207    top_i/video_controller_0/U0/vga_r[0]
    SLICE_X112Y30        LUT6 (Prop_lut6_I0_O)        0.045    -0.162 r  top_i/video_controller_0/U0/en_i_1/O
                         net (fo=1, routed)           0.000    -0.162    top_i/video_controller_0/U0/en_i_1_n_0
    SLICE_X112Y30        FDRE                                         r  top_i/video_controller_0/U0/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.901    -0.784    top_i/video_controller_0/U0/clk
    SLICE_X112Y30        FDRE                                         r  top_i/video_controller_0/U0/en_reg/C
                         clock pessimism              0.237    -0.547    
    SLICE_X112Y30        FDRE (Hold_fdre_C_D)         0.120    -0.427    top_i/video_controller_0/U0/en_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 top_i/video_controller_0/U0/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0_1 rise@0.000ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.523%)  route 0.167ns (44.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.631    -0.548    top_i/video_controller_0/U0/clk
    SLICE_X112Y29        FDRE                                         r  top_i/video_controller_0/U0/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y29        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  top_i/video_controller_0/U0/y_reg[8]/Q
                         net (fo=5, routed)           0.167    -0.216    top_i/video_controller_0/U0/y_reg[8]
    SLICE_X113Y29        LUT6 (Prop_lut6_I4_O)        0.045    -0.171 r  top_i/video_controller_0/U0/y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    top_i/video_controller_0/U0/p_0_in[9]
    SLICE_X113Y29        FDRE                                         r  top_i/video_controller_0/U0/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.900    -0.785    top_i/video_controller_0/U0/clk
    SLICE_X113Y29        FDRE                                         r  top_i/video_controller_0/U0/y_reg[9]/C
                         clock pessimism              0.250    -0.535    
    SLICE_X113Y29        FDRE (Hold_fdre_C_D)         0.092    -0.443    top_i/video_controller_0/U0/y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 top_i/video_controller_0/U0/y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0_1 rise@0.000ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.654%)  route 0.181ns (49.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.631    -0.548    top_i/video_controller_0/U0/clk
    SLICE_X113Y29        FDRE                                         r  top_i/video_controller_0/U0/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y29        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  top_i/video_controller_0/U0/y_reg[10]/Q
                         net (fo=3, routed)           0.181    -0.225    top_i/video_controller_0/U0/y_reg[10]
    SLICE_X113Y29        LUT3 (Prop_lut3_I2_O)        0.045    -0.180 r  top_i/video_controller_0/U0/y[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.180    top_i/video_controller_0/U0/p_0_in[10]
    SLICE_X113Y29        FDRE                                         r  top_i/video_controller_0/U0/y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.900    -0.785    top_i/video_controller_0/U0/clk
    SLICE_X113Y29        FDRE                                         r  top_i/video_controller_0/U0/y_reg[10]/C
                         clock pessimism              0.237    -0.548    
    SLICE_X113Y29        FDRE (Hold_fdre_C_D)         0.092    -0.456    top_i/video_controller_0/U0/y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 top_i/video_controller_0/U0/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0_1 rise@0.000ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.681%)  route 0.212ns (53.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.631    -0.548    top_i/video_controller_0/U0/clk
    SLICE_X111Y29        FDRE                                         r  top_i/video_controller_0/U0/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y29        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  top_i/video_controller_0/U0/y_reg[5]/Q
                         net (fo=8, routed)           0.212    -0.194    top_i/video_controller_0/U0/y_reg[5]
    SLICE_X113Y29        LUT4 (Prop_lut4_I0_O)        0.045    -0.149 r  top_i/video_controller_0/U0/y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    top_i/video_controller_0/U0/p_0_in[7]
    SLICE_X113Y29        FDRE                                         r  top_i/video_controller_0/U0/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.900    -0.785    top_i/video_controller_0/U0/clk
    SLICE_X113Y29        FDRE                                         r  top_i/video_controller_0/U0/y_reg[7]/C
                         clock pessimism              0.251    -0.534    
    SLICE_X113Y29        FDRE (Hold_fdre_C_D)         0.107    -0.427    top_i/video_controller_0/U0/y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 top_i/video_controller_0/U0/x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0_1 rise@0.000ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.633    -0.546    top_i/video_controller_0/U0/clk
    SLICE_X110Y31        FDRE                                         r  top_i/video_controller_0/U0/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y31        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  top_i/video_controller_0/U0/x_reg[10]/Q
                         net (fo=3, routed)           0.133    -0.272    top_i/video_controller_0/U0/x_reg[10]
    SLICE_X110Y31        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.161 r  top_i/video_controller_0/U0/x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    top_i/video_controller_0/U0/x_reg[8]_i_1_n_5
    SLICE_X110Y31        FDRE                                         r  top_i/video_controller_0/U0/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.902    -0.783    top_i/video_controller_0/U0/clk
    SLICE_X110Y31        FDRE                                         r  top_i/video_controller_0/U0/x_reg[10]/C
                         clock pessimism              0.237    -0.546    
    SLICE_X110Y31        FDRE (Hold_fdre_C_D)         0.105    -0.441    top_i/video_controller_0/U0/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 top_i/video_controller_0/U0/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0_1 rise@0.000ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.631    -0.548    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  top_i/video_controller_0/U0/x_reg[2]/Q
                         net (fo=3, routed)           0.134    -0.273    top_i/video_controller_0/U0/x_reg[2]
    SLICE_X110Y29        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.162 r  top_i/video_controller_0/U0/x_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.162    top_i/video_controller_0/U0/x_reg[0]_i_3_n_5
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.900    -0.785    top_i/video_controller_0/U0/clk
    SLICE_X110Y29        FDRE                                         r  top_i/video_controller_0/U0/x_reg[2]/C
                         clock pessimism              0.237    -0.548    
    SLICE_X110Y29        FDRE (Hold_fdre_C_D)         0.105    -0.443    top_i/video_controller_0/U0/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 top_i/video_controller_0/U0/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0_1 rise@0.000ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.632    -0.547    top_i/video_controller_0/U0/clk
    SLICE_X110Y30        FDRE                                         r  top_i/video_controller_0/U0/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y30        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  top_i/video_controller_0/U0/x_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.261    top_i/video_controller_0/U0/x_reg[6]
    SLICE_X110Y30        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.150 r  top_i/video_controller_0/U0/x_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    top_i/video_controller_0/U0/x_reg[4]_i_1_n_5
    SLICE_X110Y30        FDRE                                         r  top_i/video_controller_0/U0/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.901    -0.784    top_i/video_controller_0/U0/clk
    SLICE_X110Y30        FDRE                                         r  top_i/video_controller_0/U0/x_reg[6]/C
                         clock pessimism              0.237    -0.547    
    SLICE_X110Y30        FDRE (Hold_fdre_C_D)         0.105    -0.442    top_i/video_controller_0/U0/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 top_i/video_controller_0/U0/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0_1 rise@0.000ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.681%)  route 0.212ns (53.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.631    -0.548    top_i/video_controller_0/U0/clk
    SLICE_X111Y29        FDRE                                         r  top_i/video_controller_0/U0/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y29        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  top_i/video_controller_0/U0/y_reg[5]/Q
                         net (fo=8, routed)           0.212    -0.194    top_i/video_controller_0/U0/y_reg[5]
    SLICE_X113Y29        LUT3 (Prop_lut3_I0_O)        0.045    -0.149 r  top_i/video_controller_0/U0/y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    top_i/video_controller_0/U0/p_0_in[6]
    SLICE_X113Y29        FDRE                                         r  top_i/video_controller_0/U0/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.900    -0.785    top_i/video_controller_0/U0/clk
    SLICE_X113Y29        FDRE                                         r  top_i/video_controller_0/U0/y_reg[6]/C
                         clock pessimism              0.251    -0.534    
    SLICE_X113Y29        FDRE (Hold_fdre_C_D)         0.092    -0.442    top_i/video_controller_0/U0/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 top_i/video_controller_0/U0/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            top_i/video_controller_0/U0/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_top_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0_1 rise@0.000ns - clk_out1_top_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.187ns (44.504%)  route 0.233ns (55.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.631    -0.548    top_i/video_controller_0/U0/clk
    SLICE_X111Y29        FDRE                                         r  top_i/video_controller_0/U0/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y29        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  top_i/video_controller_0/U0/y_reg[0]/Q
                         net (fo=8, routed)           0.233    -0.173    top_i/video_controller_0/U0/y_reg[0]
    SLICE_X111Y28        LUT4 (Prop_lut4_I1_O)        0.046    -0.127 r  top_i/video_controller_0/U0/y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    top_i/video_controller_0/U0/y[3]_i_1_n_0
    SLICE_X111Y28        FDRE                                         r  top_i/video_controller_0/U0/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.899    -0.786    top_i/video_controller_0/U0/clk
    SLICE_X111Y28        FDRE                                         r  top_i/video_controller_0/U0/y_reg[3]/C
                         clock pessimism              0.251    -0.535    
    SLICE_X111Y28        FDRE (Hold_fdre_C_D)         0.107    -0.428    top_i/video_controller_0/U0/y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    top_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y30    top_i/video_controller_0/U0/en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y28    top_i/video_controller_0/U0/hsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y28    top_i/video_controller_0/U0/vsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y29    top_i/video_controller_0/U0/x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y31    top_i/video_controller_0/U0/x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y31    top_i/video_controller_0/U0/x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y29    top_i/video_controller_0/U0/x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y29    top_i/video_controller_0/U0/x_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y28    top_i/video_controller_0/U0/hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y28    top_i/video_controller_0/U0/vsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y29    top_i/video_controller_0/U0/x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y29    top_i/video_controller_0/U0/x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y29    top_i/video_controller_0/U0/x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y29    top_i/video_controller_0/U0/x_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y29    top_i/video_controller_0/U0/y_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X113Y29    top_i/video_controller_0/U0/y_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y29    top_i/video_controller_0/U0/y_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y28    top_i/video_controller_0/U0/y_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y30    top_i/video_controller_0/U0/en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y30    top_i/video_controller_0/U0/en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y28    top_i/video_controller_0/U0/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y28    top_i/video_controller_0/U0/vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y29    top_i/video_controller_0/U0/x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y29    top_i/video_controller_0/U0/x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y29    top_i/video_controller_0/U0/x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y29    top_i/video_controller_0/U0/x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y30    top_i/video_controller_0/U0/x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y30    top_i/video_controller_0/U0/x_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_top_clk_wiz_0_0_1
  To Clock:  clkfbout_top_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_top_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



