<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\projects\I2C_PWM\gowin_project\i2c_pwm\impl\gwsynthesis\i2c_pwm.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\projects\I2C_PWM\gowin_project\i2c_pwm\src\i2c_pwm.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06-1</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN32C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Apr 05 12:37:23 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2514</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1237</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>16.667</td>
<td>60.000
<td>0.000</td>
<td>8.333</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>60.000(MHz)</td>
<td>72.998(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.968</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[6]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.656</td>
</tr>
<tr>
<td>2</td>
<td>2.968</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[5]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.656</td>
</tr>
<tr>
<td>3</td>
<td>3.911</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[7]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.712</td>
</tr>
<tr>
<td>4</td>
<td>3.911</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[6]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.712</td>
</tr>
<tr>
<td>5</td>
<td>3.925</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[7]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.699</td>
</tr>
<tr>
<td>6</td>
<td>3.925</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[5]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.699</td>
</tr>
<tr>
<td>7</td>
<td>4.070</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[7]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.553</td>
</tr>
<tr>
<td>8</td>
<td>4.070</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[4]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.553</td>
</tr>
<tr>
<td>9</td>
<td>4.231</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[5]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.392</td>
</tr>
<tr>
<td>10</td>
<td>4.231</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[4]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.392</td>
</tr>
<tr>
<td>11</td>
<td>4.266</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[5]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.358</td>
</tr>
<tr>
<td>12</td>
<td>4.328</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[4]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.295</td>
</tr>
<tr>
<td>13</td>
<td>4.330</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0/Q</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_13_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>11.936</td>
</tr>
<tr>
<td>14</td>
<td>4.391</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>11.875</td>
</tr>
<tr>
<td>15</td>
<td>4.563</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0/Q</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_15_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>11.704</td>
</tr>
<tr>
<td>16</td>
<td>4.598</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[7]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.025</td>
</tr>
<tr>
<td>17</td>
<td>4.598</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[6]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.025</td>
</tr>
<tr>
<td>18</td>
<td>4.668</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_19_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>11.598</td>
</tr>
<tr>
<td>19</td>
<td>4.709</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[6]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>11.914</td>
</tr>
<tr>
<td>20</td>
<td>4.709</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[4]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>11.914</td>
</tr>
<tr>
<td>21</td>
<td>4.710</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0/Q</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_11_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>11.557</td>
</tr>
<tr>
<td>22</td>
<td>4.953</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0/Q</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_14_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>11.314</td>
</tr>
<tr>
<td>23</td>
<td>5.009</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[7]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>11.614</td>
</tr>
<tr>
<td>24</td>
<td>5.009</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[6]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>11.614</td>
</tr>
<tr>
<td>25</td>
<td>5.009</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[5]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>11.614</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.570</td>
<td>spi_pwm_1/sclk_buffercc/buffers_0_s0/Q</td>
<td>spi_slave_ctrl/spiCtrl/io_spi_sclk_buffercc/buffers_1_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>2</td>
<td>0.574</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_data_2_s0/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[10]_s15/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>3</td>
<td>0.574</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_data_2_s0/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[10]_s15/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>4</td>
<td>0.577</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_data_0_s0/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[8]_s15/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>5</td>
<td>0.582</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_data_3_s0/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[11]_s15/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>spi_pwm_1/apb_operation_phase_0_s0/Q</td>
<td>spi_pwm_1/apb_operation_phase_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>spi_pwm_1/spi_fsm_sclk_count_value_2_s0/Q</td>
<td>spi_pwm_1/spi_fsm_sclk_count_value_2_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_0_s0/Q</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_0_s0/Q</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_1_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_5_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_5_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_8_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_8_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_9_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_9_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_14_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_14_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_15_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_15_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_17_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_17_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_24_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_24_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1/Q</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_2_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_2_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_4_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_4_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/_zz_when_utils_l25_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/_zz_when_utils_l25_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_14_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/spi_fsm_stateReg_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1</td>
</tr>
<tr>
<td>8</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_5_G[5]_s15</td>
</tr>
<tr>
<td>9</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[5]_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[4]_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[6]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>spi_pwm_1/regs_data_s5822/I0</td>
</tr>
<tr>
<td>3.738</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5817/I1</td>
</tr>
<tr>
<td>4.843</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5817/F</td>
</tr>
<tr>
<td>5.988</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>spi_pwm_1/regs_data_s5839/I3</td>
</tr>
<tr>
<td>7.020</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5839/F</td>
</tr>
<tr>
<td>8.661</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][B]</td>
<td>spi_pwm_1/regs_data_s5826/I1</td>
</tr>
<tr>
<td>9.693</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R3C9[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5826/F</td>
</tr>
<tr>
<td>11.813</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s258/I2</td>
</tr>
<tr>
<td>12.874</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s258/F</td>
</tr>
<tr>
<td>14.682</td>
<td>1.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_7_G[6]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[1][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[6]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C8[1][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[6]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.323, 38.980%; route: 7.874, 57.664%; tC2Q: 0.458, 3.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[5]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>spi_pwm_1/regs_data_s5822/I0</td>
</tr>
<tr>
<td>3.738</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5817/I1</td>
</tr>
<tr>
<td>4.843</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5817/F</td>
</tr>
<tr>
<td>5.988</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>spi_pwm_1/regs_data_s5839/I3</td>
</tr>
<tr>
<td>7.020</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5839/F</td>
</tr>
<tr>
<td>8.661</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][B]</td>
<td>spi_pwm_1/regs_data_s5826/I1</td>
</tr>
<tr>
<td>9.693</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R3C9[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5826/F</td>
</tr>
<tr>
<td>11.813</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s258/I2</td>
</tr>
<tr>
<td>12.874</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s258/F</td>
</tr>
<tr>
<td>14.682</td>
<td>1.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_7_G[5]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[5]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[5]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.323, 38.980%; route: 7.874, 57.664%; tC2Q: 0.458, 3.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[7]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>spi_pwm_1/regs_data_s5821/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5821/F</td>
</tr>
<tr>
<td>2.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5816/I0</td>
</tr>
<tr>
<td>3.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5816/F</td>
</tr>
<tr>
<td>4.788</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5825/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5825/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5820/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5820/F</td>
</tr>
<tr>
<td>8.997</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>spi_pwm_1/regs_data_s5810/I1</td>
</tr>
<tr>
<td>10.023</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5810/F</td>
</tr>
<tr>
<td>10.452</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s241/I3</td>
</tr>
<tr>
<td>11.478</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s241/F</td>
</tr>
<tr>
<td>13.739</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_0_G[7]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[7]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[7]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.247, 49.142%; route: 6.007, 47.252%; tC2Q: 0.458, 3.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[6]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>spi_pwm_1/regs_data_s5821/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5821/F</td>
</tr>
<tr>
<td>2.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5816/I0</td>
</tr>
<tr>
<td>3.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5816/F</td>
</tr>
<tr>
<td>4.788</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5825/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5825/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5820/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5820/F</td>
</tr>
<tr>
<td>8.997</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>spi_pwm_1/regs_data_s5810/I1</td>
</tr>
<tr>
<td>10.023</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5810/F</td>
</tr>
<tr>
<td>10.452</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s241/I3</td>
</tr>
<tr>
<td>11.478</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s241/F</td>
</tr>
<tr>
<td>13.739</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_0_G[6]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[6]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[6]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.247, 49.142%; route: 6.007, 47.252%; tC2Q: 0.458, 3.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[7]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>spi_pwm_1/regs_data_s5821/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5821/F</td>
</tr>
<tr>
<td>2.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5816/I0</td>
</tr>
<tr>
<td>3.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5816/F</td>
</tr>
<tr>
<td>4.788</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5825/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5825/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5820/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5820/F</td>
</tr>
<tr>
<td>8.997</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>spi_pwm_1/regs_data_s5810/I1</td>
</tr>
<tr>
<td>10.029</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5810/F</td>
</tr>
<tr>
<td>11.174</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s242/I3</td>
</tr>
<tr>
<td>12.235</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C13[2][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s242/F</td>
</tr>
<tr>
<td>13.725</td>
<td>1.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_1_G[7]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[7]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[7]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.288, 49.517%; route: 5.952, 46.874%; tC2Q: 0.458, 3.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[5]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>spi_pwm_1/regs_data_s5821/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5821/F</td>
</tr>
<tr>
<td>2.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5816/I0</td>
</tr>
<tr>
<td>3.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5816/F</td>
</tr>
<tr>
<td>4.788</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5825/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5825/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5820/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5820/F</td>
</tr>
<tr>
<td>8.997</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>spi_pwm_1/regs_data_s5810/I1</td>
</tr>
<tr>
<td>10.029</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5810/F</td>
</tr>
<tr>
<td>11.174</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s242/I3</td>
</tr>
<tr>
<td>12.235</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C13[2][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s242/F</td>
</tr>
<tr>
<td>13.725</td>
<td>1.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_1_G[5]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[5]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[5]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.288, 49.517%; route: 5.952, 46.874%; tC2Q: 0.458, 3.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[7]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>spi_pwm_1/regs_data_s5822/I0</td>
</tr>
<tr>
<td>3.738</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5817/I1</td>
</tr>
<tr>
<td>4.843</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5817/F</td>
</tr>
<tr>
<td>5.988</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>spi_pwm_1/regs_data_s5839/I3</td>
</tr>
<tr>
<td>7.020</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5839/F</td>
</tr>
<tr>
<td>8.661</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][B]</td>
<td>spi_pwm_1/regs_data_s5826/I1</td>
</tr>
<tr>
<td>9.693</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R3C9[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5826/F</td>
</tr>
<tr>
<td>11.813</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s258/I2</td>
</tr>
<tr>
<td>12.874</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s258/F</td>
</tr>
<tr>
<td>13.580</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_7_G[7]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[7]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[7]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.323, 42.404%; route: 6.772, 53.945%; tC2Q: 0.458, 3.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[4]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.639</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>spi_pwm_1/regs_data_s5822/I0</td>
</tr>
<tr>
<td>3.738</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5817/I1</td>
</tr>
<tr>
<td>4.843</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5817/F</td>
</tr>
<tr>
<td>5.988</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>spi_pwm_1/regs_data_s5839/I3</td>
</tr>
<tr>
<td>7.020</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5839/F</td>
</tr>
<tr>
<td>8.661</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][B]</td>
<td>spi_pwm_1/regs_data_s5826/I1</td>
</tr>
<tr>
<td>9.693</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R3C9[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5826/F</td>
</tr>
<tr>
<td>11.813</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s258/I2</td>
</tr>
<tr>
<td>12.874</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s258/F</td>
</tr>
<tr>
<td>13.580</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_7_G[4]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[4]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_7_G[4]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.323, 42.404%; route: 6.772, 53.945%; tC2Q: 0.458, 3.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[5]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>spi_pwm_1/regs_data_s5821/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5821/F</td>
</tr>
<tr>
<td>2.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5816/I0</td>
</tr>
<tr>
<td>3.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5816/F</td>
</tr>
<tr>
<td>4.788</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5825/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5825/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5820/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5820/F</td>
</tr>
<tr>
<td>8.997</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>spi_pwm_1/regs_data_s5810/I1</td>
</tr>
<tr>
<td>10.023</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5810/F</td>
</tr>
<tr>
<td>10.452</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s250/I2</td>
</tr>
<tr>
<td>11.478</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s250/F</td>
</tr>
<tr>
<td>13.419</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_9_G[5]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[5]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[5]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.247, 50.410%; route: 5.687, 45.892%; tC2Q: 0.458, 3.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[4]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>spi_pwm_1/regs_data_s5821/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5821/F</td>
</tr>
<tr>
<td>2.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5816/I0</td>
</tr>
<tr>
<td>3.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5816/F</td>
</tr>
<tr>
<td>4.788</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5825/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5825/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5820/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5820/F</td>
</tr>
<tr>
<td>8.997</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>spi_pwm_1/regs_data_s5810/I1</td>
</tr>
<tr>
<td>10.023</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5810/F</td>
</tr>
<tr>
<td>10.452</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s250/I2</td>
</tr>
<tr>
<td>11.478</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s250/F</td>
</tr>
<tr>
<td>13.419</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_9_G[4]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[4]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[4]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.247, 50.410%; route: 5.687, 45.892%; tC2Q: 0.458, 3.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[5]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>spi_pwm_1/regs_data_s5821/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5821/F</td>
</tr>
<tr>
<td>2.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5816/I0</td>
</tr>
<tr>
<td>3.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5816/F</td>
</tr>
<tr>
<td>4.788</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5825/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5825/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5820/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5820/F</td>
</tr>
<tr>
<td>8.997</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>spi_pwm_1/regs_data_s5810/I1</td>
</tr>
<tr>
<td>10.023</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5810/F</td>
</tr>
<tr>
<td>10.452</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s241/I3</td>
</tr>
<tr>
<td>11.478</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s241/F</td>
</tr>
<tr>
<td>13.384</td>
<td>1.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_0_G[5]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[5]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[5]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.247, 50.552%; route: 5.652, 45.739%; tC2Q: 0.458, 3.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[4]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>spi_pwm_1/regs_data_s5821/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5821/F</td>
</tr>
<tr>
<td>2.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5816/I0</td>
</tr>
<tr>
<td>3.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5816/F</td>
</tr>
<tr>
<td>4.788</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5825/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5825/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5820/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5820/F</td>
</tr>
<tr>
<td>8.997</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>spi_pwm_1/regs_data_s5810/I1</td>
</tr>
<tr>
<td>10.023</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5810/F</td>
</tr>
<tr>
<td>10.452</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s241/I3</td>
</tr>
<tr>
<td>11.478</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s241/F</td>
</tr>
<tr>
<td>13.322</td>
<td>1.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_0_G[4]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[4]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[4]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.247, 50.809%; route: 5.590, 45.464%; tC2Q: 0.458, 3.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R10C7[0][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>spi_pwm_1/n1959_s2/I0</td>
</tr>
<tr>
<td>4.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1959_s2/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>spi_pwm_1/n1956_s2/I3</td>
</tr>
<tr>
<td>6.040</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1956_s2/F</td>
</tr>
<tr>
<td>6.057</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>spi_pwm_1/n1955_s2/I1</td>
</tr>
<tr>
<td>6.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1955_s2/F</td>
</tr>
<tr>
<td>8.822</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>spi_pwm_1/n1952_s2/I3</td>
</tr>
<tr>
<td>9.854</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1952_s2/F</td>
</tr>
<tr>
<td>11.313</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C6[3][A]</td>
<td>spi_pwm_1/n1950_s2/I2</td>
</tr>
<tr>
<td>12.135</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C6[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1950_s2/F</td>
</tr>
<tr>
<td>12.141</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C6[0][A]</td>
<td>spi_pwm_1/n1950_s3/I0</td>
</tr>
<tr>
<td>12.963</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C6[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1950_s3/F</td>
</tr>
<tr>
<td>12.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C6[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][A]</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_13_s0/CLK</td>
</tr>
<tr>
<td>17.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C6[0][A]</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.419, 45.400%; route: 6.059, 50.761%; tC2Q: 0.458, 3.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1/Q</td>
</tr>
<tr>
<td>2.296</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td>spi_pwm_1/n1843_s2/I3</td>
</tr>
<tr>
<td>3.395</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C11[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1843_s2/F</td>
</tr>
<tr>
<td>4.215</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td>spi_pwm_1/n1840_s2/I3</td>
</tr>
<tr>
<td>4.841</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C12[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1840_s2/F</td>
</tr>
<tr>
<td>5.346</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>spi_pwm_1/n1837_s2/I3</td>
</tr>
<tr>
<td>5.971</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1837_s2/F</td>
</tr>
<tr>
<td>6.399</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>spi_pwm_1/n1834_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1834_s2/F</td>
</tr>
<tr>
<td>8.532</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>spi_pwm_1/n1828_s2/I1</td>
</tr>
<tr>
<td>9.354</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1828_s2/F</td>
</tr>
<tr>
<td>11.803</td>
<td>2.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>spi_pwm_1/n1827_s1/I1</td>
</tr>
<tr>
<td>12.902</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1827_s1/F</td>
</tr>
<tr>
<td>12.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/CLK</td>
</tr>
<tr>
<td>17.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.093, 42.887%; route: 6.324, 53.254%; tC2Q: 0.458, 3.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R10C7[0][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>spi_pwm_1/n1959_s2/I0</td>
</tr>
<tr>
<td>4.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1959_s2/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>spi_pwm_1/n1956_s2/I3</td>
</tr>
<tr>
<td>6.040</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1956_s2/F</td>
</tr>
<tr>
<td>6.057</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>spi_pwm_1/n1955_s2/I1</td>
</tr>
<tr>
<td>6.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1955_s2/F</td>
</tr>
<tr>
<td>8.822</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>spi_pwm_1/n1952_s2/I3</td>
</tr>
<tr>
<td>9.854</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1952_s2/F</td>
</tr>
<tr>
<td>10.669</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>spi_pwm_1/n1949_s2/I3</td>
</tr>
<tr>
<td>11.295</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1949_s2/F</td>
</tr>
<tr>
<td>12.105</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>spi_pwm_1/n1948_s1/I1</td>
</tr>
<tr>
<td>12.731</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1948_s1/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_15_s0/CLK</td>
</tr>
<tr>
<td>17.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.027, 42.951%; route: 6.219, 53.133%; tC2Q: 0.458, 3.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[7]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>spi_pwm_1/regs_data_s5821/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5821/F</td>
</tr>
<tr>
<td>2.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5816/I0</td>
</tr>
<tr>
<td>3.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5816/F</td>
</tr>
<tr>
<td>4.788</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5825/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5825/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5820/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5820/F</td>
</tr>
<tr>
<td>8.997</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>spi_pwm_1/regs_data_s5810/I1</td>
</tr>
<tr>
<td>10.023</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5810/F</td>
</tr>
<tr>
<td>10.452</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s250/I2</td>
</tr>
<tr>
<td>11.478</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s250/F</td>
</tr>
<tr>
<td>13.051</td>
<td>1.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_9_G[7]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[7]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[7]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.247, 51.951%; route: 5.320, 44.238%; tC2Q: 0.458, 3.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[6]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>spi_pwm_1/regs_data_s5821/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5821/F</td>
</tr>
<tr>
<td>2.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5816/I0</td>
</tr>
<tr>
<td>3.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5816/F</td>
</tr>
<tr>
<td>4.788</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5825/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5825/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5820/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5820/F</td>
</tr>
<tr>
<td>8.997</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>spi_pwm_1/regs_data_s5810/I1</td>
</tr>
<tr>
<td>10.023</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5810/F</td>
</tr>
<tr>
<td>10.452</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s250/I2</td>
</tr>
<tr>
<td>11.478</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s250/F</td>
</tr>
<tr>
<td>13.051</td>
<td>1.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_9_G[6]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[6]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[6]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.247, 51.951%; route: 5.320, 44.238%; tC2Q: 0.458, 3.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1/Q</td>
</tr>
<tr>
<td>2.296</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td>spi_pwm_1/n1843_s2/I3</td>
</tr>
<tr>
<td>3.395</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C11[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1843_s2/F</td>
</tr>
<tr>
<td>4.215</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td>spi_pwm_1/n1840_s2/I3</td>
</tr>
<tr>
<td>4.841</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C12[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1840_s2/F</td>
</tr>
<tr>
<td>5.346</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>spi_pwm_1/n1837_s2/I3</td>
</tr>
<tr>
<td>5.971</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1837_s2/F</td>
</tr>
<tr>
<td>6.399</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>spi_pwm_1/n1834_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1834_s2/F</td>
</tr>
<tr>
<td>8.532</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>spi_pwm_1/n1828_s2/I1</td>
</tr>
<tr>
<td>9.354</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1828_s2/F</td>
</tr>
<tr>
<td>11.803</td>
<td>2.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>spi_pwm_1/n1828_s3/I1</td>
</tr>
<tr>
<td>12.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1828_s3/F</td>
</tr>
<tr>
<td>12.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_19_s1/CLK</td>
</tr>
<tr>
<td>17.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.816, 41.523%; route: 6.324, 54.526%; tC2Q: 0.458, 3.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[6]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>spi_pwm_1/regs_data_s5821/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5821/F</td>
</tr>
<tr>
<td>2.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5816/I0</td>
</tr>
<tr>
<td>3.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5816/F</td>
</tr>
<tr>
<td>4.788</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5825/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5825/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5820/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5820/F</td>
</tr>
<tr>
<td>8.997</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>spi_pwm_1/regs_data_s5810/I1</td>
</tr>
<tr>
<td>10.029</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5810/F</td>
</tr>
<tr>
<td>11.174</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s242/I3</td>
</tr>
<tr>
<td>12.235</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C13[2][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s242/F</td>
</tr>
<tr>
<td>12.941</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_1_G[6]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[6]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[6]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.288, 52.778%; route: 5.168, 43.375%; tC2Q: 0.458, 3.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[4]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>spi_pwm_1/regs_data_s5821/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5821/F</td>
</tr>
<tr>
<td>2.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5816/I0</td>
</tr>
<tr>
<td>3.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5816/F</td>
</tr>
<tr>
<td>4.788</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5825/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5825/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5820/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5820/F</td>
</tr>
<tr>
<td>8.997</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>spi_pwm_1/regs_data_s5810/I1</td>
</tr>
<tr>
<td>10.029</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5810/F</td>
</tr>
<tr>
<td>11.174</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s242/I3</td>
</tr>
<tr>
<td>12.235</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C13[2][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s242/F</td>
</tr>
<tr>
<td>12.941</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_1_G[4]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[4]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[4]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.288, 52.778%; route: 5.168, 43.375%; tC2Q: 0.458, 3.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R10C7[0][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>spi_pwm_1/n1959_s2/I0</td>
</tr>
<tr>
<td>4.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1959_s2/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>spi_pwm_1/n1956_s2/I3</td>
</tr>
<tr>
<td>6.040</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1956_s2/F</td>
</tr>
<tr>
<td>6.057</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>spi_pwm_1/n1955_s2/I1</td>
</tr>
<tr>
<td>6.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1955_s2/F</td>
</tr>
<tr>
<td>8.822</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>spi_pwm_1/n1952_s2/I3</td>
</tr>
<tr>
<td>9.854</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1952_s2/F</td>
</tr>
<tr>
<td>11.484</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][A]</td>
<td>spi_pwm_1/n1952_s3/I1</td>
</tr>
<tr>
<td>12.583</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1952_s3/F</td>
</tr>
<tr>
<td>12.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[2][A]</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_11_s0/CLK</td>
</tr>
<tr>
<td>17.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C7[2][A]</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 42.175%; route: 6.224, 53.859%; tC2Q: 0.458, 3.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R10C7[0][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>spi_pwm_1/n1959_s2/I0</td>
</tr>
<tr>
<td>4.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1959_s2/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>spi_pwm_1/n1956_s2/I3</td>
</tr>
<tr>
<td>6.040</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1956_s2/F</td>
</tr>
<tr>
<td>6.057</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>spi_pwm_1/n1955_s2/I1</td>
</tr>
<tr>
<td>6.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1955_s2/F</td>
</tr>
<tr>
<td>8.822</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>spi_pwm_1/n1952_s2/I3</td>
</tr>
<tr>
<td>9.854</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1952_s2/F</td>
</tr>
<tr>
<td>10.669</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>spi_pwm_1/n1949_s2/I3</td>
</tr>
<tr>
<td>11.294</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1949_s2/F</td>
</tr>
<tr>
<td>11.715</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[2][B]</td>
<td>spi_pwm_1/n1949_s3/I1</td>
</tr>
<tr>
<td>12.341</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C7[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1949_s3/F</td>
</tr>
<tr>
<td>12.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[2][B]</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_14_s0/CLK</td>
</tr>
<tr>
<td>17.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C7[2][B]</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.026, 44.423%; route: 5.830, 51.526%; tC2Q: 0.458, 4.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[7]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>spi_pwm_1/regs_data_s5821/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5821/F</td>
</tr>
<tr>
<td>2.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5816/I0</td>
</tr>
<tr>
<td>3.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5816/F</td>
</tr>
<tr>
<td>4.788</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5825/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5825/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5820/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5820/F</td>
</tr>
<tr>
<td>8.997</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>spi_pwm_1/regs_data_s5810/I1</td>
</tr>
<tr>
<td>10.029</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5810/F</td>
</tr>
<tr>
<td>10.862</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s249/I2</td>
</tr>
<tr>
<td>11.487</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s249/F</td>
</tr>
<tr>
<td>12.641</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_8_G[7]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[7]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[7]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.852, 50.387%; route: 5.304, 45.667%; tC2Q: 0.458, 3.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[6]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>spi_pwm_1/regs_data_s5821/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5821/F</td>
</tr>
<tr>
<td>2.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5816/I0</td>
</tr>
<tr>
<td>3.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5816/F</td>
</tr>
<tr>
<td>4.788</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5825/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5825/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5820/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5820/F</td>
</tr>
<tr>
<td>8.997</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>spi_pwm_1/regs_data_s5810/I1</td>
</tr>
<tr>
<td>10.029</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5810/F</td>
</tr>
<tr>
<td>10.862</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s249/I2</td>
</tr>
<tr>
<td>11.487</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s249/F</td>
</tr>
<tr>
<td>12.641</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_8_G[6]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[6]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[6]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.852, 50.387%; route: 5.304, 45.667%; tC2Q: 0.458, 3.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[5]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>spi_pwm_1/regs_data_s5821/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5821/F</td>
</tr>
<tr>
<td>2.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5816/I0</td>
</tr>
<tr>
<td>3.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5816/F</td>
</tr>
<tr>
<td>4.788</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5825/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5825/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5820/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5820/F</td>
</tr>
<tr>
<td>8.997</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>spi_pwm_1/regs_data_s5810/I1</td>
</tr>
<tr>
<td>10.029</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5810/F</td>
</tr>
<tr>
<td>10.862</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s249/I2</td>
</tr>
<tr>
<td>11.487</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s249/F</td>
</tr>
<tr>
<td>12.641</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_8_G[5]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[5]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[5]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.852, 50.387%; route: 5.304, 45.667%; tC2Q: 0.458, 3.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/sclk_buffercc/buffers_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/spiCtrl/io_spi_sclk_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>spi_pwm_1/sclk_buffercc/buffers_0_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/sclk_buffercc/buffers_0_s0/Q</td>
</tr>
<tr>
<td>1.300</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/io_spi_sclk_buffercc/buffers_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>spi_slave_ctrl/spiCtrl/io_spi_sclk_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>spi_slave_ctrl/spiCtrl/io_spi_sclk_buffercc/buffers_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[10]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_data_2_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_data_2_s0/Q</td>
</tr>
<tr>
<td>1.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_10_G[10]_s15/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[10]_s15/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[10]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.973%; tC2Q: 0.333, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[10]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_data_2_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_data_2_s0/Q</td>
</tr>
<tr>
<td>1.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_4_G[10]_s15/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[10]_s15/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[10]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.973%; tC2Q: 0.333, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[8]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_data_0_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R9C6[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_data_0_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_4_G[8]_s15/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[8]_s15/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[8]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.211%; tC2Q: 0.333, 57.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[11]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_data_3_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_data_3_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_4_G[11]_s15/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[11]_s15/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[11]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.711%; tC2Q: 0.333, 57.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>spi_pwm_1/n1827_s1/I2</td>
</tr>
<tr>
<td>1.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1827_s1/F</td>
</tr>
<tr>
<td>1.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>spi_pwm_1/n1826_s1/I2</td>
</tr>
<tr>
<td>1.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1826_s1/F</td>
</tr>
<tr>
<td>1.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>spi_pwm_1/n1824_s3/I1</td>
</tr>
<tr>
<td>1.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1824_s3/F</td>
</tr>
<tr>
<td>1.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/apb_operation_phase_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/apb_operation_phase_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16[1][A]</td>
<td>spi_pwm_1/apb_operation_phase_0_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C16[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/apb_operation_phase_0_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16[1][A]</td>
<td>spi_pwm_1/n2021_s6/I1</td>
</tr>
<tr>
<td>1.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C16[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n2021_s6/F</td>
</tr>
<tr>
<td>1.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/apb_operation_phase_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16[1][A]</td>
<td>spi_pwm_1/apb_operation_phase_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C16[1][A]</td>
<td>spi_pwm_1/apb_operation_phase_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_sclk_count_value_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/spi_fsm_sclk_count_value_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>spi_pwm_1/spi_fsm_sclk_count_value_2_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_sclk_count_value_2_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>spi_pwm_1/spi_fsm_sclk_count_valueNext_2_s1/I2</td>
</tr>
<tr>
<td>1.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/spi_fsm_sclk_count_valueNext_2_s1/F</td>
</tr>
<tr>
<td>1.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_sclk_count_value_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>spi_pwm_1/spi_fsm_sclk_count_value_2_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>spi_pwm_1/spi_fsm_sclk_count_value_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pre_divicder_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>spi_pwm_1/n1782_s1/I0</td>
</tr>
<tr>
<td>1.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1782_s1/F</td>
</tr>
<tr>
<td>1.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pre_divicder_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_0_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/counter_value_0_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_valueNext_0_s1/I1</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/spiCtrl/counter_valueNext_0_s1/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/counter_value_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>spi_pwm_1/n2068_s5/I2</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n2068_s5/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_5_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_5_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>spi_pwm_1/n1842_s1/I2</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1842_s1/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_5_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_8_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_8_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>spi_pwm_1/n1839_s1/I2</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1839_s1/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_8_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_9_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C12[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_9_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>spi_pwm_1/n1838_s3/I1</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1838_s3/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_9_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_14_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_14_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>spi_pwm_1/n1833_s1/I2</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1833_s1/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_14_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_15_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_15_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>spi_pwm_1/n1832_s3/I1</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1832_s3/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_15_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_17_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_17_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>spi_pwm_1/n1830_s1/I2</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1830_s1/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_17_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_24_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_24_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_24_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>spi_pwm_1/n1823_s4/I1</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1823_s4/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_24_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>spi_pwm_1/n1820_s1/I2</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1820_s1/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>spi_pwm_1/n2067_s5/I1</td>
</tr>
<tr>
<td>1.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n2067_s5/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/n2063_s5/I2</td>
</tr>
<tr>
<td>1.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n2063_s5/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_2_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_2_s1/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>spi_pwm_1/n1845_s1/I2</td>
</tr>
<tr>
<td>1.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1845_s1/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_2_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_4_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_4_s1/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>spi_pwm_1/n1843_s3/I0</td>
</tr>
<tr>
<td>1.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1843_s3/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_4_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/_zz_when_utils_l25_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/_zz_when_utils_l25_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/_zz_when_utils_l25_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/_zz_when_utils_l25_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/_zz_when_utils_l25_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/_zz_when_utils_l25_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_14_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/spi_fsm_stateReg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/spi_fsm_stateReg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/spi_fsm_stateReg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_5_G[5]_s15</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_5_G[5]_s15/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_5_G[5]_s15/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[5]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[5]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[5]_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[4]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[4]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[4]_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>537</td>
<td>osc_oscout</td>
<td>2.968</td>
<td>1.395</td>
</tr>
<tr>
<td>131</td>
<td>_zz_apb_m_PWDATA_1_3_7</td>
<td>7.603</td>
<td>2.387</td>
</tr>
<tr>
<td>128</td>
<td>_zz_apb_m_PWDATA_1_3_8</td>
<td>8.004</td>
<td>3.523</td>
</tr>
<tr>
<td>64</td>
<td>_zz_apb_m_PWDATA_1[2]</td>
<td>7.603</td>
<td>2.495</td>
</tr>
<tr>
<td>32</td>
<td>_zz_apb_m_PWDATA_1[1]</td>
<td>7.867</td>
<td>2.646</td>
</tr>
<tr>
<td>31</td>
<td>pwm_pwm_area_timeout_area_counter_31_13</td>
<td>12.114</td>
<td>1.814</td>
</tr>
<tr>
<td>25</td>
<td>regs_data_regs_data_RAMREG_11_G[15]_16</td>
<td>11.146</td>
<td>1.969</td>
</tr>
<tr>
<td>25</td>
<td>pwm_pwm_area_timeout_area_flag</td>
<td>10.723</td>
<td>2.312</td>
</tr>
<tr>
<td>24</td>
<td>regs_data_5825</td>
<td>5.992</td>
<td>1.795</td>
</tr>
<tr>
<td>22</td>
<td>n1107_3</td>
<td>7.907</td>
<td>2.830</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C4</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
