Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 30 23:42:14 2020
| Host         : Monotonous running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pattern_recognizer_control_sets_placed.rpt
| Design       : pattern_recognizer
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    90 |
|    Minimum number of control sets                        |    90 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    90 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    63 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             193 |           76 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             428 |          147 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------+---------------------------------+------------------+----------------+
|   Clock Signal   |            Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+------------------------------------+---------------------------------+------------------+----------------+
|  clock_IBUF_BUFG |                                    |                                 |                1 |              1 |
|  clock_IBUF_BUFG | ram0/G6counter_0x13_reg[4]         |                                 |                1 |              1 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_36    |                                 |                1 |              1 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_35    |                                 |                1 |              1 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_37    |                                 |                1 |              1 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]       |                                 |                1 |              1 |
|  clock_IBUF_BUFG | ram0/G4counter_0x09_reg[6]         |                                 |                1 |              1 |
|  clock_IBUF_BUFG | ram0/addr_reg_reg[15]_2            |                                 |                1 |              1 |
|  clock_IBUF_BUFG | ram0/counter_0x02_reg[1]           |                                 |                1 |              1 |
|  clock_IBUF_BUFG | ram0/counter_0x04_reg[5]           |                                 |                1 |              1 |
|  clock_IBUF_BUFG | ram0/counter_0x03_reg[6]           |                                 |                1 |              1 |
|  clock_IBUF_BUFG | ram0/counter_0x06_reg[1]           |                                 |                1 |              1 |
|  clock_IBUF_BUFG | ram0/counter_0x26_reg[1]           |                                 |                1 |              1 |
|  clock_IBUF_BUFG | pat[4]_i_1_n_0                     |                                 |                1 |              5 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_36    | ram0/FSM_onehot_state_reg[1]_37 |                2 |              7 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_35    | ram0/FSM_onehot_state_reg[1]_33 |                2 |              7 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_37    | ram0/FSM_onehot_state_reg[1]_38 |                2 |              7 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]       | ram0/FSM_onehot_state_reg[1]_0  |                2 |              7 |
|  clock_IBUF_BUFG | ram0/G6counter_0x13_reg[4]         | ram0/FSM_onehot_state_reg[1]_8  |                2 |              7 |
|  clock_IBUF_BUFG | ram0/G4counter_0x09_reg[6]         | ram0/FSM_onehot_state_reg[1]_40 |                2 |              7 |
|  clock_IBUF_BUFG | ram0/counter_0x03_reg[6]           | ram0/FSM_onehot_state_reg[1]_14 |                2 |              7 |
|  clock_IBUF_BUFG | ram0/addr_reg_reg[15]_2            | ram0/FSM_onehot_state_reg[1]_36 |                2 |              7 |
|  clock_IBUF_BUFG | ram0/counter_0x02_reg[1]           | ram0/FSM_onehot_state_reg[1]_15 |                2 |              7 |
|  clock_IBUF_BUFG | ram0/counter_0x04_reg[5]           | ram0/FSM_onehot_state_reg[1]_35 |                2 |              7 |
|  clock_IBUF_BUFG | ram0/counter_0x06_reg[1]           | ram0/FSM_onehot_state_reg[1]_34 |                2 |              7 |
|  clock_IBUF_BUFG | ram0/counter_0x26_reg[1]           | ram0/FSM_onehot_state_reg[1]_41 |                2 |              7 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_22    | ram0/FSM_onehot_state_reg[1]_25 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_28    | ram0/FSM_onehot_state_reg[1]_29 |                2 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_3     | ram0/FSM_onehot_state_reg[1]_6  |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_31    | ram0/FSM_onehot_state_reg[1]_31 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_27    | ram0/FSM_onehot_state_reg[1]_28 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_33    | ram0/FSM_onehot_state_reg[1]_32 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[1]       | ram0/FSM_onehot_state_reg[1]_5  |                2 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_26    | ram0/FSM_onehot_state_reg[1]_27 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_39    | ram0/FSM_onehot_state_reg[1]_42 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_7     | ram0/FSM_onehot_state_reg[1]_10 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_41    | ram0/FSM_onehot_state_reg[1]_43 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_8     | ram0/FSM_onehot_state_reg[1]_12 |                2 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_38    | ram0/FSM_onehot_state_reg[1]_39 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_43    | ram0/FSM_onehot_state_reg[1]_44 |                2 |              8 |
|  clock_IBUF_BUFG | ram0/G2counter_0x0f_reg[1]         | ram0/FSM_onehot_state_reg[0]_46 |                3 |              8 |
|  clock_IBUF_BUFG | FSM_onehot_state[7]_i_1_n_0        | reset_IBUF                      |                4 |              8 |
|  clock_IBUF_BUFG | ram0/G6counter_0x0f_reg[1]         | ram0/FSM_onehot_state_reg[1]_24 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/G5counter_0x21[7]_i_4_0       | ram0/FSM_onehot_state_reg[1]_46 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/addr_reg_reg[15]_0            | ram0/FSM_onehot_state_reg[1]_2  |                3 |              8 |
|  clock_IBUF_BUFG | ram0/G0counter_0x13_reg[1]         | ram0/FSM_onehot_state_reg[1]_4  |                3 |              8 |
|  clock_IBUF_BUFG | ram0/addr_reg_reg[15]_1            | ram0/FSM_onehot_state_reg[0]_47 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_24    | ram0/FSM_onehot_state_reg[1]_26 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_13    | ram0/FSM_onehot_state_reg[1]_17 |                2 |              8 |
|  clock_IBUF_BUFG | ram0/P19P20counter_0x1b[7]_i_4_0   | ram0/FSM_onehot_state_reg[1]_9  |                3 |              8 |
|  clock_IBUF_BUFG | ram0/addr_reg_reg[15]              | ram0/FSM_onehot_state_reg[1]_1  |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_19    | ram0/FSM_onehot_state_reg[0]_49 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_23    | ram0/FSM_onehot_state_reg[0]_50 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_10    | ram0/FSM_onehot_state_reg[1]_13 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_20    | ram0/FSM_onehot_state_reg[1]_22 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_12    | ram0/FSM_onehot_state_reg[1]_16 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/P16P17counter_0x12_reg[1]     | ram0/FSM_onehot_state_reg[1]_45 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_14    | ram0/FSM_onehot_state_reg[1]_18 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_16    | ram0/FSM_onehot_state_reg[1]_19 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/counter_0x0a_reg[6]           | ram0/FSM_onehot_state_reg[1]_11 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/counter_0x0b_reg[1]           | ram0/FSM_onehot_state_reg[1]_30 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/counter_0x10_reg[1]           | ram0/FSM_onehot_state_reg[1]_47 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/counter_0x0e_reg[2]           | ram0/FSM_onehot_state_reg[1]_23 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/counter_0x18_reg[5]           | ram0/FSM_onehot_state_reg[1]_7  |                3 |              8 |
|  clock_IBUF_BUFG | ram0/counter_0x1e[7]_i_4_0         | ram0/FSM_onehot_state_reg[1]_3  |                2 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_17    | ram0/FSM_onehot_state_reg[0]_48 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_18    | ram0/FSM_onehot_state_reg[1]_21 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_15[0] |                                 |                4 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_25[0] |                                 |                4 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_9[0]  |                                 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_42[0] |                                 |                2 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_40[0] |                                 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_5[0]  |                                 |                2 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_29[0] |                                 |                2 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_32[0] |                                 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_2[0]  |                                 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_21[0] |                                 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_0[0]  |                                 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_45[0] |                                 |                2 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_11[0] |                                 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_6[0]  |                                 |                2 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_1[0]  |                                 |                4 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_30[0] |                                 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_51[0] |                                 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_44[0] |                                 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/E[0]                          |                                 |                2 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_4[0]  |                                 |                3 |              8 |
|  clock_IBUF_BUFG | ram0/FSM_onehot_state_reg[0]_34[0] |                                 |                3 |              8 |
|  clock_IBUF_BUFG | output[7]_i_1_n_0                  |                                 |                3 |              8 |
|  clock_IBUF_BUFG | addr_reg[15]_i_2_n_0               | addr_reg[15]_i_1_n_0            |                5 |             16 |
+------------------+------------------------------------+---------------------------------+------------------+----------------+


