// Seed: 1053237685
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7, id_8;
endmodule
module module_1 (
    output tri1  id_0,
    output tri   id_1,
    input  wand  id_2,
    input  wand  id_3,
    output logic id_4,
    output uwire id_5
);
  wire id_7;
  and primCall (id_1, id_11, id_2, id_9, id_8, id_10, id_7, id_3);
  logic [7:0] id_8;
  tri0 id_9, id_10;
  localparam id_11 = id_8[1||-1];
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7,
      id_9,
      id_7,
      id_11
  );
  always id_5 = 1;
  initial id_4 <= ^id_10;
  assign id_0 = -1;
endmodule
