0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/karim/Coursework_FPGA/Coursework_FPGA.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sim_1/new/uart_rx_tb.v,1710577859,verilog,,,,uart_rx_tb,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/uart_rx.sv,1710576637,systemVerilog,,,,uart_rx,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
