// Seed: 119257548
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output supply0 id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  assign id_2 = id_4;
  id_9 :
  assert property (@(-1 or posedge 1) id_4)
  else begin : LABEL_0
    $signed(90);
    ;
  end
  wire id_10;
  integer id_11;
endmodule
module module_1 #(
    parameter id_3 = 32'd23
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire _id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  tri id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_1,
      id_6
  );
  wire id_7;
  wire [id_3  ==  ~ "" : 1] id_8;
endmodule
