// Seed: 3893250383
module module_0;
  always @(posedge id_1 >= 1) begin
    id_1 <= id_1;
    id_1 <= id_1 ? id_1 : 1;
    assume #1  (id_1) $display(1);
    else $display((id_1) * 1'b0 - 1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1 - id_3;
  assign id_2 = "" ? id_1 == id_3 : id_3;
  id_4(
      .id_0(""),
      .id_1(id_1),
      .id_2(1),
      .id_3(((1'b0))),
      .id_4(id_1),
      .id_5(1),
      .id_6(id_1),
      .id_7(id_3),
      .id_8(1'b0)
  ); module_0();
endmodule
