TimeQuest Timing Analyzer report for GPS
Mon Dec 02 01:37:14 2013
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'image|VGA|mypll|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'image|VGA|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'image|VGA|mypll|altpll_component|pll|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'image|VGA|mypll|altpll_component|pll|clk[0]'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'image|VGA|mypll|altpll_component|pll|clk[0]'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'image|VGA|mypll|altpll_component|pll|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; GPS                                              ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C35F672C8                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                        ; Targets                                         ;
+---------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------+-------------------------------------------------+
; CLOCK_50                                    ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                               ; { CLOCK_50 }                                    ;
; image|VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; image|VGA|mypll|altpll_component|pll|inclk[0] ; { image|VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                           ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 48.35 MHz  ; 48.35 MHz       ; CLOCK_50                                    ;      ;
; 103.46 MHz ; 103.46 MHz      ; image|VGA|mypll|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_50                                    ; -0.683 ; -1.366        ;
; image|VGA|mypll|altpll_component|pll|clk[0] ; 30.334 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow Model Hold Summary                                             ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 0.499 ; 0.000         ;
; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.736 ; 0.000         ;
+---------------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_50                                    ; 6.933  ; 0.000         ;
; image|VGA|mypll|altpll_component|pll|clk[0] ; 16.933 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                              ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; -0.683 ; v[21]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.715     ;
; -0.683 ; v[21]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.715     ;
; -0.507 ; v[19]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.539     ;
; -0.507 ; v[19]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.539     ;
; -0.467 ; v[15]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.499     ;
; -0.467 ; v[15]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.499     ;
; -0.457 ; v[25]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 20.485     ;
; -0.457 ; v[25]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 20.485     ;
; -0.428 ; v[24]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 20.456     ;
; -0.428 ; v[24]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 20.456     ;
; -0.385 ; v[3]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 20.423     ;
; -0.385 ; v[3]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 20.423     ;
; -0.382 ; v[26]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 20.410     ;
; -0.382 ; v[26]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 20.410     ;
; -0.328 ; v[1]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 20.366     ;
; -0.328 ; v[1]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 20.366     ;
; -0.201 ; v[14]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.233     ;
; -0.201 ; v[14]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.233     ;
; -0.186 ; v[29]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 20.214     ;
; -0.186 ; v[29]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 20.214     ;
; -0.185 ; v[2]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 20.223     ;
; -0.185 ; v[2]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 20.223     ;
; -0.142 ; v[20]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.174     ;
; -0.142 ; v[20]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.174     ;
; -0.136 ; v[27]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 20.164     ;
; -0.136 ; v[27]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 20.164     ;
; -0.114 ; v[5]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 20.152     ;
; -0.114 ; v[5]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 20.152     ;
; -0.070 ; v[23]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.102     ;
; -0.070 ; v[23]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.102     ;
; -0.058 ; v[17]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.090     ;
; -0.058 ; v[17]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.090     ;
; -0.028 ; v[22]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.060     ;
; -0.028 ; v[22]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.060     ;
; -0.014 ; t[8]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 20.044     ;
; -0.014 ; t[8]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 20.044     ;
; -0.014 ; v[18]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.046     ;
; -0.014 ; v[18]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 20.046     ;
; 0.022  ; t[1]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 20.008     ;
; 0.022  ; t[1]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 20.008     ;
; 0.029  ; v[0]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 20.009     ;
; 0.029  ; v[0]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 20.009     ;
; 0.082  ; t[2]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.948     ;
; 0.082  ; t[2]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.948     ;
; 0.093  ; v[31]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 19.935     ;
; 0.093  ; v[31]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 19.935     ;
; 0.096  ; t[5]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.934     ;
; 0.096  ; t[5]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.934     ;
; 0.136  ; t[6]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.894     ;
; 0.136  ; t[6]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.894     ;
; 0.161  ; v[4]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 19.877     ;
; 0.161  ; v[4]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 19.877     ;
; 0.271  ; t[4]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.759     ;
; 0.271  ; t[4]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.759     ;
; 0.283  ; v[10]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 19.749     ;
; 0.283  ; v[10]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 19.749     ;
; 0.297  ; v[32]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 19.731     ;
; 0.297  ; v[32]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 19.731     ;
; 0.308  ; t[3]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.722     ;
; 0.308  ; t[3]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.722     ;
; 0.353  ; v[11]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 19.679     ;
; 0.353  ; v[11]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 19.679     ;
; 0.367  ; s[31]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 19.668     ;
; 0.367  ; s[31]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 19.668     ;
; 0.369  ; t[7]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.661     ;
; 0.369  ; t[7]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.661     ;
; 0.396  ; v[12]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 19.636     ;
; 0.396  ; v[12]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 19.636     ;
; 0.398  ; t[9]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.632     ;
; 0.398  ; t[9]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.632     ;
; 0.423  ; t[25]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 19.602     ;
; 0.423  ; t[25]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 19.602     ;
; 0.442  ; v[6]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 19.596     ;
; 0.442  ; v[6]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 19.596     ;
; 0.442  ; v[30]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 19.586     ;
; 0.442  ; v[30]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 19.586     ;
; 0.457  ; t[10]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.573     ;
; 0.457  ; t[10]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.573     ;
; 0.462  ; z[30]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 19.551     ;
; 0.462  ; z[30]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 19.551     ;
; 0.548  ; v[13]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 19.484     ;
; 0.548  ; v[13]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 19.484     ;
; 0.604  ; t[8]      ; LEDR[0]~reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 19.423     ;
; 0.604  ; t[8]      ; LEDR[1]~reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 19.423     ;
; 0.611  ; s[14]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 19.427     ;
; 0.611  ; s[14]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 19.427     ;
; 0.614  ; t[26]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 19.411     ;
; 0.614  ; t[26]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 19.411     ;
; 0.631  ; z[29]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 19.382     ;
; 0.631  ; z[29]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 19.382     ;
; 0.640  ; t[1]      ; LEDR[0]~reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 19.387     ;
; 0.640  ; t[1]      ; LEDR[1]~reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 19.387     ;
; 0.653  ; t[11]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.377     ;
; 0.653  ; t[11]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.377     ;
; 0.656  ; t[13]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.374     ;
; 0.656  ; t[13]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.374     ;
; 0.660  ; z[28]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 19.353     ;
; 0.660  ; z[28]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 19.353     ;
; 0.675  ; t[14]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.355     ;
; 0.675  ; t[14]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 19.355     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'image|VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                                                                                              ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 30.334 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.123      ; 9.743      ;
; 30.334 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.123      ; 9.743      ;
; 30.334 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.123      ; 9.743      ;
; 30.334 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg3   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.123      ; 9.743      ;
; 30.334 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg4   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.123      ; 9.743      ;
; 30.334 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg5   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.123      ; 9.743      ;
; 30.334 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg6   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.123      ; 9.743      ;
; 30.334 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg7   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.123      ; 9.743      ;
; 30.334 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg8   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.123      ; 9.743      ;
; 30.334 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg9   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.123      ; 9.743      ;
; 30.334 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg10  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.123      ; 9.743      ;
; 30.334 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg11  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.123      ; 9.743      ;
; 30.372 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.120      ; 9.702      ;
; 30.372 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.120      ; 9.702      ;
; 30.372 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.120      ; 9.702      ;
; 30.372 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg3   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.120      ; 9.702      ;
; 30.372 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg4   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.120      ; 9.702      ;
; 30.372 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg5   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.120      ; 9.702      ;
; 30.372 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg6   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.120      ; 9.702      ;
; 30.372 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg7   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.120      ; 9.702      ;
; 30.372 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg8   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.120      ; 9.702      ;
; 30.372 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg9   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.120      ; 9.702      ;
; 30.372 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg10  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.120      ; 9.702      ;
; 30.372 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg11  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.120      ; 9.702      ;
; 30.392 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.127      ; 9.689      ;
; 30.392 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.127      ; 9.689      ;
; 30.392 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.127      ; 9.689      ;
; 30.392 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg3   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.127      ; 9.689      ;
; 30.392 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg4   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.127      ; 9.689      ;
; 30.392 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg5   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.127      ; 9.689      ;
; 30.392 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg6   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.127      ; 9.689      ;
; 30.392 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg7   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.127      ; 9.689      ;
; 30.392 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg8   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.127      ; 9.689      ;
; 30.392 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg9   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.127      ; 9.689      ;
; 30.392 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg10  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.127      ; 9.689      ;
; 30.392 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg11  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.127      ; 9.689      ;
; 30.496 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg0  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.125      ; 9.583      ;
; 30.496 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg1  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.125      ; 9.583      ;
; 30.496 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg2  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.125      ; 9.583      ;
; 30.496 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg3  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.125      ; 9.583      ;
; 30.496 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg4  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.125      ; 9.583      ;
; 30.496 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg5  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.125      ; 9.583      ;
; 30.496 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg6  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.125      ; 9.583      ;
; 30.496 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg7  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.125      ; 9.583      ;
; 30.496 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg8  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.125      ; 9.583      ;
; 30.496 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg9  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.125      ; 9.583      ;
; 30.496 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg10 ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.125      ; 9.583      ;
; 30.496 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg11 ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.125      ; 9.583      ;
; 30.521 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.131      ; 9.564      ;
; 30.521 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.131      ; 9.564      ;
; 30.521 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.131      ; 9.564      ;
; 30.521 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg3   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.131      ; 9.564      ;
; 30.521 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg4   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.131      ; 9.564      ;
; 30.521 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg5   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.131      ; 9.564      ;
; 30.521 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg6   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.131      ; 9.564      ;
; 30.521 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg7   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.131      ; 9.564      ;
; 30.521 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg8   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.131      ; 9.564      ;
; 30.521 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg9   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.131      ; 9.564      ;
; 30.521 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg10  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.131      ; 9.564      ;
; 30.521 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg11  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.131      ; 9.564      ;
; 30.558 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.136      ; 9.532      ;
; 30.558 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.136      ; 9.532      ;
; 30.558 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.136      ; 9.532      ;
; 30.558 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg3   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.136      ; 9.532      ;
; 30.558 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg4   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.136      ; 9.532      ;
; 30.558 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg5   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.136      ; 9.532      ;
; 30.558 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg6   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.136      ; 9.532      ;
; 30.558 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg7   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.136      ; 9.532      ;
; 30.558 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg8   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.136      ; 9.532      ;
; 30.558 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg9   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.136      ; 9.532      ;
; 30.558 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg10  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.136      ; 9.532      ;
; 30.558 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg11  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.136      ; 9.532      ;
; 30.574 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.139      ; 9.519      ;
; 30.574 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.139      ; 9.519      ;
; 30.574 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.139      ; 9.519      ;
; 30.574 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg3   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.139      ; 9.519      ;
; 30.574 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg4   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.139      ; 9.519      ;
; 30.574 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg5   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.139      ; 9.519      ;
; 30.574 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg6   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.139      ; 9.519      ;
; 30.574 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg7   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.139      ; 9.519      ;
; 30.574 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg8   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.139      ; 9.519      ;
; 30.574 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg9   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.139      ; 9.519      ;
; 30.574 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg10  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.139      ; 9.519      ;
; 30.574 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg11  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.139      ; 9.519      ;
; 30.679 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.122      ; 9.397      ;
; 30.679 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.122      ; 9.397      ;
; 30.679 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.122      ; 9.397      ;
; 30.679 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg3   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.122      ; 9.397      ;
; 30.679 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg4   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.122      ; 9.397      ;
; 30.679 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg5   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.122      ; 9.397      ;
; 30.679 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg6   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.122      ; 9.397      ;
; 30.679 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg7   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.122      ; 9.397      ;
; 30.679 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg8   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.122      ; 9.397      ;
; 30.679 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg9   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.122      ; 9.397      ;
; 30.679 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg10  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.122      ; 9.397      ;
; 30.679 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg11  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.122      ; 9.397      ;
; 30.681 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a8~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.112      ; 9.385      ;
; 30.681 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a8~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.112      ; 9.385      ;
; 30.681 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a8~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.112      ; 9.385      ;
; 30.681 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a8~porta_address_reg3   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.112      ; 9.385      ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN   ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN   ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE      ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                        ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                  ; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                        ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                        ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                        ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; k[0]                                                                                      ; k[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; b[0]                                                                                      ; b[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; u[0]                                                                                      ; u[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; n[0]                                                                                      ; n[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; p[0]                                                                                      ; p[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; r[0]                                                                                      ; r[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; t[0]                                                                                      ; t[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; z[0]                                                                                      ; z[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; j[0]                                                                                      ; j[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.732 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[4]                    ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.038      ;
; 0.735 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[2]                    ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.041      ;
; 0.745 ; w[31]                                                                                     ; w[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.051      ;
; 0.753 ; k[31]                                                                                     ; k[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; b[31]                                                                                     ; b[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; u[31]                                                                                     ; u[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; n[31]                                                                                     ; n[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; p[31]                                                                                     ; p[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; r[31]                                                                                     ; r[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; t[31]                                                                                     ; t[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; z[31]                                                                                     ; z[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; j[31]                                                                                     ; j[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                        ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.757 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                        ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.776 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN   ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.904 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                     ; last_data_received[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.210      ;
; 0.918 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[1]                     ; last_data_received[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.224      ;
; 1.131 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[7]                     ; last_data_received[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.437      ;
; 1.136 ; PS2_Controller:PS2|ps2_clk_reg                                                            ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.469      ;
; 1.137 ; PS2_Controller:PS2|ps2_clk_reg                                                            ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.470      ;
; 1.138 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN   ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.444      ;
; 1.158 ; w[16]                                                                                     ; w[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.464      ;
; 1.159 ; w[0]                                                                                      ; w[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.465      ;
; 1.166 ; a[24]                                                                                     ; a[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[5]                    ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; l[24]                                                                                     ; l[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; l[8]                                                                                      ; l[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; k[16]                                                                                     ; k[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; v[24]                                                                                     ; v[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; y[8]                                                                                      ; y[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; y[24]                                                                                     ; y[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; y[25]                                                                                     ; y[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; u[16]                                                                                     ; u[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; m[24]                                                                                     ; m[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; m[8]                                                                                      ; m[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; n[16]                                                                                     ; n[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; o[25]                                                                                     ; o[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; o[8]                                                                                      ; o[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; p[16]                                                                                     ; p[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; i[25]                                                                                     ; i[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; q[25]                                                                                     ; q[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; q[24]                                                                                     ; q[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; q[8]                                                                                      ; q[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; s[8]                                                                                      ; s[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; x[24]                                                                                     ; x[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; x[25]                                                                                     ; x[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; x[8]                                                                                      ; x[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; r[16]                                                                                     ; r[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; t[16]                                                                                     ; t[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; z[16]                                                                                     ; z[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; j[16]                                                                                     ; j[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; w[1]                                                                                      ; w[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; w[17]                                                                                     ; w[17]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.473      ;
; 1.168 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[6]                    ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[6]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.474      ;
; 1.168 ; w[2]                                                                                      ; w[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.474      ;
; 1.168 ; w[9]                                                                                      ; w[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.474      ;
; 1.168 ; w[18]                                                                                     ; w[18]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.474      ;
; 1.168 ; w[25]                                                                                     ; w[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.474      ;
; 1.169 ; w[4]                                                                                      ; w[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; w[7]                                                                                      ; w[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; w[11]                                                                                     ; w[11]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; w[13]                                                                                     ; w[13]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; w[14]                                                                                     ; w[14]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; w[15]                                                                                     ; w[15]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; w[20]                                                                                     ; w[20]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; w[23]                                                                                     ; w[23]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; w[27]                                                                                     ; w[27]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; w[29]                                                                                     ; w[29]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; w[30]                                                                                     ; w[30]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.475      ;
; 1.170 ; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                  ; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_0_IDLE                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.476      ;
; 1.171 ; b[16]                                                                                     ; b[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; s[25]                                                                                     ; s[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; y[3]                                                                                      ; y[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; b[9]                                                                                      ; b[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; b[11]                                                                                     ; b[11]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; s[28]                                                                                     ; s[28]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; s[26]                                                                                     ; s[26]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; s[3]                                                                                      ; s[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; z[9]                                                                                      ; z[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; z[11]                                                                                     ; z[11]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; j[11]                                                                                     ; j[11]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.478      ;
; 1.175 ; a[9]                                                                                      ; a[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.481      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'image|VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                             ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.736 ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_BLANK1  ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.042      ;
; 1.112 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.417      ;
; 1.172 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.181 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.185 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.491      ;
; 1.198 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.504      ;
; 1.209 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.213 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.221 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.224 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.530      ;
; 1.225 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.233 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.539      ;
; 1.237 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.543      ;
; 1.239 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.545      ;
; 1.345 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[9] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.651      ;
; 1.421 ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_HS1     ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.737      ;
; 1.424 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.729      ;
; 1.431 ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1     ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.746      ;
; 1.504 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[9] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.810      ;
; 1.549 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.854      ;
; 1.570 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[8] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.875      ;
; 1.660 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.966      ;
; 1.663 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.969      ;
; 1.677 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.983      ;
; 1.692 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.998      ;
; 1.701 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.007      ;
; 1.704 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.010      ;
; 1.708 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.014      ;
; 1.717 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.023      ;
; 1.724 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.030      ;
; 1.749 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.055      ;
; 1.761 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.067      ;
; 1.763 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.069      ;
; 1.766 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[8] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.072      ;
; 1.767 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[9] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.072      ;
; 1.790 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.096      ;
; 1.798 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.104      ;
; 1.803 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.109      ;
; 1.805 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.111      ;
; 1.825 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.131      ;
; 1.835 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.141      ;
; 1.847 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.153      ;
; 1.849 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.155      ;
; 1.864 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.170      ;
; 1.873 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.179      ;
; 1.878 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.184      ;
; 1.891 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.197      ;
; 1.898 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[9] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.203      ;
; 1.914 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.220      ;
; 1.917 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.222      ;
; 1.921 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.227      ;
; 1.933 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.239      ;
; 1.959 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.265      ;
; 1.966 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.272      ;
; 1.973 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.279      ;
; 1.975 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.281      ;
; 1.977 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.283      ;
; 1.995 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.301      ;
; 2.021 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.327      ;
; 2.052 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.358      ;
; 2.054 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.360      ;
; 2.063 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.369      ;
; 2.064 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.369      ;
; 2.093 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.399      ;
; 2.110 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a9~porta_address_reg3  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.093      ; 2.470      ;
; 2.119 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.424      ;
; 2.149 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.455      ;
; 2.165 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.471      ;
; 2.204 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.509      ;
; 2.211 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.517      ;
; 2.235 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.541      ;
; 2.237 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.543      ;
; 2.237 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.543      ;
; 2.242 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.548      ;
; 2.257 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.562      ;
; 2.268 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|address_reg_a[0]                 ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.574      ;
; 2.283 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.589      ;
; 2.283 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.589      ;
; 2.292 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.598      ;
; 2.295 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.602      ;
; 2.300 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.606      ;
; 2.321 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.627      ;
; 2.324 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.630      ;
; 2.328 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.634      ;
; 2.353 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.658      ;
; 2.354 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|address_reg_a[1]                 ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.660      ;
; 2.380 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a9~porta_address_reg2  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.093      ; 2.740      ;
; 2.381 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.688      ;
; 2.400 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.707      ;
; 2.401 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[9] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.706      ;
; 2.408 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg3 ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.109      ; 2.784      ;
; 2.414 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.720      ;
; 2.423 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[8] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.729      ;
; 2.426 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.732      ;
; 2.440 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|address_reg_a[2]                 ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.746      ;
; 2.446 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a13~porta_address_reg3 ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.106      ; 2.819      ;
; 2.454 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.760      ;
; 2.463 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg3  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.118      ; 2.848      ;
; 2.463 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.769      ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg5  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'image|VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0                      ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0                      ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1                      ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1                      ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10                     ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10                     ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11                     ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11                     ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12                     ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12                     ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 7.702 ; 7.702 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 7.702 ; 7.702 ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; 5.670 ; 5.670 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 5.606 ; 5.606 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -5.284 ; -5.284 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -5.284 ; -5.284 ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; -5.404 ; -5.404 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; -5.340 ; -5.340 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+------------+------------+--------+--------+------------+---------------------------------------------+
; GPIO_0[*]  ; CLOCK_50   ; 11.228 ; 11.228 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[0] ; CLOCK_50   ; 11.228 ; 11.228 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[2] ; CLOCK_50   ; 10.924 ; 10.924 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[3] ; CLOCK_50   ; 10.883 ; 10.883 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[5] ; CLOCK_50   ; 10.584 ; 10.584 ; Rise       ; CLOCK_50                                    ;
; HEX0[*]    ; CLOCK_50   ; 12.117 ; 12.117 ; Rise       ; CLOCK_50                                    ;
;  HEX0[0]   ; CLOCK_50   ; 12.117 ; 12.117 ; Rise       ; CLOCK_50                                    ;
;  HEX0[1]   ; CLOCK_50   ; 10.726 ; 10.726 ; Rise       ; CLOCK_50                                    ;
;  HEX0[2]   ; CLOCK_50   ; 11.700 ; 11.700 ; Rise       ; CLOCK_50                                    ;
;  HEX0[3]   ; CLOCK_50   ; 11.742 ; 11.742 ; Rise       ; CLOCK_50                                    ;
;  HEX0[4]   ; CLOCK_50   ; 11.470 ; 11.470 ; Rise       ; CLOCK_50                                    ;
;  HEX0[5]   ; CLOCK_50   ; 11.679 ; 11.679 ; Rise       ; CLOCK_50                                    ;
;  HEX0[6]   ; CLOCK_50   ; 11.669 ; 11.669 ; Rise       ; CLOCK_50                                    ;
; HEX1[*]    ; CLOCK_50   ; 13.474 ; 13.474 ; Rise       ; CLOCK_50                                    ;
;  HEX1[0]   ; CLOCK_50   ; 13.474 ; 13.474 ; Rise       ; CLOCK_50                                    ;
;  HEX1[1]   ; CLOCK_50   ; 12.626 ; 12.626 ; Rise       ; CLOCK_50                                    ;
;  HEX1[2]   ; CLOCK_50   ; 12.235 ; 12.235 ; Rise       ; CLOCK_50                                    ;
;  HEX1[3]   ; CLOCK_50   ; 12.253 ; 12.253 ; Rise       ; CLOCK_50                                    ;
;  HEX1[4]   ; CLOCK_50   ; 11.935 ; 11.935 ; Rise       ; CLOCK_50                                    ;
;  HEX1[5]   ; CLOCK_50   ; 12.540 ; 12.540 ; Rise       ; CLOCK_50                                    ;
;  HEX1[6]   ; CLOCK_50   ; 12.460 ; 12.460 ; Rise       ; CLOCK_50                                    ;
; LEDG[*]    ; CLOCK_50   ; 11.586 ; 11.586 ; Rise       ; CLOCK_50                                    ;
;  LEDG[0]   ; CLOCK_50   ; 11.161 ; 11.161 ; Rise       ; CLOCK_50                                    ;
;  LEDG[1]   ; CLOCK_50   ; 11.586 ; 11.586 ; Rise       ; CLOCK_50                                    ;
; LEDR[*]    ; CLOCK_50   ; 12.351 ; 12.351 ; Rise       ; CLOCK_50                                    ;
;  LEDR[0]   ; CLOCK_50   ; 12.351 ; 12.351 ; Rise       ; CLOCK_50                                    ;
;  LEDR[1]   ; CLOCK_50   ; 10.896 ; 10.896 ; Rise       ; CLOCK_50                                    ;
; VGA_B[*]   ; CLOCK_50   ; 12.614 ; 12.614 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]  ; CLOCK_50   ; 11.785 ; 11.785 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]  ; CLOCK_50   ; 11.785 ; 11.785 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]  ; CLOCK_50   ; 12.218 ; 12.218 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]  ; CLOCK_50   ; 12.208 ; 12.208 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]  ; CLOCK_50   ; 12.278 ; 12.278 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]  ; CLOCK_50   ; 12.268 ; 12.268 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]  ; CLOCK_50   ; 12.614 ; 12.614 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]  ; CLOCK_50   ; 12.614 ; 12.614 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]  ; CLOCK_50   ; 12.604 ; 12.604 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]  ; CLOCK_50   ; 12.604 ; 12.604 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK  ; CLOCK_50   ; 8.310  ; 8.310  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK    ; CLOCK_50   ; 3.582  ;        ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]   ; CLOCK_50   ; 12.001 ; 12.001 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]  ; CLOCK_50   ; 11.617 ; 11.617 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]  ; CLOCK_50   ; 11.617 ; 11.617 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]  ; CLOCK_50   ; 11.607 ; 11.607 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]  ; CLOCK_50   ; 11.607 ; 11.607 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]  ; CLOCK_50   ; 12.000 ; 12.000 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]  ; CLOCK_50   ; 12.000 ; 12.000 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]  ; CLOCK_50   ; 11.971 ; 11.971 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]  ; CLOCK_50   ; 11.991 ; 11.991 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]  ; CLOCK_50   ; 12.001 ; 12.001 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]  ; CLOCK_50   ; 12.001 ; 12.001 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS     ; CLOCK_50   ; 6.821  ; 6.821  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]   ; CLOCK_50   ; 12.459 ; 12.459 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]  ; CLOCK_50   ; 12.455 ; 12.455 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]  ; CLOCK_50   ; 12.435 ; 12.435 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]  ; CLOCK_50   ; 12.435 ; 12.435 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]  ; CLOCK_50   ; 12.449 ; 12.449 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]  ; CLOCK_50   ; 12.449 ; 12.449 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]  ; CLOCK_50   ; 12.459 ; 12.459 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]  ; CLOCK_50   ; 12.045 ; 12.045 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]  ; CLOCK_50   ; 12.055 ; 12.055 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]  ; CLOCK_50   ; 12.035 ; 12.035 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]  ; CLOCK_50   ; 12.035 ; 12.035 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS     ; CLOCK_50   ; 7.866  ; 7.866  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK    ; CLOCK_50   ;        ; 3.582  ; Fall       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
+------------+------------+--------+--------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+------------+------------+--------+--------+------------+---------------------------------------------+
; GPIO_0[*]  ; CLOCK_50   ; 10.584 ; 10.584 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[0] ; CLOCK_50   ; 11.228 ; 11.228 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[2] ; CLOCK_50   ; 10.924 ; 10.924 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[3] ; CLOCK_50   ; 10.883 ; 10.883 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[5] ; CLOCK_50   ; 10.584 ; 10.584 ; Rise       ; CLOCK_50                                    ;
; HEX0[*]    ; CLOCK_50   ; 10.233 ; 10.233 ; Rise       ; CLOCK_50                                    ;
;  HEX0[0]   ; CLOCK_50   ; 11.267 ; 11.267 ; Rise       ; CLOCK_50                                    ;
;  HEX0[1]   ; CLOCK_50   ; 10.233 ; 10.233 ; Rise       ; CLOCK_50                                    ;
;  HEX0[2]   ; CLOCK_50   ; 11.237 ; 11.237 ; Rise       ; CLOCK_50                                    ;
;  HEX0[3]   ; CLOCK_50   ; 10.890 ; 10.890 ; Rise       ; CLOCK_50                                    ;
;  HEX0[4]   ; CLOCK_50   ; 10.968 ; 10.968 ; Rise       ; CLOCK_50                                    ;
;  HEX0[5]   ; CLOCK_50   ; 10.821 ; 10.821 ; Rise       ; CLOCK_50                                    ;
;  HEX0[6]   ; CLOCK_50   ; 10.810 ; 10.810 ; Rise       ; CLOCK_50                                    ;
; HEX1[*]    ; CLOCK_50   ; 11.134 ; 11.134 ; Rise       ; CLOCK_50                                    ;
;  HEX1[0]   ; CLOCK_50   ; 12.663 ; 12.663 ; Rise       ; CLOCK_50                                    ;
;  HEX1[1]   ; CLOCK_50   ; 11.830 ; 11.830 ; Rise       ; CLOCK_50                                    ;
;  HEX1[2]   ; CLOCK_50   ; 11.443 ; 11.443 ; Rise       ; CLOCK_50                                    ;
;  HEX1[3]   ; CLOCK_50   ; 11.455 ; 11.455 ; Rise       ; CLOCK_50                                    ;
;  HEX1[4]   ; CLOCK_50   ; 11.134 ; 11.134 ; Rise       ; CLOCK_50                                    ;
;  HEX1[5]   ; CLOCK_50   ; 11.731 ; 11.731 ; Rise       ; CLOCK_50                                    ;
;  HEX1[6]   ; CLOCK_50   ; 11.660 ; 11.660 ; Rise       ; CLOCK_50                                    ;
; LEDG[*]    ; CLOCK_50   ; 11.161 ; 11.161 ; Rise       ; CLOCK_50                                    ;
;  LEDG[0]   ; CLOCK_50   ; 11.161 ; 11.161 ; Rise       ; CLOCK_50                                    ;
;  LEDG[1]   ; CLOCK_50   ; 11.586 ; 11.586 ; Rise       ; CLOCK_50                                    ;
; LEDR[*]    ; CLOCK_50   ; 10.896 ; 10.896 ; Rise       ; CLOCK_50                                    ;
;  LEDR[0]   ; CLOCK_50   ; 12.351 ; 12.351 ; Rise       ; CLOCK_50                                    ;
;  LEDR[1]   ; CLOCK_50   ; 10.896 ; 10.896 ; Rise       ; CLOCK_50                                    ;
; VGA_B[*]   ; CLOCK_50   ; 6.032  ; 6.032  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]  ; CLOCK_50   ; 6.032  ; 6.032  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]  ; CLOCK_50   ; 6.032  ; 6.032  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]  ; CLOCK_50   ; 6.465  ; 6.465  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]  ; CLOCK_50   ; 6.455  ; 6.455  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]  ; CLOCK_50   ; 6.525  ; 6.525  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]  ; CLOCK_50   ; 6.515  ; 6.515  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]  ; CLOCK_50   ; 6.861  ; 6.861  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]  ; CLOCK_50   ; 6.861  ; 6.861  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]  ; CLOCK_50   ; 6.851  ; 6.851  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]  ; CLOCK_50   ; 6.851  ; 6.851  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK  ; CLOCK_50   ; 8.310  ; 8.310  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK    ; CLOCK_50   ; 3.582  ;        ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]   ; CLOCK_50   ; 6.881  ; 6.881  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]  ; CLOCK_50   ; 6.891  ; 6.891  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]  ; CLOCK_50   ; 6.891  ; 6.891  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]  ; CLOCK_50   ; 6.881  ; 6.881  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]  ; CLOCK_50   ; 6.881  ; 6.881  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]  ; CLOCK_50   ; 7.274  ; 7.274  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]  ; CLOCK_50   ; 7.274  ; 7.274  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]  ; CLOCK_50   ; 7.245  ; 7.245  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]  ; CLOCK_50   ; 7.265  ; 7.265  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]  ; CLOCK_50   ; 7.275  ; 7.275  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]  ; CLOCK_50   ; 7.275  ; 7.275  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS     ; CLOCK_50   ; 6.821  ; 6.821  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]   ; CLOCK_50   ; 7.132  ; 7.132  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]  ; CLOCK_50   ; 7.552  ; 7.552  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]  ; CLOCK_50   ; 7.532  ; 7.532  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]  ; CLOCK_50   ; 7.532  ; 7.532  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]  ; CLOCK_50   ; 7.546  ; 7.546  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]  ; CLOCK_50   ; 7.546  ; 7.546  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]  ; CLOCK_50   ; 7.556  ; 7.556  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]  ; CLOCK_50   ; 7.142  ; 7.142  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]  ; CLOCK_50   ; 7.152  ; 7.152  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]  ; CLOCK_50   ; 7.132  ; 7.132  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]  ; CLOCK_50   ; 7.132  ; 7.132  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS     ; CLOCK_50   ; 7.866  ; 7.866  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK    ; CLOCK_50   ;        ; 3.582  ; Fall       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
+------------+------------+--------+--------+------------+---------------------------------------------+


+----------------------------------------------------------------------+
; Fast Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_50                                    ; 13.369 ; 0.000         ;
; image|VGA|mypll|altpll_component|pll|clk[0] ; 36.940 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast Model Hold Summary                                             ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 0.215 ; 0.000         ;
; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.238 ; 0.000         ;
+---------------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_50                                    ; 7.620  ; 0.000         ;
; image|VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                              ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 13.369 ; v[21]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.653      ;
; 13.369 ; v[21]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.653      ;
; 13.395 ; v[19]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.627      ;
; 13.395 ; v[19]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.627      ;
; 13.418 ; v[24]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.600      ;
; 13.418 ; v[24]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.600      ;
; 13.420 ; v[25]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.598      ;
; 13.420 ; v[25]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.598      ;
; 13.421 ; v[15]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.601      ;
; 13.421 ; v[15]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.601      ;
; 13.435 ; v[26]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.583      ;
; 13.435 ; v[26]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.583      ;
; 13.462 ; v[3]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.565      ;
; 13.462 ; v[3]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.565      ;
; 13.468 ; v[29]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.550      ;
; 13.468 ; v[29]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.550      ;
; 13.477 ; v[1]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.550      ;
; 13.477 ; v[1]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.550      ;
; 13.498 ; v[2]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.529      ;
; 13.498 ; v[2]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.529      ;
; 13.510 ; v[14]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.512      ;
; 13.510 ; v[14]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.512      ;
; 13.521 ; v[27]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.497      ;
; 13.521 ; v[27]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.497      ;
; 13.527 ; v[20]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.495      ;
; 13.527 ; v[20]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.495      ;
; 13.529 ; v[23]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.493      ;
; 13.529 ; v[23]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.493      ;
; 13.531 ; v[31]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.487      ;
; 13.531 ; v[31]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.487      ;
; 13.536 ; v[5]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.491      ;
; 13.536 ; v[5]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.491      ;
; 13.537 ; v[22]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.485      ;
; 13.537 ; v[22]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.485      ;
; 13.543 ; v[0]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.484      ;
; 13.543 ; v[0]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.484      ;
; 13.564 ; v[17]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.458      ;
; 13.564 ; v[18]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.458      ;
; 13.564 ; v[17]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.458      ;
; 13.564 ; v[18]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.458      ;
; 13.593 ; v[4]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.434      ;
; 13.593 ; v[4]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.434      ;
; 13.621 ; v[32]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.397      ;
; 13.621 ; v[32]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.397      ;
; 13.636 ; v[10]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.386      ;
; 13.636 ; v[10]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.386      ;
; 13.656 ; v[30]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.362      ;
; 13.656 ; v[30]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.362      ;
; 13.671 ; v[11]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.351      ;
; 13.671 ; v[11]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.351      ;
; 13.680 ; v[12]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.342      ;
; 13.680 ; v[12]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.342      ;
; 13.694 ; t[8]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.329      ;
; 13.694 ; t[8]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.329      ;
; 13.697 ; v[6]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.330      ;
; 13.697 ; v[6]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.330      ;
; 13.719 ; v[13]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.303      ;
; 13.719 ; v[13]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.303      ;
; 13.742 ; t[1]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.281      ;
; 13.742 ; t[1]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.281      ;
; 13.758 ; v[7]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.269      ;
; 13.758 ; v[7]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.269      ;
; 13.791 ; t[5]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.232      ;
; 13.791 ; t[5]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.232      ;
; 13.796 ; v[8]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.226      ;
; 13.796 ; v[8]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.226      ;
; 13.800 ; t[2]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.223      ;
; 13.800 ; t[2]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.223      ;
; 13.805 ; v[9]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.217      ;
; 13.805 ; v[9]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.217      ;
; 13.810 ; t[6]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.213      ;
; 13.810 ; t[6]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.213      ;
; 13.831 ; v[16]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.191      ;
; 13.831 ; v[16]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.191      ;
; 13.833 ; v[28]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.185      ;
; 13.833 ; v[28]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.185      ;
; 13.840 ; t[3]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.183      ;
; 13.840 ; t[3]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.183      ;
; 13.853 ; t[8]      ; LEDR[0]~reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 6.168      ;
; 13.853 ; t[8]      ; LEDR[1]~reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 6.168      ;
; 13.859 ; t[9]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.164      ;
; 13.859 ; t[9]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.164      ;
; 13.872 ; t[4]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.151      ;
; 13.872 ; t[4]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.151      ;
; 13.880 ; t[7]      ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.143      ;
; 13.880 ; t[7]      ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.143      ;
; 13.886 ; z[30]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 6.121      ;
; 13.886 ; z[30]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 6.121      ;
; 13.901 ; t[1]      ; LEDR[0]~reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 6.120      ;
; 13.901 ; t[1]      ; LEDR[1]~reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 6.120      ;
; 13.909 ; s[31]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.118      ;
; 13.909 ; s[31]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.118      ;
; 13.933 ; z[29]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 6.074      ;
; 13.933 ; z[29]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 6.074      ;
; 13.946 ; z[28]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 6.061      ;
; 13.946 ; z[28]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 6.061      ;
; 13.950 ; t[5]      ; LEDR[0]~reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 6.071      ;
; 13.950 ; t[5]      ; LEDR[1]~reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 6.071      ;
; 13.952 ; t[10]     ; GPIO_0[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.071      ;
; 13.952 ; t[10]     ; GPIO_0[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.071      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'image|VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                                                                                              ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 36.940 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.084      ; 3.143      ;
; 36.940 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.084      ; 3.143      ;
; 36.940 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.084      ; 3.143      ;
; 36.940 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg3   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.084      ; 3.143      ;
; 36.940 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg4   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.084      ; 3.143      ;
; 36.940 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg5   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.084      ; 3.143      ;
; 36.940 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg6   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.084      ; 3.143      ;
; 36.940 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg7   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.084      ; 3.143      ;
; 36.940 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg8   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.084      ; 3.143      ;
; 36.940 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg9   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.084      ; 3.143      ;
; 36.940 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg10  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.084      ; 3.143      ;
; 36.940 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg11  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.084      ; 3.143      ;
; 36.948 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg0  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.140      ;
; 36.948 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg1  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.140      ;
; 36.948 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg2  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.140      ;
; 36.948 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg3  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.140      ;
; 36.948 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg4  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.140      ;
; 36.948 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg5  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.140      ;
; 36.948 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg6  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.140      ;
; 36.948 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg7  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.140      ;
; 36.948 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg8  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.140      ;
; 36.948 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg9  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.140      ;
; 36.948 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg10 ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.140      ;
; 36.948 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg11 ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.140      ;
; 36.953 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 3.141      ;
; 36.953 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 3.141      ;
; 36.953 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 3.141      ;
; 36.953 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg3   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 3.141      ;
; 36.953 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg4   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 3.141      ;
; 36.953 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg5   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 3.141      ;
; 36.953 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg6   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 3.141      ;
; 36.953 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg7   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 3.141      ;
; 36.953 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg8   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 3.141      ;
; 36.953 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg9   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 3.141      ;
; 36.953 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg10  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 3.141      ;
; 36.953 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg11  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 3.141      ;
; 36.959 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 3.131      ;
; 36.959 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 3.131      ;
; 36.959 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 3.131      ;
; 36.959 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg3   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 3.131      ;
; 36.959 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg4   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 3.131      ;
; 36.959 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg5   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 3.131      ;
; 36.959 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg6   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 3.131      ;
; 36.959 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg7   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 3.131      ;
; 36.959 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg8   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 3.131      ;
; 36.959 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg9   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 3.131      ;
; 36.959 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg10  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 3.131      ;
; 36.959 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a4~porta_address_reg11  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 3.131      ;
; 36.961 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 3.128      ;
; 36.961 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 3.128      ;
; 36.961 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 3.128      ;
; 36.961 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg3   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 3.128      ;
; 36.961 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg4   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 3.128      ;
; 36.961 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg5   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 3.128      ;
; 36.961 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg6   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 3.128      ;
; 36.961 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg7   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 3.128      ;
; 36.961 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg8   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 3.128      ;
; 36.961 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg9   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 3.128      ;
; 36.961 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg10  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 3.128      ;
; 36.961 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg11  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 3.128      ;
; 36.970 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.100      ; 3.129      ;
; 36.970 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.100      ; 3.129      ;
; 36.970 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.100      ; 3.129      ;
; 36.970 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg3   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.100      ; 3.129      ;
; 36.970 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg4   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.100      ; 3.129      ;
; 36.970 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg5   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.100      ; 3.129      ;
; 36.970 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg6   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.100      ; 3.129      ;
; 36.970 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg7   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.100      ; 3.129      ;
; 36.970 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg8   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.100      ; 3.129      ;
; 36.970 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg9   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.100      ; 3.129      ;
; 36.970 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg10  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.100      ; 3.129      ;
; 36.970 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1~porta_address_reg11  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.100      ; 3.129      ;
; 36.991 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.102      ; 3.110      ;
; 36.991 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.102      ; 3.110      ;
; 36.991 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.102      ; 3.110      ;
; 36.991 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg3   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.102      ; 3.110      ;
; 36.991 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg4   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.102      ; 3.110      ;
; 36.991 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg5   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.102      ; 3.110      ;
; 36.991 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg6   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.102      ; 3.110      ;
; 36.991 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg7   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.102      ; 3.110      ;
; 36.991 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg8   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.102      ; 3.110      ;
; 36.991 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg9   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.102      ; 3.110      ;
; 36.991 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg10  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.102      ; 3.110      ;
; 36.991 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a2~porta_address_reg11  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.102      ; 3.110      ;
; 37.031 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a9~porta_address_reg11  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.032      ;
; 37.037 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.044      ;
; 37.037 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.044      ;
; 37.037 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.044      ;
; 37.037 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg3   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.044      ;
; 37.037 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg4   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.044      ;
; 37.037 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg5   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.044      ;
; 37.037 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg6   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.044      ;
; 37.037 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg7   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.044      ;
; 37.037 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg8   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.044      ;
; 37.037 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg9   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.044      ;
; 37.037 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg10  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.044      ;
; 37.037 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg11  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.044      ;
; 37.044 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg0   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.037      ;
; 37.044 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg1   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.037      ;
; 37.044 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a5~porta_address_reg2   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.037      ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN   ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN   ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE      ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                        ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                  ; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                        ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                        ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                        ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; k[0]                                                                                      ; k[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; b[0]                                                                                      ; b[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; u[0]                                                                                      ; u[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; n[0]                                                                                      ; n[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; p[0]                                                                                      ; p[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; r[0]                                                                                      ; r[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; t[0]                                                                                      ; t[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; z[0]                                                                                      ; z[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; j[0]                                                                                      ; j[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[4]                    ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.387      ;
; 0.237 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[2]                    ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.241 ; w[31]                                                                                     ; w[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; k[31]                                                                                     ; k[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; b[31]                                                                                     ; b[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; u[31]                                                                                     ; u[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; n[31]                                                                                     ; n[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; p[31]                                                                                     ; p[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; r[31]                                                                                     ; r[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; t[31]                                                                                     ; t[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; z[31]                                                                                     ; z[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; j[31]                                                                                     ; j[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                        ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.248 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                        ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.257 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN   ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.312 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                     ; last_data_received[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.464      ;
; 0.319 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[1]                     ; last_data_received[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.353 ; w[16]                                                                                     ; w[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; a[24]                                                                                     ; a[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; l[24]                                                                                     ; l[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; l[8]                                                                                      ; l[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; k[16]                                                                                     ; k[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; v[24]                                                                                     ; v[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; y[8]                                                                                      ; y[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; y[24]                                                                                     ; y[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; y[25]                                                                                     ; y[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; u[16]                                                                                     ; u[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; m[24]                                                                                     ; m[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; m[8]                                                                                      ; m[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; n[16]                                                                                     ; n[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; o[25]                                                                                     ; o[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; o[8]                                                                                      ; o[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; p[16]                                                                                     ; p[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; i[25]                                                                                     ; i[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; q[25]                                                                                     ; q[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; q[24]                                                                                     ; q[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; q[8]                                                                                      ; q[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; s[8]                                                                                      ; s[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; x[24]                                                                                     ; x[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; x[25]                                                                                     ; x[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; x[8]                                                                                      ; x[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; r[16]                                                                                     ; r[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; t[16]                                                                                     ; t[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; z[16]                                                                                     ; z[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; j[16]                                                                                     ; j[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; w[0]                                                                                      ; w[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; w[1]                                                                                      ; w[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; w[17]                                                                                     ; w[17]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; b[16]                                                                                     ; b[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; s[25]                                                                                     ; s[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; a[8]                                                                                      ; a[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; v[8]                                                                                      ; v[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; w[2]                                                                                      ; w[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; w[9]                                                                                      ; w[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; w[11]                                                                                     ; w[11]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; w[18]                                                                                     ; w[18]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; w[25]                                                                                     ; w[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; w[27]                                                                                     ; w[27]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; y[3]                                                                                      ; y[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; b[9]                                                                                      ; b[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; b[11]                                                                                     ; b[11]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; o[24]                                                                                     ; o[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; s[28]                                                                                     ; s[28]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; s[26]                                                                                     ; s[26]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; s[3]                                                                                      ; s[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; z[9]                                                                                      ; z[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; z[11]                                                                                     ; z[11]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; a[9]                                                                                      ; a[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; l[9]                                                                                      ; l[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; k[17]                                                                                     ; k[17]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; w[4]                                                                                      ; w[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; w[7]                                                                                      ; w[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; w[13]                                                                                     ; w[13]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; w[14]                                                                                     ; w[14]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; w[15]                                                                                     ; w[15]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; w[20]                                                                                     ; w[20]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; w[23]                                                                                     ; w[23]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; w[29]                                                                                     ; w[29]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; w[30]                                                                                     ; w[30]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; b[17]                                                                                     ; b[17]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; u[17]                                                                                     ; u[17]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; n[17]                                                                                     ; n[17]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'image|VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                             ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.238 ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_BLANK1  ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.355 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.506      ;
; 0.358 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.362 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.369 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.377 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.422 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[9] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.574      ;
; 0.432 ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_HS1     ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 0.593      ;
; 0.437 ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1     ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 0.597      ;
; 0.458 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.610      ;
; 0.462 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.613      ;
; 0.491 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[9] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.500 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.652      ;
; 0.502 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[8] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.509 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.514 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.516 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.669      ;
; 0.523 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.535 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[8] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.537 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.689      ;
; 0.545 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.545 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.551 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.704      ;
; 0.552 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.704      ;
; 0.554 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[9] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.705      ;
; 0.555 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.707      ;
; 0.567 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[9] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.719      ;
; 0.570 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.572 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.724      ;
; 0.579 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.732      ;
; 0.585 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.737      ;
; 0.586 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.603 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.607 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.759      ;
; 0.614 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.615 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.767      ;
; 0.616 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.768      ;
; 0.617 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a9~porta_address_reg3  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.817      ;
; 0.617 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.769      ;
; 0.619 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.770      ;
; 0.619 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.771      ;
; 0.621 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.773      ;
; 0.622 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.638 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.643 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.794      ;
; 0.646 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.650 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.654 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
; 0.673 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.825      ;
; 0.676 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.829      ;
; 0.676 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.677 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.829      ;
; 0.680 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.832      ;
; 0.681 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.833      ;
; 0.684 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.836      ;
; 0.689 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.841      ;
; 0.705 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.857      ;
; 0.708 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.860      ;
; 0.710 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.862      ;
; 0.710 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.862      ;
; 0.710 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.861      ;
; 0.711 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[3] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.864      ;
; 0.716 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.868      ;
; 0.720 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.874      ;
; 0.731 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg3 ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.939      ;
; 0.733 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.884      ;
; 0.741 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a6~porta_address_reg3  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 0.963      ;
; 0.742 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a8~porta_address_reg0  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.957      ;
; 0.742 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[4] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a9~porta_address_reg2  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.942      ;
; 0.743 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a8~porta_address_reg3  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.958      ;
; 0.743 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.744 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[1] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.896      ;
; 0.745 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.897      ;
; 0.748 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[0] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.900      ;
; 0.748 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[9] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.899      ;
; 0.750 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[6] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.902      ;
; 0.751 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a7~porta_address_reg3  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.977      ;
; 0.753 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[8] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.755 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.909      ;
; 0.759 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[2] ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.911      ;
; 0.762 ; background:image|vga_adapter:VGA|vga_controller:controller|xCounter[5] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg3 ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.763 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[7] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 0.923      ;
; 0.764 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[2] ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|address_reg_a[0]                 ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.764 ; background:image|vga_adapter:VGA|vga_controller:controller|yCounter[8] ; background:image|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.915      ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~portb_address_reg5  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'image|VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; image|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.311 ; 3.311 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.311 ; 3.311 ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; 2.548 ; 2.548 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 2.495 ; 2.495 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.390 ; -2.390 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.390 ; -2.390 ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; -2.428 ; -2.428 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; -2.375 ; -2.375 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+------------+------------+-------+-------+------------+---------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+------------+------------+-------+-------+------------+---------------------------------------------+
; GPIO_0[*]  ; CLOCK_50   ; 4.909 ; 4.909 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[0] ; CLOCK_50   ; 4.909 ; 4.909 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[2] ; CLOCK_50   ; 4.739 ; 4.739 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[3] ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[5] ; CLOCK_50   ; 4.635 ; 4.635 ; Rise       ; CLOCK_50                                    ;
; HEX0[*]    ; CLOCK_50   ; 5.132 ; 5.132 ; Rise       ; CLOCK_50                                    ;
;  HEX0[0]   ; CLOCK_50   ; 5.132 ; 5.132 ; Rise       ; CLOCK_50                                    ;
;  HEX0[1]   ; CLOCK_50   ; 4.686 ; 4.686 ; Rise       ; CLOCK_50                                    ;
;  HEX0[2]   ; CLOCK_50   ; 4.992 ; 4.992 ; Rise       ; CLOCK_50                                    ;
;  HEX0[3]   ; CLOCK_50   ; 5.006 ; 5.006 ; Rise       ; CLOCK_50                                    ;
;  HEX0[4]   ; CLOCK_50   ; 4.955 ; 4.955 ; Rise       ; CLOCK_50                                    ;
;  HEX0[5]   ; CLOCK_50   ; 4.963 ; 4.963 ; Rise       ; CLOCK_50                                    ;
;  HEX0[6]   ; CLOCK_50   ; 4.957 ; 4.957 ; Rise       ; CLOCK_50                                    ;
; HEX1[*]    ; CLOCK_50   ; 5.547 ; 5.547 ; Rise       ; CLOCK_50                                    ;
;  HEX1[0]   ; CLOCK_50   ; 5.547 ; 5.547 ; Rise       ; CLOCK_50                                    ;
;  HEX1[1]   ; CLOCK_50   ; 5.297 ; 5.297 ; Rise       ; CLOCK_50                                    ;
;  HEX1[2]   ; CLOCK_50   ; 5.093 ; 5.093 ; Rise       ; CLOCK_50                                    ;
;  HEX1[3]   ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; CLOCK_50                                    ;
;  HEX1[4]   ; CLOCK_50   ; 5.022 ; 5.022 ; Rise       ; CLOCK_50                                    ;
;  HEX1[5]   ; CLOCK_50   ; 5.192 ; 5.192 ; Rise       ; CLOCK_50                                    ;
;  HEX1[6]   ; CLOCK_50   ; 5.161 ; 5.161 ; Rise       ; CLOCK_50                                    ;
; LEDG[*]    ; CLOCK_50   ; 4.925 ; 4.925 ; Rise       ; CLOCK_50                                    ;
;  LEDG[0]   ; CLOCK_50   ; 4.826 ; 4.826 ; Rise       ; CLOCK_50                                    ;
;  LEDG[1]   ; CLOCK_50   ; 4.925 ; 4.925 ; Rise       ; CLOCK_50                                    ;
; LEDR[*]    ; CLOCK_50   ; 5.169 ; 5.169 ; Rise       ; CLOCK_50                                    ;
;  LEDR[0]   ; CLOCK_50   ; 5.169 ; 5.169 ; Rise       ; CLOCK_50                                    ;
;  LEDR[1]   ; CLOCK_50   ; 4.806 ; 4.806 ; Rise       ; CLOCK_50                                    ;
; VGA_B[*]   ; CLOCK_50   ; 4.367 ; 4.367 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]  ; CLOCK_50   ; 4.088 ; 4.088 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]  ; CLOCK_50   ; 4.088 ; 4.088 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]  ; CLOCK_50   ; 4.226 ; 4.226 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]  ; CLOCK_50   ; 4.216 ; 4.216 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]  ; CLOCK_50   ; 4.286 ; 4.286 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]  ; CLOCK_50   ; 4.276 ; 4.276 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]  ; CLOCK_50   ; 4.367 ; 4.367 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]  ; CLOCK_50   ; 4.367 ; 4.367 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]  ; CLOCK_50   ; 4.357 ; 4.357 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]  ; CLOCK_50   ; 4.357 ; 4.357 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK  ; CLOCK_50   ; 3.105 ; 3.105 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK    ; CLOCK_50   ; 1.473 ;       ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]   ; CLOCK_50   ; 4.279 ; 4.279 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]  ; CLOCK_50   ; 4.161 ; 4.161 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]  ; CLOCK_50   ; 4.161 ; 4.161 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]  ; CLOCK_50   ; 4.151 ; 4.151 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]  ; CLOCK_50   ; 4.151 ; 4.151 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]  ; CLOCK_50   ; 4.279 ; 4.279 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]  ; CLOCK_50   ; 4.279 ; 4.279 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]  ; CLOCK_50   ; 4.248 ; 4.248 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]  ; CLOCK_50   ; 4.268 ; 4.268 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]  ; CLOCK_50   ; 4.278 ; 4.278 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]  ; CLOCK_50   ; 4.278 ; 4.278 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS     ; CLOCK_50   ; 2.725 ; 2.725 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]   ; CLOCK_50   ; 4.393 ; 4.393 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]  ; CLOCK_50   ; 4.391 ; 4.391 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]  ; CLOCK_50   ; 4.371 ; 4.371 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]  ; CLOCK_50   ; 4.371 ; 4.371 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]  ; CLOCK_50   ; 4.383 ; 4.383 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]  ; CLOCK_50   ; 4.383 ; 4.383 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]  ; CLOCK_50   ; 4.393 ; 4.393 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]  ; CLOCK_50   ; 4.250 ; 4.250 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]  ; CLOCK_50   ; 4.260 ; 4.260 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]  ; CLOCK_50   ; 4.240 ; 4.240 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]  ; CLOCK_50   ; 4.240 ; 4.240 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS     ; CLOCK_50   ; 2.943 ; 2.943 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK    ; CLOCK_50   ;       ; 1.473 ; Fall       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+------------+------------+-------+-------+------------+---------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+------------+------------+-------+-------+------------+---------------------------------------------+
; GPIO_0[*]  ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[0] ; CLOCK_50   ; 4.909 ; 4.909 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[2] ; CLOCK_50   ; 4.739 ; 4.739 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[3] ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[5] ; CLOCK_50   ; 4.635 ; 4.635 ; Rise       ; CLOCK_50                                    ;
; HEX0[*]    ; CLOCK_50   ; 4.544 ; 4.544 ; Rise       ; CLOCK_50                                    ;
;  HEX0[0]   ; CLOCK_50   ; 4.878 ; 4.878 ; Rise       ; CLOCK_50                                    ;
;  HEX0[1]   ; CLOCK_50   ; 4.544 ; 4.544 ; Rise       ; CLOCK_50                                    ;
;  HEX0[2]   ; CLOCK_50   ; 4.845 ; 4.845 ; Rise       ; CLOCK_50                                    ;
;  HEX0[3]   ; CLOCK_50   ; 4.753 ; 4.753 ; Rise       ; CLOCK_50                                    ;
;  HEX0[4]   ; CLOCK_50   ; 4.804 ; 4.804 ; Rise       ; CLOCK_50                                    ;
;  HEX0[5]   ; CLOCK_50   ; 4.708 ; 4.708 ; Rise       ; CLOCK_50                                    ;
;  HEX0[6]   ; CLOCK_50   ; 4.701 ; 4.701 ; Rise       ; CLOCK_50                                    ;
; HEX1[*]    ; CLOCK_50   ; 4.809 ; 4.809 ; Rise       ; CLOCK_50                                    ;
;  HEX1[0]   ; CLOCK_50   ; 5.321 ; 5.321 ; Rise       ; CLOCK_50                                    ;
;  HEX1[1]   ; CLOCK_50   ; 5.090 ; 5.090 ; Rise       ; CLOCK_50                                    ;
;  HEX1[2]   ; CLOCK_50   ; 4.885 ; 4.885 ; Rise       ; CLOCK_50                                    ;
;  HEX1[3]   ; CLOCK_50   ; 4.894 ; 4.894 ; Rise       ; CLOCK_50                                    ;
;  HEX1[4]   ; CLOCK_50   ; 4.809 ; 4.809 ; Rise       ; CLOCK_50                                    ;
;  HEX1[5]   ; CLOCK_50   ; 4.968 ; 4.968 ; Rise       ; CLOCK_50                                    ;
;  HEX1[6]   ; CLOCK_50   ; 4.950 ; 4.950 ; Rise       ; CLOCK_50                                    ;
; LEDG[*]    ; CLOCK_50   ; 4.826 ; 4.826 ; Rise       ; CLOCK_50                                    ;
;  LEDG[0]   ; CLOCK_50   ; 4.826 ; 4.826 ; Rise       ; CLOCK_50                                    ;
;  LEDG[1]   ; CLOCK_50   ; 4.925 ; 4.925 ; Rise       ; CLOCK_50                                    ;
; LEDR[*]    ; CLOCK_50   ; 4.806 ; 4.806 ; Rise       ; CLOCK_50                                    ;
;  LEDR[0]   ; CLOCK_50   ; 5.169 ; 5.169 ; Rise       ; CLOCK_50                                    ;
;  LEDR[1]   ; CLOCK_50   ; 4.806 ; 4.806 ; Rise       ; CLOCK_50                                    ;
; VGA_B[*]   ; CLOCK_50   ; 2.422 ; 2.422 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]  ; CLOCK_50   ; 2.422 ; 2.422 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]  ; CLOCK_50   ; 2.422 ; 2.422 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]  ; CLOCK_50   ; 2.560 ; 2.560 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]  ; CLOCK_50   ; 2.550 ; 2.550 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]  ; CLOCK_50   ; 2.620 ; 2.620 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]  ; CLOCK_50   ; 2.610 ; 2.610 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]  ; CLOCK_50   ; 2.701 ; 2.701 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]  ; CLOCK_50   ; 2.701 ; 2.701 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]  ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]  ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK  ; CLOCK_50   ; 3.105 ; 3.105 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK    ; CLOCK_50   ; 1.473 ;       ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]   ; CLOCK_50   ; 2.648 ; 2.648 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]  ; CLOCK_50   ; 2.658 ; 2.658 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]  ; CLOCK_50   ; 2.658 ; 2.658 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]  ; CLOCK_50   ; 2.648 ; 2.648 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]  ; CLOCK_50   ; 2.648 ; 2.648 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]  ; CLOCK_50   ; 2.776 ; 2.776 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]  ; CLOCK_50   ; 2.776 ; 2.776 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]  ; CLOCK_50   ; 2.745 ; 2.745 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]  ; CLOCK_50   ; 2.765 ; 2.765 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]  ; CLOCK_50   ; 2.775 ; 2.775 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]  ; CLOCK_50   ; 2.775 ; 2.775 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS     ; CLOCK_50   ; 2.725 ; 2.725 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]   ; CLOCK_50   ; 2.687 ; 2.687 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]  ; CLOCK_50   ; 2.838 ; 2.838 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]  ; CLOCK_50   ; 2.818 ; 2.818 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]  ; CLOCK_50   ; 2.818 ; 2.818 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]  ; CLOCK_50   ; 2.830 ; 2.830 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]  ; CLOCK_50   ; 2.830 ; 2.830 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]  ; CLOCK_50   ; 2.840 ; 2.840 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]  ; CLOCK_50   ; 2.697 ; 2.697 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]  ; CLOCK_50   ; 2.707 ; 2.707 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]  ; CLOCK_50   ; 2.687 ; 2.687 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]  ; CLOCK_50   ; 2.687 ; 2.687 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS     ; CLOCK_50   ; 2.943 ; 2.943 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK    ; CLOCK_50   ;       ; 1.473 ; Fall       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+----------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; -0.683 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CLOCK_50                                    ; -0.683 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  image|VGA|mypll|altpll_component|pll|clk[0] ; 30.334 ; 0.238 ; N/A      ; N/A     ; 16.933              ;
; Design-wide TNS                              ; -1.366 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                    ; -1.366 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  image|VGA|mypll|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 7.702 ; 7.702 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 7.702 ; 7.702 ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; 5.670 ; 5.670 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 5.606 ; 5.606 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.390 ; -2.390 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.390 ; -2.390 ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; -2.428 ; -2.428 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; -2.375 ; -2.375 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+------------+------------+--------+--------+------------+---------------------------------------------+
; GPIO_0[*]  ; CLOCK_50   ; 11.228 ; 11.228 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[0] ; CLOCK_50   ; 11.228 ; 11.228 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[2] ; CLOCK_50   ; 10.924 ; 10.924 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[3] ; CLOCK_50   ; 10.883 ; 10.883 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[5] ; CLOCK_50   ; 10.584 ; 10.584 ; Rise       ; CLOCK_50                                    ;
; HEX0[*]    ; CLOCK_50   ; 12.117 ; 12.117 ; Rise       ; CLOCK_50                                    ;
;  HEX0[0]   ; CLOCK_50   ; 12.117 ; 12.117 ; Rise       ; CLOCK_50                                    ;
;  HEX0[1]   ; CLOCK_50   ; 10.726 ; 10.726 ; Rise       ; CLOCK_50                                    ;
;  HEX0[2]   ; CLOCK_50   ; 11.700 ; 11.700 ; Rise       ; CLOCK_50                                    ;
;  HEX0[3]   ; CLOCK_50   ; 11.742 ; 11.742 ; Rise       ; CLOCK_50                                    ;
;  HEX0[4]   ; CLOCK_50   ; 11.470 ; 11.470 ; Rise       ; CLOCK_50                                    ;
;  HEX0[5]   ; CLOCK_50   ; 11.679 ; 11.679 ; Rise       ; CLOCK_50                                    ;
;  HEX0[6]   ; CLOCK_50   ; 11.669 ; 11.669 ; Rise       ; CLOCK_50                                    ;
; HEX1[*]    ; CLOCK_50   ; 13.474 ; 13.474 ; Rise       ; CLOCK_50                                    ;
;  HEX1[0]   ; CLOCK_50   ; 13.474 ; 13.474 ; Rise       ; CLOCK_50                                    ;
;  HEX1[1]   ; CLOCK_50   ; 12.626 ; 12.626 ; Rise       ; CLOCK_50                                    ;
;  HEX1[2]   ; CLOCK_50   ; 12.235 ; 12.235 ; Rise       ; CLOCK_50                                    ;
;  HEX1[3]   ; CLOCK_50   ; 12.253 ; 12.253 ; Rise       ; CLOCK_50                                    ;
;  HEX1[4]   ; CLOCK_50   ; 11.935 ; 11.935 ; Rise       ; CLOCK_50                                    ;
;  HEX1[5]   ; CLOCK_50   ; 12.540 ; 12.540 ; Rise       ; CLOCK_50                                    ;
;  HEX1[6]   ; CLOCK_50   ; 12.460 ; 12.460 ; Rise       ; CLOCK_50                                    ;
; LEDG[*]    ; CLOCK_50   ; 11.586 ; 11.586 ; Rise       ; CLOCK_50                                    ;
;  LEDG[0]   ; CLOCK_50   ; 11.161 ; 11.161 ; Rise       ; CLOCK_50                                    ;
;  LEDG[1]   ; CLOCK_50   ; 11.586 ; 11.586 ; Rise       ; CLOCK_50                                    ;
; LEDR[*]    ; CLOCK_50   ; 12.351 ; 12.351 ; Rise       ; CLOCK_50                                    ;
;  LEDR[0]   ; CLOCK_50   ; 12.351 ; 12.351 ; Rise       ; CLOCK_50                                    ;
;  LEDR[1]   ; CLOCK_50   ; 10.896 ; 10.896 ; Rise       ; CLOCK_50                                    ;
; VGA_B[*]   ; CLOCK_50   ; 12.614 ; 12.614 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]  ; CLOCK_50   ; 11.785 ; 11.785 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]  ; CLOCK_50   ; 11.785 ; 11.785 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]  ; CLOCK_50   ; 12.218 ; 12.218 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]  ; CLOCK_50   ; 12.208 ; 12.208 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]  ; CLOCK_50   ; 12.278 ; 12.278 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]  ; CLOCK_50   ; 12.268 ; 12.268 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]  ; CLOCK_50   ; 12.614 ; 12.614 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]  ; CLOCK_50   ; 12.614 ; 12.614 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]  ; CLOCK_50   ; 12.604 ; 12.604 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]  ; CLOCK_50   ; 12.604 ; 12.604 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK  ; CLOCK_50   ; 8.310  ; 8.310  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK    ; CLOCK_50   ; 3.582  ;        ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]   ; CLOCK_50   ; 12.001 ; 12.001 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]  ; CLOCK_50   ; 11.617 ; 11.617 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]  ; CLOCK_50   ; 11.617 ; 11.617 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]  ; CLOCK_50   ; 11.607 ; 11.607 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]  ; CLOCK_50   ; 11.607 ; 11.607 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]  ; CLOCK_50   ; 12.000 ; 12.000 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]  ; CLOCK_50   ; 12.000 ; 12.000 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]  ; CLOCK_50   ; 11.971 ; 11.971 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]  ; CLOCK_50   ; 11.991 ; 11.991 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]  ; CLOCK_50   ; 12.001 ; 12.001 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]  ; CLOCK_50   ; 12.001 ; 12.001 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS     ; CLOCK_50   ; 6.821  ; 6.821  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]   ; CLOCK_50   ; 12.459 ; 12.459 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]  ; CLOCK_50   ; 12.455 ; 12.455 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]  ; CLOCK_50   ; 12.435 ; 12.435 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]  ; CLOCK_50   ; 12.435 ; 12.435 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]  ; CLOCK_50   ; 12.449 ; 12.449 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]  ; CLOCK_50   ; 12.449 ; 12.449 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]  ; CLOCK_50   ; 12.459 ; 12.459 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]  ; CLOCK_50   ; 12.045 ; 12.045 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]  ; CLOCK_50   ; 12.055 ; 12.055 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]  ; CLOCK_50   ; 12.035 ; 12.035 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]  ; CLOCK_50   ; 12.035 ; 12.035 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS     ; CLOCK_50   ; 7.866  ; 7.866  ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK    ; CLOCK_50   ;        ; 3.582  ; Fall       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
+------------+------------+--------+--------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+------------+------------+-------+-------+------------+---------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+------------+------------+-------+-------+------------+---------------------------------------------+
; GPIO_0[*]  ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[0] ; CLOCK_50   ; 4.909 ; 4.909 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[2] ; CLOCK_50   ; 4.739 ; 4.739 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[3] ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; CLOCK_50                                    ;
;  GPIO_0[5] ; CLOCK_50   ; 4.635 ; 4.635 ; Rise       ; CLOCK_50                                    ;
; HEX0[*]    ; CLOCK_50   ; 4.544 ; 4.544 ; Rise       ; CLOCK_50                                    ;
;  HEX0[0]   ; CLOCK_50   ; 4.878 ; 4.878 ; Rise       ; CLOCK_50                                    ;
;  HEX0[1]   ; CLOCK_50   ; 4.544 ; 4.544 ; Rise       ; CLOCK_50                                    ;
;  HEX0[2]   ; CLOCK_50   ; 4.845 ; 4.845 ; Rise       ; CLOCK_50                                    ;
;  HEX0[3]   ; CLOCK_50   ; 4.753 ; 4.753 ; Rise       ; CLOCK_50                                    ;
;  HEX0[4]   ; CLOCK_50   ; 4.804 ; 4.804 ; Rise       ; CLOCK_50                                    ;
;  HEX0[5]   ; CLOCK_50   ; 4.708 ; 4.708 ; Rise       ; CLOCK_50                                    ;
;  HEX0[6]   ; CLOCK_50   ; 4.701 ; 4.701 ; Rise       ; CLOCK_50                                    ;
; HEX1[*]    ; CLOCK_50   ; 4.809 ; 4.809 ; Rise       ; CLOCK_50                                    ;
;  HEX1[0]   ; CLOCK_50   ; 5.321 ; 5.321 ; Rise       ; CLOCK_50                                    ;
;  HEX1[1]   ; CLOCK_50   ; 5.090 ; 5.090 ; Rise       ; CLOCK_50                                    ;
;  HEX1[2]   ; CLOCK_50   ; 4.885 ; 4.885 ; Rise       ; CLOCK_50                                    ;
;  HEX1[3]   ; CLOCK_50   ; 4.894 ; 4.894 ; Rise       ; CLOCK_50                                    ;
;  HEX1[4]   ; CLOCK_50   ; 4.809 ; 4.809 ; Rise       ; CLOCK_50                                    ;
;  HEX1[5]   ; CLOCK_50   ; 4.968 ; 4.968 ; Rise       ; CLOCK_50                                    ;
;  HEX1[6]   ; CLOCK_50   ; 4.950 ; 4.950 ; Rise       ; CLOCK_50                                    ;
; LEDG[*]    ; CLOCK_50   ; 4.826 ; 4.826 ; Rise       ; CLOCK_50                                    ;
;  LEDG[0]   ; CLOCK_50   ; 4.826 ; 4.826 ; Rise       ; CLOCK_50                                    ;
;  LEDG[1]   ; CLOCK_50   ; 4.925 ; 4.925 ; Rise       ; CLOCK_50                                    ;
; LEDR[*]    ; CLOCK_50   ; 4.806 ; 4.806 ; Rise       ; CLOCK_50                                    ;
;  LEDR[0]   ; CLOCK_50   ; 5.169 ; 5.169 ; Rise       ; CLOCK_50                                    ;
;  LEDR[1]   ; CLOCK_50   ; 4.806 ; 4.806 ; Rise       ; CLOCK_50                                    ;
; VGA_B[*]   ; CLOCK_50   ; 2.422 ; 2.422 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]  ; CLOCK_50   ; 2.422 ; 2.422 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]  ; CLOCK_50   ; 2.422 ; 2.422 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]  ; CLOCK_50   ; 2.560 ; 2.560 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]  ; CLOCK_50   ; 2.550 ; 2.550 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]  ; CLOCK_50   ; 2.620 ; 2.620 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]  ; CLOCK_50   ; 2.610 ; 2.610 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]  ; CLOCK_50   ; 2.701 ; 2.701 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]  ; CLOCK_50   ; 2.701 ; 2.701 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]  ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]  ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK  ; CLOCK_50   ; 3.105 ; 3.105 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK    ; CLOCK_50   ; 1.473 ;       ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]   ; CLOCK_50   ; 2.648 ; 2.648 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]  ; CLOCK_50   ; 2.658 ; 2.658 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]  ; CLOCK_50   ; 2.658 ; 2.658 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]  ; CLOCK_50   ; 2.648 ; 2.648 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]  ; CLOCK_50   ; 2.648 ; 2.648 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]  ; CLOCK_50   ; 2.776 ; 2.776 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]  ; CLOCK_50   ; 2.776 ; 2.776 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]  ; CLOCK_50   ; 2.745 ; 2.745 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]  ; CLOCK_50   ; 2.765 ; 2.765 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]  ; CLOCK_50   ; 2.775 ; 2.775 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]  ; CLOCK_50   ; 2.775 ; 2.775 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS     ; CLOCK_50   ; 2.725 ; 2.725 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]   ; CLOCK_50   ; 2.687 ; 2.687 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]  ; CLOCK_50   ; 2.838 ; 2.838 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]  ; CLOCK_50   ; 2.818 ; 2.818 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]  ; CLOCK_50   ; 2.818 ; 2.818 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]  ; CLOCK_50   ; 2.830 ; 2.830 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]  ; CLOCK_50   ; 2.830 ; 2.830 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]  ; CLOCK_50   ; 2.840 ; 2.840 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]  ; CLOCK_50   ; 2.697 ; 2.697 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]  ; CLOCK_50   ; 2.707 ; 2.707 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]  ; CLOCK_50   ; 2.687 ; 2.687 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]  ; CLOCK_50   ; 2.687 ; 2.687 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS     ; CLOCK_50   ; 2.943 ; 2.943 ; Rise       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK    ; CLOCK_50   ;       ; 1.473 ; Fall       ; image|VGA|mypll|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                    ; CLOCK_50                                    ; 292982   ; 0        ; 0        ; 0        ;
; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                    ; CLOCK_50                                    ; 292982   ; 0        ; 0        ; 0        ;
; image|VGA|mypll|altpll_component|pll|clk[0] ; image|VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 60    ; 60   ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 308   ; 308  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Mon Dec 02 01:37:09 2013
Info: Command: quartus_sta GPS -c GPS
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'GPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {image|VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {image|VGA|mypll|altpll_component|pll|clk[0]} {image|VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.683
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.683        -1.366 CLOCK_50 
    Info (332119):    30.334         0.000 image|VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLOCK_50 
    Info (332119):     0.736         0.000 image|VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLOCK_50 
    Info (332119):    16.933         0.000 image|VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 115 output pins without output pin load capacitance assignment
    Info (306007): Pin "PS2_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PS2_DAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 13.369
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.369         0.000 CLOCK_50 
    Info (332119):    36.940         0.000 image|VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.238         0.000 image|VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 image|VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 310 megabytes
    Info: Processing ended: Mon Dec 02 01:37:14 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


