{'incr': {'CDeps': [[[], [], ['reset'], ['clk']], [[], [], ['reset']]],
          'CLines': [[None, None, '14:C', '18:C'], [None, None, '14:C']],
          'Clocked': True,
          'DDeps': [['incr'], []],
          'DLines': ['18:D', '15:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff578f31550>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff578f23110>]},
 'q': {'CDeps': [[[], [], ['reset']]],
       'CLines': [[None, None, '14:C']],
       'Clocked': True,
       'DDeps': [[]],
       'DLines': ['16:D'],
       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff578f23e10>]}}
