<stg><name>seedInitialization_Pipeline_SEED_INIT_LOOP</name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %lhs_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_Val2_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:2 %zext_ln610_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %zext_ln610

]]></Node>
<StgValue><ssdm name="zext_ln610_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="17">
<![CDATA[
newFuncRoot:3 %zext_ln610_cast = zext i17 %zext_ln610_read

]]></Node>
<StgValue><ssdm name="zext_ln610_cast"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i10 1, i10 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 %zext_ln610_cast, i32 %lhs_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0 %i_V_2 = load i10 %p_Val2_s

]]></Node>
<StgValue><ssdm name="i_V_2"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %icmp_ln619 = icmp_eq  i10 %i_V_2, i10 624

]]></Node>
<StgValue><ssdm name="icmp_ln619"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 623, i64 623, i64 623

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln619 = br i1 %icmp_ln619, void %.split, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln619"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:0 %lhs_V_load = load i32 %lhs_V

]]></Node>
<StgValue><ssdm name="lhs_V_load"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="10">
<![CDATA[
.split:1 %trunc_ln619 = trunc i10 %i_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln619"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:2 %specpipeline_ln1691 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_59

]]></Node>
<StgValue><ssdm name="specpipeline_ln1691"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:3 %specloopname_ln1691 = specloopname void @_ssdm_op_SpecLoopName, void @empty_66

]]></Node>
<StgValue><ssdm name="specloopname_ln1691"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:4 %r = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %lhs_V_load, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="2">
<![CDATA[
.split:5 %zext_ln1691 = zext i2 %r

]]></Node>
<StgValue><ssdm name="zext_ln1691"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:6 %ret_2 = xor i32 %zext_ln1691, i32 %lhs_V_load

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %ret = mul i32 %ret_2, i32 1812433253

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="10">
<![CDATA[
.split:8 %zext_ln223 = zext i10 %i_V_2

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:9 %mt_reg_V = add i32 %ret, i32 %zext_ln223

]]></Node>
<StgValue><ssdm name="mt_reg_V"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:10 %r_1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %i_V_2, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="9">
<![CDATA[
.split:11 %zext_ln587 = zext i9 %r_1

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:12 %br_ln624 = br i1 %trunc_ln619, void, void

]]></Node>
<StgValue><ssdm name="br_ln624"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
<literal name="trunc_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %this_mt_even_0_addr = getelementptr i32 %this_mt_even_0, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="this_mt_even_0_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
<literal name="trunc_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1 %store_ln625 = store i32 %mt_reg_V, i9 %this_mt_even_0_addr

]]></Node>
<StgValue><ssdm name="store_ln625"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
<literal name="trunc_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %this_mt_even_1_addr = getelementptr i32 %this_mt_even_1, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="this_mt_even_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
<literal name="trunc_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:3 %store_ln626 = store i32 %mt_reg_V, i9 %this_mt_even_1_addr

]]></Node>
<StgValue><ssdm name="store_ln626"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
<literal name="trunc_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln627 = br void

]]></Node>
<StgValue><ssdm name="br_ln627"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
<literal name="trunc_ln619" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %this_mt_odd_0_addr = getelementptr i32 %this_mt_odd_0, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="this_mt_odd_0_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
<literal name="trunc_ln619" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1 %store_ln628 = store i32 %mt_reg_V, i9 %this_mt_odd_0_addr

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
<literal name="trunc_ln619" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %this_mt_odd_1_addr = getelementptr i32 %this_mt_odd_1, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="this_mt_odd_1_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
<literal name="trunc_ln619" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:3 %store_ln629 = store i32 %mt_reg_V, i9 %this_mt_odd_1_addr

]]></Node>
<StgValue><ssdm name="store_ln629"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
<literal name="trunc_ln619" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %i_V = add i10 %i_V_2, i10 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln885 = store i10 %i_V, i10 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln223 = store i32 %mt_reg_V, i32 %lhs_V

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln619" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
