ifdef CACHE_CORE2_L1
CACHE_SIZE = 32k
CACHE_ASSOC = 8
CACHE_PROCS = 1
CACHE_line_size = 64
endif

ifdef CACHE_CORE2_L2
CACHE_SIZE = 4096k
CACHE_ASSOC = 16
CACHE_PROCS = 2
CACHE_LINE_SIZE = 64
endif

ifdef CACHE_ATOM_L1
CACHE_SIZE = 24k
CACHE_ASSOC = 8
CACHE_PROCS = 1
CACHE_LINE_SIZE = 64
endif

ifdef CACHE_ATOM_L2
CACHE_SIZE = 512k
CACHE_ASSOC = 8
CACHE_PROCS = 1
CACHE_LINE_SIZE = 64
endif

ifdef CACHE_COREI7_L1
CACHE_SIZE = 32k
CACHE_ASSOC = 8
CACHE_PROCS = 1
CACHE_LINE_SIZE = 64
endif

ifdef CACHE_COREI7_L2
CACHE_SIZE = 256k
CACHE_ASSOC = 8
CACHE_PROCS = 1
CACHELINESIZE = 64
endif

ifdef CACHE_COREI7_L3
CACHE_SIZE = 8192k
CACHE_ASSOC = 16
CACHE_PROCS = 4
CACHELINESIZE = 64
endif

ifdef CACHE_PWR5X_L2
CACHE_SIZE = 1920k
CACHE_ASSOC = 10
CACHE_PROCS = 2
CACHELINESIZE = 128
endif

ifdef CACHE_PWR5X_L3
CACHE_SIZE = 36m
CACHE_ASSOC = 10
CACHE_PROCS = 2
CACHELINESIZE = 128
endif

ifdef CACHE_PWR5X_L3_HALF
CACHE_SIZE = 18m
CACHE_ASSOC = 10
CACHE_PROCS = 2
CACHELINESIZE = 128
endif


##power6 for p595
ifdef CACHE_PWR6_L2
CACHE_SIZE = 4096k
CACHE_ASSOC = 8
CACHE_PROCS = 1
CACHELINESIZE = 128
endif

ifdef CACHE_PWR6_L3
CACHE_SIZE = 32m
CACHE_ASSOC = 16
CACHE_PROCS = 2
CACHELINESIZE = 128
endif

ifdef CACHE_PWR6_L3_HALF
CACHE_SIZE = 16m
CACHE_ASSOC = 16
CACHE_PROCS = 2
CACHELINESIZE = 128
endif


ifdef CACHE_RP1
CACHE_SIZE = 32k
CACHE_ASSOC = 4
CACHE_PROCS = 1
CACHE_LINE_SIZE = 32
endif

ifdef CACHE_RP2
CACHE_SIZE = 16k
CACHE_ASSOC = 4
CACHE_PROCS = 1
CACHE_LINE_SIZE = 32
endif

## Itanium2 for altix450
ifdef CACHE_ITANIUM2_MONTVALE_L2
CACHE_SIZE = 256k
CACHE_ASSOC = 8
CACHE_PROCS = 1
CACHELINESIZE = 128
endif

ifdef CACHE_ITANIUM2_MONTVALE_L3
CACHE_SIZE = 24m
CACHE_ASSOC = 36 
CACHE_PROCS = 2
CACHELINESIZE = 128
endif

ifdef CACHE_ITANIUM2_MONTVALE_L3_IND
CACHE_SIZE = 24m
CACHE_ASSOC = 36
CACHE_PROCS = 1
CACHELINESIZE = 128
endif

ifdef CACHE_ITANIUM2_MONTVALE_L3_HALF
CACHE_SIZE = 12m
CACHE_ASSOC = 36
CACHE_PROCS = 2
CACHELINESIZE = 128
endif

ifdef CACHE_TILEPro_L2
CACHE_SIZE = 64k
CACHE_ASSOC = 4
CACHE_PROCS = 1
CACHE_LINE_SIZE = 64
endif

ifdef CACHE_TILEPro_L3
CACHE_SIZE = 4m
CACHE_ASSOC = 256
CACHE_PROCS = 64
CACHE_LINE_SIZE = 64
endif