
*** Running xst
    with args -ifn pwm.xst -ofn pwm.srp -intstyle ise

Reading design: pwm.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student/Embedded/brick_sorter/ADC/ADC.srcs/sources_1/new/adc.vhd" in Library work.
Entity <pwm> compiled.
Entity <pwm> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <pwm> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <pwm> in library <work> (Architecture <Behavioral>).
Entity <pwm> analyzed. Unit <pwm> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pwm>.
    Related source file is "/home/student/Embedded/brick_sorter/ADC/ADC.srcs/sources_1/new/adc.vhd".
WARNING:Xst:1306 - Output <tx_pwm> is never assigned.
WARNING:Xst:1780 - Signal <busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <MOSI>.
    Found 1-bit register for signal <CS>.
    Found 4-bit register for signal <tx_debug>.
    Found 2-bit register for signal <rx_debug>.
    Found 5-bit up counter for signal <clockCount>.
    Found 5-bit adder for signal <clockCount$add0000> created at line 86.
    Found 5-bit comparator greatequal for signal <CS$cmp_ge0000> created at line 114.
    Found 5-bit comparator lessequal for signal <CS$cmp_le0000> created at line 108.
    Found 5-bit comparator lessequal for signal <CS$cmp_le0001> created at line 114.
    Found 1-bit register for signal <newClock>.
    Found 26-bit up counter for signal <prescaler_counter>.
    Found 26-bit comparator less for signal <prescaler_counter$cmp_lt0000> created at line 70.
    Found 10-bit register for signal <RX>.
    Found 5-bit comparator greatequal for signal <rx_debug$cmp_ge0000> created at line 88.
    Found 5-bit comparator greatequal for signal <rx_debug$cmp_ge0001> created at line 95.
    Found 5-bit comparator lessequal for signal <rx_debug$cmp_le0000> created at line 88.
    Found 5-bit comparator lessequal for signal <rx_debug$cmp_le0001> created at line 95.
    Found 5-bit register for signal <TX>.
    Summary:
	inferred   2 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <pwm> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 26-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 7
 1-bit register                                        : 3
 10-bit register                                       : 1
 2-bit register                                        : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
# Comparators                                          : 8
 26-bit comparator less                                : 1
 5-bit comparator greatequal                           : 3
 5-bit comparator lessequal                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 26-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Comparators                                          : 8
 26-bit comparator less                                : 1
 5-bit comparator greatequal                           : 3
 5-bit comparator lessequal                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <tx_debug_2> (without init value) has a constant value of 0 in block <pwm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_debug_3> (without init value) has a constant value of 0 in block <pwm>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pwm> ...

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

Processing Unit <pwm> :
	Found 5-bit shift register for signal <TX_4>.
Unit <pwm> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48
# Shift Registers                                      : 1
 5-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 27    |
newClock1                          | BUFG                   | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.844ns (Maximum Frequency: 101.585MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

=========================================================================
