<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9958_16K\impl\gwsynthesis\tangprimer20k_vdp_cartridge_v9918.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9958_16K\src\tangprimer20k_vdp_cartridge_test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jun  3 07:06:01 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8262</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4738</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk14m</td>
<td>Base</td>
<td>69.832</td>
<td>14.320
<td>0.000</td>
<td>34.916</td>
<td></td>
<td></td>
<td>clk14m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.639</td>
<td>85.920
<td>0.000</td>
<td>5.819</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.639</td>
<td>85.920
<td>0.000</td>
<td>5.819</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.277</td>
<td>42.960
<td>0.000</td>
<td>11.639</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.916</td>
<td>28.640
<td>0.000</td>
<td>17.458</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>23.277</td>
<td>42.960
<td>0.000</td>
<td>11.639</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>42.960(MHz)</td>
<td>112.360(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk14m!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk14m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk14m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>14.378</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.865</td>
</tr>
<tr>
<td>2</td>
<td>14.378</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.865</td>
</tr>
<tr>
<td>3</td>
<td>14.380</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.862</td>
</tr>
<tr>
<td>4</td>
<td>14.380</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.862</td>
</tr>
<tr>
<td>5</td>
<td>14.380</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_3_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.862</td>
</tr>
<tr>
<td>6</td>
<td>14.380</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_4_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.862</td>
</tr>
<tr>
<td>7</td>
<td>14.410</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.833</td>
</tr>
<tr>
<td>8</td>
<td>14.436</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.806</td>
</tr>
<tr>
<td>9</td>
<td>14.436</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_3_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.806</td>
</tr>
<tr>
<td>10</td>
<td>14.483</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_2_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.759</td>
</tr>
<tr>
<td>11</td>
<td>14.483</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_3_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.759</td>
</tr>
<tr>
<td>12</td>
<td>14.523</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.719</td>
</tr>
<tr>
<td>13</td>
<td>14.535</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.708</td>
</tr>
<tr>
<td>14</td>
<td>14.535</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_oe_n_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.708</td>
</tr>
<tr>
<td>15</td>
<td>14.565</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.677</td>
</tr>
<tr>
<td>16</td>
<td>14.565</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_4_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.677</td>
</tr>
<tr>
<td>17</td>
<td>14.568</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_0_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.675</td>
</tr>
<tr>
<td>18</td>
<td>14.572</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.670</td>
</tr>
<tr>
<td>19</td>
<td>14.604</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.639</td>
</tr>
<tr>
<td>20</td>
<td>14.628</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_1_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.615</td>
</tr>
<tr>
<td>21</td>
<td>14.628</td>
<td>u_v9918/u_v9958_core/u_vdp_ssg/ff_eightdotstate_1_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/p_yjk_b_2_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.614</td>
</tr>
<tr>
<td>22</td>
<td>14.634</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_5_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.609</td>
</tr>
<tr>
<td>23</td>
<td>14.634</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.609</td>
</tr>
<tr>
<td>24</td>
<td>14.635</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_0_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.608</td>
</tr>
<tr>
<td>25</td>
<td>14.635</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_1_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>8.608</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.060</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_we_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>2</td>
<td>0.060</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_we_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>3</td>
<td>0.060</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>4</td>
<td>0.060</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>5</td>
<td>0.060</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>6</td>
<td>0.074</td>
<td>u_v9918/ff_wdata_7_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_7_s/DI[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>7</td>
<td>0.074</td>
<td>u_v9918/ff_wdata_6_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_6_s/DI[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>8</td>
<td>0.198</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>9</td>
<td>0.198</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>10</td>
<td>0.198</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>11</td>
<td>0.210</td>
<td>u_v9918/ff_address_13_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_5_s/AD[13]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>12</td>
<td>0.211</td>
<td>u_v9918/ff_address_11_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_6_s/AD[11]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>13</td>
<td>0.212</td>
<td>u_v9918/ff_address_10_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_6_s/AD[10]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>14</td>
<td>0.213</td>
<td>u_v9918/ff_wdata_5_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_5_s/DI[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>15</td>
<td>0.213</td>
<td>u_v9918/ff_wdata_4_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_4_s/DI[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>16</td>
<td>0.225</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>17</td>
<td>0.225</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>18</td>
<td>0.225</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>19</td>
<td>0.225</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>20</td>
<td>0.225</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>21</td>
<td>0.225</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_3_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>22</td>
<td>0.225</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_2_s0/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>23</td>
<td>0.313</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s1/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_3_s/DI[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>24</td>
<td>0.316</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_d_r_1_s3/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s/DI[2]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>25</td>
<td>0.316</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_d_r_0_s3/Q</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s/DI[1]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_merq_wr_s0</td>
</tr>
<tr>
<td>2</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_merq_wr_pre_s0</td>
</tr>
<tr>
<td>3</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_address_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_wdata_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_v9918/ff_address_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_v9918/u_v9958_core/u_vdp_ssg/ff_h_cnt_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/ff_video_b_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/ff_pix3_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r12_blink_mode_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>4.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>5.247</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>5.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>5.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>5.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>5.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>5.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>5.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>5.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>6.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>7.007</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/F</td>
</tr>
<tr>
<td>7.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/I3</td>
</tr>
<tr>
<td>8.041</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/I2</td>
</tr>
<tr>
<td>8.496</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/F</td>
</tr>
<tr>
<td>8.743</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/I3</td>
</tr>
<tr>
<td>9.196</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/I3</td>
</tr>
<tr>
<td>10.113</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/F</td>
</tr>
<tr>
<td>10.370</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3197_s0/I3</td>
</tr>
<tr>
<td>10.919</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3197_s0/F</td>
</tr>
<tr>
<td>11.466</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C38[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.404, 49.674%; route: 4.229, 47.708%; tC2Q: 0.232, 2.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>4.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>5.247</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>5.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>5.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>5.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>5.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>5.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>5.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>5.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>6.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>7.007</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/F</td>
</tr>
<tr>
<td>7.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/I3</td>
</tr>
<tr>
<td>8.041</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/I2</td>
</tr>
<tr>
<td>8.496</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/F</td>
</tr>
<tr>
<td>8.743</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/I3</td>
</tr>
<tr>
<td>9.196</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/I3</td>
</tr>
<tr>
<td>10.113</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/F</td>
</tr>
<tr>
<td>10.370</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3197_s0/I3</td>
</tr>
<tr>
<td>10.919</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3197_s0/F</td>
</tr>
<tr>
<td>11.466</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C38[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.404, 49.674%; route: 4.229, 47.708%; tC2Q: 0.232, 2.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>4.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>5.247</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>5.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>5.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>5.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>5.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>5.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>5.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>5.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>6.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>7.007</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/F</td>
</tr>
<tr>
<td>7.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/I3</td>
</tr>
<tr>
<td>8.041</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/I2</td>
</tr>
<tr>
<td>8.496</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/F</td>
</tr>
<tr>
<td>8.743</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/I3</td>
</tr>
<tr>
<td>9.196</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/I3</td>
</tr>
<tr>
<td>10.113</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/F</td>
</tr>
<tr>
<td>10.370</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s0/I3</td>
</tr>
<tr>
<td>10.919</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s0/F</td>
</tr>
<tr>
<td>11.463</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C38[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.404, 49.690%; route: 4.227, 47.692%; tC2Q: 0.232, 2.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>4.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>5.247</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>5.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>5.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>5.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>5.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>5.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>5.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>5.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>6.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>7.007</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/F</td>
</tr>
<tr>
<td>7.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/I3</td>
</tr>
<tr>
<td>8.041</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/I2</td>
</tr>
<tr>
<td>8.496</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/F</td>
</tr>
<tr>
<td>8.743</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/I3</td>
</tr>
<tr>
<td>9.196</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/I3</td>
</tr>
<tr>
<td>10.113</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/F</td>
</tr>
<tr>
<td>10.370</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s0/I3</td>
</tr>
<tr>
<td>10.919</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s0/F</td>
</tr>
<tr>
<td>11.463</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C38[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.404, 49.690%; route: 4.227, 47.692%; tC2Q: 0.232, 2.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>4.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>5.247</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>5.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>5.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>5.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>5.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>5.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>5.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>5.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>6.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>7.007</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/F</td>
</tr>
<tr>
<td>7.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/I3</td>
</tr>
<tr>
<td>8.041</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/I2</td>
</tr>
<tr>
<td>8.496</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/F</td>
</tr>
<tr>
<td>8.743</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/I3</td>
</tr>
<tr>
<td>9.196</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/I3</td>
</tr>
<tr>
<td>10.113</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/F</td>
</tr>
<tr>
<td>10.370</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s0/I3</td>
</tr>
<tr>
<td>10.919</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s0/F</td>
</tr>
<tr>
<td>11.463</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_3_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C39[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.404, 49.690%; route: 4.227, 47.692%; tC2Q: 0.232, 2.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>4.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>5.247</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>5.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>5.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>5.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>5.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>5.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>5.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>5.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>6.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>7.007</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/F</td>
</tr>
<tr>
<td>7.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/I3</td>
</tr>
<tr>
<td>8.041</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/I2</td>
</tr>
<tr>
<td>8.496</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/F</td>
</tr>
<tr>
<td>8.743</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/I3</td>
</tr>
<tr>
<td>9.196</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/I3</td>
</tr>
<tr>
<td>10.113</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/F</td>
</tr>
<tr>
<td>10.370</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s0/I3</td>
</tr>
<tr>
<td>10.919</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s0/F</td>
</tr>
<tr>
<td>11.463</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_4_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C39[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.404, 49.690%; route: 4.227, 47.692%; tC2Q: 0.232, 2.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>4.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>5.247</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>5.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>5.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>5.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>5.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>5.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>5.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>5.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>6.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>7.007</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/F</td>
</tr>
<tr>
<td>7.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/I3</td>
</tr>
<tr>
<td>8.041</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/I2</td>
</tr>
<tr>
<td>8.496</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/F</td>
</tr>
<tr>
<td>8.743</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/I3</td>
</tr>
<tr>
<td>9.196</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/I3</td>
</tr>
<tr>
<td>10.113</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/F</td>
</tr>
<tr>
<td>10.370</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3197_s0/I3</td>
</tr>
<tr>
<td>10.919</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3197_s0/F</td>
</tr>
<tr>
<td>11.434</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C38[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.404, 49.855%; route: 4.197, 47.519%; tC2Q: 0.232, 2.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>4.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>5.247</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>5.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>5.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>5.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>5.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>5.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>5.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>5.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>6.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>7.007</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/F</td>
</tr>
<tr>
<td>7.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/I3</td>
</tr>
<tr>
<td>8.041</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/I2</td>
</tr>
<tr>
<td>8.496</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/F</td>
</tr>
<tr>
<td>8.743</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/I3</td>
</tr>
<tr>
<td>9.196</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/I3</td>
</tr>
<tr>
<td>10.122</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R34C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3207_s0/I3</td>
</tr>
<tr>
<td>10.866</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3207_s0/F</td>
</tr>
<tr>
<td>11.407</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C39[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.434, 50.345%; route: 4.141, 47.020%; tC2Q: 0.232, 2.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>4.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>5.247</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>5.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>5.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>5.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>5.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>5.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>5.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>5.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>6.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>7.007</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/F</td>
</tr>
<tr>
<td>7.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/I3</td>
</tr>
<tr>
<td>8.041</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/I2</td>
</tr>
<tr>
<td>8.496</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/F</td>
</tr>
<tr>
<td>8.743</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/I3</td>
</tr>
<tr>
<td>9.196</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/I3</td>
</tr>
<tr>
<td>10.122</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R34C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3207_s0/I3</td>
</tr>
<tr>
<td>10.866</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3207_s0/F</td>
</tr>
<tr>
<td>11.407</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_3_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C39[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.434, 50.345%; route: 4.141, 47.020%; tC2Q: 0.232, 2.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R18C39[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>4.340</td>
<td>1.508</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I2</td>
</tr>
<tr>
<td>4.857</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>6.281</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11/I2</td>
</tr>
<tr>
<td>6.734</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11/F</td>
</tr>
<tr>
<td>7.405</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9/I2</td>
</tr>
<tr>
<td>7.867</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/n1788_s15/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/n1788_s15/F</td>
</tr>
<tr>
<td>9.003</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8/I0</td>
</tr>
<tr>
<td>9.558</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8/F</td>
</tr>
<tr>
<td>10.087</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_3_s5/I2</td>
</tr>
<tr>
<td>10.636</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_3_s5/F</td>
</tr>
<tr>
<td>11.360</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_2_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.091, 35.289%; route: 5.436, 62.063%; tC2Q: 0.232, 2.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R18C39[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>4.340</td>
<td>1.508</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I2</td>
</tr>
<tr>
<td>4.857</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>6.281</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11/I2</td>
</tr>
<tr>
<td>6.734</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11/F</td>
</tr>
<tr>
<td>7.405</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9/I2</td>
</tr>
<tr>
<td>7.867</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/n1788_s15/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/n1788_s15/F</td>
</tr>
<tr>
<td>9.003</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8/I0</td>
</tr>
<tr>
<td>9.558</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8/F</td>
</tr>
<tr>
<td>10.087</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_3_s5/I2</td>
</tr>
<tr>
<td>10.636</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_3_s5/F</td>
</tr>
<tr>
<td>11.360</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_3_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.091, 35.289%; route: 5.436, 62.063%; tC2Q: 0.232, 2.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R18C39[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>4.340</td>
<td>1.508</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I2</td>
</tr>
<tr>
<td>4.857</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>6.281</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s14/I1</td>
</tr>
<tr>
<td>6.652</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s14/F</td>
</tr>
<tr>
<td>6.899</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s9/I0</td>
</tr>
<tr>
<td>7.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s9/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s6/I1</td>
</tr>
<tr>
<td>8.355</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C29[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s6/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s4/I2</td>
</tr>
<tr>
<td>9.064</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s4/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s2/I3</td>
</tr>
<tr>
<td>10.450</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s2/F</td>
</tr>
<tr>
<td>11.320</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.863, 32.836%; route: 5.624, 64.504%; tC2Q: 0.232, 2.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R18C32[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>5.029</td>
<td>2.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/n73_s4/I2</td>
</tr>
<tr>
<td>5.584</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R34C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_decoder/n73_s4/F</td>
</tr>
<tr>
<td>6.552</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s4/I0</td>
</tr>
<tr>
<td>7.014</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s4/F</td>
</tr>
<tr>
<td>7.186</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s1/I1</td>
</tr>
<tr>
<td>7.557</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R29C25[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s1/F</td>
</tr>
<tr>
<td>8.570</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/n828_s4/I0</td>
</tr>
<tr>
<td>9.087</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R27C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/n828_s4/F</td>
</tr>
<tr>
<td>10.759</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/n893_s3/I0</td>
</tr>
<tr>
<td>11.308</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/n893_s3/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.454, 28.182%; route: 6.022, 69.154%; tC2Q: 0.232, 2.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_oe_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R18C32[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>5.029</td>
<td>2.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/n73_s4/I2</td>
</tr>
<tr>
<td>5.584</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R34C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_decoder/n73_s4/F</td>
</tr>
<tr>
<td>6.552</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s4/I0</td>
</tr>
<tr>
<td>7.014</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s4/F</td>
</tr>
<tr>
<td>7.186</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s1/I1</td>
</tr>
<tr>
<td>7.557</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R29C25[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s1/F</td>
</tr>
<tr>
<td>8.570</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/n828_s4/I0</td>
</tr>
<tr>
<td>9.087</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R27C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/n828_s4/F</td>
</tr>
<tr>
<td>10.759</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/n892_s2/I2</td>
</tr>
<tr>
<td>11.308</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/n892_s2/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_oe_n_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_oe_n_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_oe_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.454, 28.182%; route: 6.022, 69.154%; tC2Q: 0.232, 2.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>4.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>5.247</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>5.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>5.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>5.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>5.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>5.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>5.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>5.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>6.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>7.007</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/F</td>
</tr>
<tr>
<td>7.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/I3</td>
</tr>
<tr>
<td>8.041</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/I2</td>
</tr>
<tr>
<td>8.496</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/F</td>
</tr>
<tr>
<td>8.743</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/I3</td>
</tr>
<tr>
<td>9.196</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/I3</td>
</tr>
<tr>
<td>10.113</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/F</td>
</tr>
<tr>
<td>10.370</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3197_s0/I3</td>
</tr>
<tr>
<td>10.919</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3197_s0/F</td>
</tr>
<tr>
<td>11.278</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C41[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.404, 50.748%; route: 4.042, 46.579%; tC2Q: 0.232, 2.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>4.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>5.247</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>5.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>5.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>5.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>5.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>5.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>5.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>5.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>6.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>7.007</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/F</td>
</tr>
<tr>
<td>7.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/I3</td>
</tr>
<tr>
<td>8.041</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/I2</td>
</tr>
<tr>
<td>8.496</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/F</td>
</tr>
<tr>
<td>8.743</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/I3</td>
</tr>
<tr>
<td>9.196</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/I3</td>
</tr>
<tr>
<td>10.113</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/F</td>
</tr>
<tr>
<td>10.370</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3197_s0/I3</td>
</tr>
<tr>
<td>10.919</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3197_s0/F</td>
</tr>
<tr>
<td>11.278</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_4_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C40[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.404, 50.748%; route: 4.042, 46.579%; tC2Q: 0.232, 2.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>4.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>5.247</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>5.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>5.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>5.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>5.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>5.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>5.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>5.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>6.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>7.007</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/F</td>
</tr>
<tr>
<td>7.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/I3</td>
</tr>
<tr>
<td>8.041</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/I2</td>
</tr>
<tr>
<td>8.496</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/F</td>
</tr>
<tr>
<td>8.743</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/I3</td>
</tr>
<tr>
<td>9.196</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/I3</td>
</tr>
<tr>
<td>10.113</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/F</td>
</tr>
<tr>
<td>10.370</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s0/I3</td>
</tr>
<tr>
<td>10.919</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s0/F</td>
</tr>
<tr>
<td>11.276</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C41[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C41[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_0_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C41[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.404, 50.763%; route: 4.039, 46.562%; tC2Q: 0.232, 2.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R18C39[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_text12/n74_s2/I1</td>
</tr>
<tr>
<td>4.625</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_text12/n74_s2/F</td>
</tr>
<tr>
<td>4.629</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_text12/n74_s1/I2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>5.188</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>5.559</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>5.994</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>6.383</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0/F</td>
</tr>
<tr>
<td>6.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s/I0</td>
</tr>
<tr>
<td>7.041</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s/O</td>
</tr>
<tr>
<td>7.925</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/n226_s7/I0</td>
</tr>
<tr>
<td>8.474</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_decoder/n226_s7/F</td>
</tr>
<tr>
<td>8.475</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[3][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/n226_s3/I3</td>
</tr>
<tr>
<td>9.030</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R38C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_decoder/n226_s3/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[3][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/n227_s9/I1</td>
</tr>
<tr>
<td>10.006</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C19[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_decoder/n227_s9/F</td>
</tr>
<tr>
<td>10.178</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/n227_s4/I0</td>
</tr>
<tr>
<td>10.727</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_decoder/n227_s4/F</td>
</tr>
<tr>
<td>10.900</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/n227_s0/I3</td>
</tr>
<tr>
<td>11.271</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_decoder/n227_s0/F</td>
</tr>
<tr>
<td>11.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C19[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.736, 54.624%; route: 3.702, 42.700%; tC2Q: 0.232, 2.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>4.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>5.247</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>5.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>5.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>5.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>5.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>5.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>5.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>5.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>6.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>7.007</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8/F</td>
</tr>
<tr>
<td>7.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/I3</td>
</tr>
<tr>
<td>8.041</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/I2</td>
</tr>
<tr>
<td>8.496</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4/F</td>
</tr>
<tr>
<td>8.743</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/I3</td>
</tr>
<tr>
<td>9.196</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/I3</td>
</tr>
<tr>
<td>10.122</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R34C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/n3207_s0/I3</td>
</tr>
<tr>
<td>10.866</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_sprite/n3207_s0/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.434, 51.321%; route: 3.973, 45.993%; tC2Q: 0.232, 2.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R18C32[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>5.029</td>
<td>2.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/n73_s4/I2</td>
</tr>
<tr>
<td>5.584</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R34C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_decoder/n73_s4/F</td>
</tr>
<tr>
<td>6.552</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s4/I0</td>
</tr>
<tr>
<td>7.014</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s4/F</td>
</tr>
<tr>
<td>7.186</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s1/I1</td>
</tr>
<tr>
<td>7.557</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R29C25[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s1/F</td>
</tr>
<tr>
<td>8.570</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/n828_s4/I0</td>
</tr>
<tr>
<td>9.087</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R27C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/n828_s4/F</td>
</tr>
<tr>
<td>10.844</td>
<td>1.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/n834_s1/I3</td>
</tr>
<tr>
<td>11.215</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_color_bus/n834_s1/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_1_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.276, 26.420%; route: 6.107, 70.887%; tC2Q: 0.232, 2.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_ssg/ff_eightdotstate_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/p_yjk_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_ssg/ff_eightdotstate_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_ssg/ff_eightdotstate_1_s0/Q</td>
</tr>
<tr>
<td>4.560</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[3][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/w_pix_3_s1/I3</td>
</tr>
<tr>
<td>5.013</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_graphic4567/w_pix_3_s1/F</td>
</tr>
<tr>
<td>5.426</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[3][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/w_pix_3_s0/I3</td>
</tr>
<tr>
<td>5.943</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R38C25[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_graphic4567/w_pix_3_s0/F</td>
</tr>
<tr>
<td>6.860</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C22[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s/I0</td>
</tr>
<tr>
<td>7.430</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s/COUT</td>
</tr>
<tr>
<td>7.430</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C22[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s/CIN</td>
</tr>
<tr>
<td>7.900</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s/SUM</td>
</tr>
<tr>
<td>8.147</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C22[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/n701_s/I0</td>
</tr>
<tr>
<td>8.696</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_graphic4567/n701_s/COUT</td>
</tr>
<tr>
<td>8.696</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C22[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/n700_s/CIN</td>
</tr>
<tr>
<td>9.166</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_graphic4567/n700_s/SUM</td>
</tr>
<tr>
<td>9.175</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[3][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/w_b_4_s3/I3</td>
</tr>
<tr>
<td>9.724</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R40C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_graphic4567/w_b_4_s3/F</td>
</tr>
<tr>
<td>9.897</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/w_b_0_s3/I2</td>
</tr>
<tr>
<td>10.414</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R40C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_graphic4567/w_b_0_s3/F</td>
</tr>
<tr>
<td>10.666</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/w_b_2_s2/I0</td>
</tr>
<tr>
<td>11.215</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_graphic4567/w_b_2_s2/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_graphic4567/p_yjk_b_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/p_yjk_b_2_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C21[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/p_yjk_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.644, 53.911%; route: 3.738, 43.395%; tC2Q: 0.232, 2.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R18C39[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>4.340</td>
<td>1.508</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I2</td>
</tr>
<tr>
<td>4.857</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>6.281</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11/I2</td>
</tr>
<tr>
<td>6.734</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11/F</td>
</tr>
<tr>
<td>7.405</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9/I2</td>
</tr>
<tr>
<td>7.867</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/n1788_s15/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/n1788_s15/F</td>
</tr>
<tr>
<td>9.003</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8/I0</td>
</tr>
<tr>
<td>9.558</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8/F</td>
</tr>
<tr>
<td>10.087</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s5/I2</td>
</tr>
<tr>
<td>10.636</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s5/F</td>
</tr>
<tr>
<td>11.210</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_5_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.091, 35.905%; route: 5.286, 61.400%; tC2Q: 0.232, 2.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R18C39[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>4.340</td>
<td>1.508</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I2</td>
</tr>
<tr>
<td>4.857</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>6.281</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11/I2</td>
</tr>
<tr>
<td>6.734</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11/F</td>
</tr>
<tr>
<td>7.405</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9/I2</td>
</tr>
<tr>
<td>7.867</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/n1788_s15/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/n1788_s15/F</td>
</tr>
<tr>
<td>9.003</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8/I0</td>
</tr>
<tr>
<td>9.558</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8/F</td>
</tr>
<tr>
<td>10.087</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s5/I2</td>
</tr>
<tr>
<td>10.636</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s5/F</td>
</tr>
<tr>
<td>11.210</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.091, 35.905%; route: 5.286, 61.400%; tC2Q: 0.232, 2.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R18C39[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>4.340</td>
<td>1.508</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I2</td>
</tr>
<tr>
<td>4.857</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>6.281</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11/I2</td>
</tr>
<tr>
<td>6.734</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11/F</td>
</tr>
<tr>
<td>7.405</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9/I2</td>
</tr>
<tr>
<td>7.867</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/n1788_s15/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/n1788_s15/F</td>
</tr>
<tr>
<td>9.003</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8/I0</td>
</tr>
<tr>
<td>9.558</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8/F</td>
</tr>
<tr>
<td>10.087</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_1_s5/I1</td>
</tr>
<tr>
<td>10.636</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_1_s5/F</td>
</tr>
<tr>
<td>11.208</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_0_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.091, 35.910%; route: 5.285, 61.394%; tC2Q: 0.232, 2.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R18C39[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>4.340</td>
<td>1.508</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I2</td>
</tr>
<tr>
<td>4.857</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>6.281</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11/I2</td>
</tr>
<tr>
<td>6.734</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11/F</td>
</tr>
<tr>
<td>7.405</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9/I2</td>
</tr>
<tr>
<td>7.867</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/n1788_s15/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/n1788_s15/F</td>
</tr>
<tr>
<td>9.003</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8/I0</td>
</tr>
<tr>
<td>9.558</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8/F</td>
</tr>
<tr>
<td>10.087</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_1_s5/I1</td>
</tr>
<tr>
<td>10.636</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_1_s5/F</td>
</tr>
<tr>
<td>11.208</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_1_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.091, 35.910%; route: 5.285, 61.394%; tC2Q: 0.232, 2.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_we_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_we_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_we_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_we_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C31[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_wdata_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>u_v9918/ff_wdata_7_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_wdata_7_s0/Q</td>
</tr>
<tr>
<td>2.164</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_7_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram16k/ff_ram_ff_ram_0_7_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram16k/ff_ram_ff_ram_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_wdata_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>u_v9918/ff_wdata_6_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_wdata_6_s0/Q</td>
</tr>
<tr>
<td>2.164</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_6_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram16k/ff_ram_ff_ram_0_6_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram16k/ff_ram_ff_ram_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 54.832%; tC2Q: 0.202, 45.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C32[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C32[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 54.832%; tC2Q: 0.202, 45.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C32[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C32[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 54.832%; tC2Q: 0.202, 45.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][A]</td>
<td>u_v9918/ff_address_13_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R27C18[2][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_address_13_s0/Q</td>
</tr>
<tr>
<td>2.168</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_5_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_5_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 38.352%; tC2Q: 0.202, 61.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_address_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[1][A]</td>
<td>u_v9918/ff_address_11_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R30C20[1][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_address_11_s0/Q</td>
</tr>
<tr>
<td>2.170</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_6_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram16k/ff_ram_ff_ram_0_6_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram16k/ff_ram_ff_ram_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.581%; tC2Q: 0.202, 61.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>u_v9918/ff_address_10_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R30C20[0][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_address_10_s0/Q</td>
</tr>
<tr>
<td>2.171</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_6_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram16k/ff_ram_ff_ram_0_6_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram16k/ff_ram_ff_ram_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.808%; tC2Q: 0.202, 61.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_wdata_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td>u_v9918/ff_wdata_5_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_wdata_5_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_5_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_5_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_wdata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][B]</td>
<td>u_v9918/ff_wdata_4_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_wdata_4_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_4_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram16k/ff_ram_ff_ram_0_4_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram16k/ff_ram_ff_ram_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[1][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C31[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0/Q</td>
</tr>
<tr>
<td>2.315</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C31[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0/Q</td>
</tr>
<tr>
<td>2.315</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C32[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0/Q</td>
</tr>
<tr>
<td>2.315</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C33[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0/Q</td>
</tr>
<tr>
<td>2.315</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C33[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0/Q</td>
</tr>
<tr>
<td>2.315</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_3_s0/Q</td>
</tr>
<tr>
<td>2.315</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_2_s0/Q</td>
</tr>
<tr>
<td>2.315</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s1/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s1/Q</td>
</tr>
<tr>
<td>2.164</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_3_s/CLK</td>
</tr>
<tr>
<td>1.851</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_d_r_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_d_r_1_s3/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_palette_ram/ff_d_r_1_s3/Q</td>
</tr>
<tr>
<td>2.167</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s/CLK</td>
</tr>
<tr>
<td>1.851</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_d_r_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_d_r_0_s3/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_palette_ram/ff_d_r_0_s3/Q</td>
</tr>
<tr>
<td>2.167</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19</td>
<td style=" font-weight:bold;">u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1573</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s/CLK</td>
</tr>
<tr>
<td>1.851</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19</td>
<td>u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_merq_wr_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_merq_wr_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_merq_wr_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_merq_wr_pre_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_merq_wr_pre_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_merq_wr_pre_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_address_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_address_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_address_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_wdata_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_wdata_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_wdata_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9918/ff_address_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9918/ff_address_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9918/ff_address_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9918/u_v9958_core/u_vdp_ssg/ff_h_cnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9918/u_v9958_core/u_vdp_ssg/ff_h_cnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9918/u_v9958_core/u_vdp_ssg/ff_h_cnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/ff_video_b_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/ff_video_b_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9918/u_v9958_core/u_vdp_color_decoder/ff_video_b_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/ff_pix3_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/ff_pix3_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9918/u_v9958_core/u_vdp_graphic4567/ff_pix3_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r12_blink_mode_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r12_blink_mode_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9918/u_v9958_core/u_vdp_register/reg_r12_blink_mode_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1573</td>
<td>clk42m</td>
<td>14.378</td>
<td>2.274</td>
</tr>
<tr>
<td>371</td>
<td>w_vdp_enable</td>
<td>15.444</td>
<td>1.945</td>
</tr>
<tr>
<td>92</td>
<td>u_v9918/u_v9958_core/w_dot_state[1]</td>
<td>15.979</td>
<td>1.896</td>
</tr>
<tr>
<td>87</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_state[3]</td>
<td>17.512</td>
<td>1.957</td>
</tr>
<tr>
<td>69</td>
<td>u_v9918/u_v9958_core/u_vdp_command/ff_state[2]</td>
<td>17.444</td>
<td>2.077</td>
</tr>
<tr>
<td>61</td>
<td>u_v9918/u_v9958_core/w_eight_dot_state[1]</td>
<td>14.628</td>
<td>2.668</td>
</tr>
<tr>
<td>61</td>
<td>u_v9918/u_v9958_core/reg_r9_y_dots_Z</td>
<td>19.089</td>
<td>0.998</td>
</tr>
<tr>
<td>59</td>
<td>u_v9918/u_v9958_core/w_eight_dot_state[0]</td>
<td>15.027</td>
<td>2.252</td>
</tr>
<tr>
<td>55</td>
<td>u_v9918/u_v9958_core/w_dot_state[0]</td>
<td>15.284</td>
<td>2.552</td>
</tr>
<tr>
<td>49</td>
<td>w_vdp_vcounter[1]</td>
<td>19.428</td>
<td>2.140</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C48</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C44</td>
<td>100.00%</td>
</tr>
<tr>
<td>R21C24</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
