{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1769009403955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1769009403955 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "signaldiv EP4CE10F17C6 " "Selected device EP4CE10F17C6 for design \"signaldiv\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1769009403989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1769009404026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1769009404026 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll1.v" "" { Text "D:/3event/23H/quartus_prj/db/pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 3501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1769009404056 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 13 127 0 0 " "Implementing clock multiplication of 13, clock division of 127, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll1.v" "" { Text "D:/3event/23H/quartus_prj/db/pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 3502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1769009404056 ""}  } { { "db/pll_altpll1.v" "" { Text "D:/3event/23H/quartus_prj/db/pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 3501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1769009404056 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1769009404146 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1769009404618 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1769009404618 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1769009404618 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1769009404618 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 20330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1769009404625 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 20332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1769009404625 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 20334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1769009404625 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 20336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1769009404625 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 20338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1769009404625 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1769009404625 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1769009404627 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1769009404702 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769009405337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769009405337 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1769009405337 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1769009405337 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "signaldiv.sdc " "Synopsys Design Constraints File file not found: 'signaldiv.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1769009405362 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FFT_CT:FFT_CT_inst\|sqrt:sqrtA_inst\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\|sr\[0\]\[8\] sys_clk " "Register FFT_CT:FFT_CT_inst\|sqrt:sqrtA_inst\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\|sr\[0\]\[8\] is being clocked by sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1769009405375 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1769009405375 "|RAMstate|sys_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1769009405403 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1769009405403 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1769009405403 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1769009405403 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1769009405403 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1769009405403 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1769009405403 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769009405403 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769009405403 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769009405403 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1769009405403 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1769009405710 ""}  } { { "db/pll_altpll1.v" "" { Text "D:/3event/23H/quartus_prj/db/pll_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 3501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1769009405710 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1769009405710 ""}  } { { "db/pll_altpll1.v" "" { Text "D:/3event/23H/quartus_prj/db/pll_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 3501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1769009405710 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1769009405710 ""}  } { { "../rtl/RAMstate.v" "" { Text "D:/3event/23H/rtl/RAMstate.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 20306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1769009405710 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1769009405710 ""}  } { { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 15923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1769009405710 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node sys_rst~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_real~0 " "Destination node rst_real~0" {  } { { "../rtl/RAMstate.v" "" { Text "D:/3event/23H/rtl/RAMstate.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 7586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|fft_s1_cur.WAIT_FOR_INPUT~0 " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|fft_s1_cur.WAIT_FOR_INPUT~0" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd" 230 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 9835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|fft_s1_cur.WRITE_INPUT~0 " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|fft_s1_cur.WRITE_INPUT~0" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd" 230 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 9838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_bfp_ctrl:bfpc\|blk_exp~0 " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_bfp_ctrl:bfpc\|blk_exp~0" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 9891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_bfp_ctrl:bfpc\|blk_exp~2 " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_bfp_ctrl:bfpc\|blk_exp~2" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 9893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_bfp_ctrl:bfpc\|blk_exp~3 " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_bfp_ctrl:bfpc\|blk_exp~3" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 9894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_bfp_ctrl:bfpc\|blk_exp~4 " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_bfp_ctrl:bfpc\|blk_exp~4" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 9895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_bfp_ctrl:bfpc\|blk_exp~5 " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_bfp_ctrl:bfpc\|blk_exp~5" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 9896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_bfp_ctrl:bfpc\|blk_exp~6 " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_bfp_ctrl:bfpc\|blk_exp~6" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 9897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|data_real_o~0 " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|data_real_o~0" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp_serial.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 9907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1769009405710 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1769009405710 ""}  } { { "../rtl/RAMstate.v" "" { Text "D:/3event/23H/rtl/RAMstate.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 20305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1769009405710 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_real~0  " "Automatically promoted node rst_real~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|master_sink_ena " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|master_sink_ena" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 3171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|sink_in_work " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|sink_in_work" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd" 125 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 3151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_in_write_sgl:writer\|rdy_for_next_block " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_in_write_sgl:writer\|rdy_for_next_block" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_in_write_sgl.vhd" 262 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 2383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_in_write_sgl:writer\|disable_wr " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_in_write_sgl:writer\|disable_wr" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_in_write_sgl.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 2385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_in_write_sgl:writer\|burst_count_en " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_in_write_sgl:writer\|burst_count_en" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_in_write_sgl.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 2382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|sdetd.DISABLE " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|sdetd.DISABLE" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_o.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 1401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|sdetd.ENABLE " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|sdetd.ENABLE" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_o.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 1398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|sdetd.BLOCK_READY " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|sdetd.BLOCK_READY" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_o.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|en_i " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|en_i" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpprdadgen.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|data_val_i " "Destination node FFT_CT:FFT_CT_inst\|fftsign:FFT_C\|fftsign_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|data_val_i" {  } { { "ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp_serial.vhd" 149 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1769009405710 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1769009405710 ""}  } { { "../rtl/RAMstate.v" "" { Text "D:/3event/23H/rtl/RAMstate.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 7586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1769009405710 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1769009405711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 18392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 18416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 16542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1769009405711 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1769009405711 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/quartus18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 0 { 0 ""} 0 17404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1769009405711 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1769009406138 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1769009406143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1769009406143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1769009406150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1769009406160 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1769009406170 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1769009406265 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "77 Embedded multiplier block " "Packed 77 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1769009406270 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "77 " "Created 77 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1769009406270 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1769009406270 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 clk\[1\] ADC_clk~output " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"ADC_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll1.v" "" { Text "D:/3event/23H/quartus_prj/db/pll_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/PLL/PLL.v" "" { Text "D:/3event/23H/quartus_prj/ip_core/PLL/PLL.v" 107 0 0 } } { "../rtl/RAMstate.v" "" { Text "D:/3event/23H/rtl/RAMstate.v" 44 0 0 } } { "../rtl/RAMstate.v" "" { Text "D:/3event/23H/rtl/RAMstate.v" 10 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1769009406323 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769009406415 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1769009406422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1769009406920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769009407370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1769009407405 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1769009408826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769009408826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1769009409378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/3event/23H/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1769009410331 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1769009410331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1769009410508 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1769009410508 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1769009410508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769009410509 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1769009410654 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1769009410684 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1769009410980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1769009410982 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1769009411354 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769009412015 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/3event/23H/quartus_prj/output_files/signaldiv.fit.smsg " "Generated suppressed messages file D:/3event/23H/quartus_prj/output_files/signaldiv.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1769009412556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6420 " "Peak virtual memory: 6420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769009413486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 21 23:30:13 2026 " "Processing ended: Wed Jan 21 23:30:13 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769009413486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769009413486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769009413486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1769009413486 ""}
