ExecStartTime: 1702376817
Domain of the design: Unit Level Test
RegID: 23
timeout: 90
Device: GEMINI_COMPACT_104x68
Strategy: delay
INFO: Created design: design1_5_5_top. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.232
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v 
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: design1_5_5_top
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/analysis/design1_5_5_top_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/analysis/design1_5_5_top_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/analysis/design1_5_5_top_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../.././rtl/invertion.v
Parsing Verilog input from `../../../../.././rtl/invertion.v' to AST representation.
Generating RTLIL representation for module `\invertion'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../.././rtl/large_mux.v
Parsing Verilog input from `../../../../.././rtl/large_mux.v' to AST representation.
Generating RTLIL representation for module `\large_mux'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../.././rtl/encoder.v
Parsing Verilog input from `../../../../.././rtl/encoder.v' to AST representation.
Generating RTLIL representation for module `\encoder'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v' to AST representation.
Generating RTLIL representation for module `\design1_5_5_top'.
Generating RTLIL representation for module `\design1_5_5'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top design1_5_5_top' --

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     \design1_5_5
Used module:         \invertion
Used module:         \large_mux
Used module:         \encoder
Parameter \WIDTH = 32

6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\design1_5_5'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

6.3. Executing AST frontend in derive mode using pre-parsed AST for module `\invertion'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

6.4. Executing AST frontend in derive mode using pre-parsed AST for module `\large_mux'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \WIDTH = 32

6.5. Executing AST frontend in derive mode using pre-parsed AST for module `\encoder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

6.6. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         \invertion
Used module:         \large_mux
Used module:         \encoder
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

6.7. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000

6.8. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Removing unused module `\design1_5_5'.
Removing unused module `\encoder'.
Removing unused module `\large_mux'.
Removing unused module `\invertion'.
Removed 4 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod\\design1_5_5\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\encoder\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\invertion\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\large_mux\\WIDTH=s32'00000000000000000000000000100000"
Dumping file port_info.json ...

End of script. Logfile hash: 33c67391c6, CPU: user 0.04s system 0.01s, MEM: 27.87 MB peak
Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)
Time spent: 82% 10x read_verilog (0 sec), 13% 1x hierarchy (0 sec), ...
INFO: ANL: Design design1_5_5_top is analyzed
INFO: ANL: Top Modules: design1_5_5_top

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: design1_5_5_top
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s design1_5_5_top.ys -l design1_5_5_top_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s design1_5_5_top.ys -l design1_5_5_top_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `design1_5_5_top.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../.././rtl/invertion.v
Parsing Verilog input from `../../../../.././rtl/invertion.v' to AST representation.
Generating RTLIL representation for module `\invertion'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../.././rtl/large_mux.v
Parsing Verilog input from `../../../../.././rtl/large_mux.v' to AST representation.
Generating RTLIL representation for module `\large_mux'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../.././rtl/encoder.v
Parsing Verilog input from `../../../../.././rtl/encoder.v' to AST representation.
Generating RTLIL representation for module `\encoder'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v' to AST representation.
Generating RTLIL representation for module `\design1_5_5_top'.
Generating RTLIL representation for module `\design1_5_5'.
Successfully finished Verilog frontend.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     \design1_5_5
Used module:         \invertion
Used module:         \large_mux
Used module:         \encoder
Parameter \WIDTH = 32

6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\design1_5_5'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

6.3. Executing AST frontend in derive mode using pre-parsed AST for module `\invertion'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

6.4. Executing AST frontend in derive mode using pre-parsed AST for module `\large_mux'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \WIDTH = 32

6.5. Executing AST frontend in derive mode using pre-parsed AST for module `\encoder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

6.6. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         \invertion
Used module:         \large_mux
Used module:         \encoder
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

6.7. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000

6.8. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Removing unused module `\design1_5_5'.
Removing unused module `\encoder'.
Removing unused module `\large_mux'.
Removing unused module `\invertion'.
Removed 4 unused modules.

7. Executing synth_rs pass: v0.4.206

7.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

7.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

7.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

7.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

7.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

7.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

7.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

7.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

7.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

7.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

7.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

7.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

7.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

7.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

7.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\RS_TDP36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:113.1-641.10.
Generating RTLIL representation for module `\RS_TDP36K'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:642.1-1070.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1072.1-1481.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1483.1-1886.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

7.16. Executing HIERARCHY pass (managing design hierarchy).

7.16.1. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000

7.16.2. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Removed 0 unused modules.

7.17. Executing PROC pass (convert processes to netlists).

7.17.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.17.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$../../../../.././rtl/encoder.v:20$35 in module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/encoder.v:11$34 in module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:24$18 in module design1_5_5_top.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/large_mux.v:11$33 in module $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/invertion.v:14$27 in module $paramod\invertion\WIDTH=s32'00000000000000000000000000100000.
Removed a total of 0 dead cases.

7.17.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 7 assignments to connections.

7.17.4. Executing PROC_INIT pass (extract init attributes).

7.17.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:24$18'.

7.17.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~8 debug messages>

7.17.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$35'.
     1/5: $5\data_out_wire[31:0]
     2/5: $4\data_out_wire[31:0]
     3/5: $3\data_out_wire[31:0]
     4/5: $2\data_out_wire[31:0]
     5/5: $1\data_out_wire[31:0]
Creating decoders for process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$34'.
     1/1: $0\data_out[31:0]
Creating decoders for process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:31$19'.
Creating decoders for process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:24$18'.
     1/1: $0\tmp[159:0]
Creating decoders for process `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$33'.
     1/1: $1\data_out[31:0]
Creating decoders for process `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/invertion.v:14$27'.
     1/1: $0\data_out_reg[7:0]

7.17.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.\data_out_wire' from process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$35'.
No latch inferred for signal `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.\data_out' from process `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$33'.

7.17.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.\data_out' using process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$34'.
  created $dff cell `$procdff$113' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in0' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:31$19'.
  created $dff cell `$procdff$114' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in1' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:31$19'.
  created $dff cell `$procdff$115' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in2' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:31$19'.
  created $dff cell `$procdff$116' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in3' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:31$19'.
  created $dff cell `$procdff$117' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in4' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:31$19'.
  created $dff cell `$procdff$118' with positive edge clock.
Creating register for signal `\design1_5_5_top.\tmp' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:24$18'.
  created $adff cell `$procdff$119' with positive edge clock and positive level reset.
Creating register for signal `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000.\data_out_reg' using process `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/invertion.v:14$27'.
  created $dff cell `$procdff$120' with positive edge clock.

7.17.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.17.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$35'.
Removing empty process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$35'.
Found and cleaned up 1 empty switch in `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$34'.
Removing empty process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$34'.
Removing empty process `design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:31$19'.
Removing empty process `design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:24$18'.
Found and cleaned up 1 empty switch in `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$33'.
Removing empty process `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$33'.
Found and cleaned up 1 empty switch in `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/invertion.v:14$27'.
Removing empty process `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/invertion.v:14$27'.
Cleaned up 8 empty switches.

7.17.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module design1_5_5_top.
Optimizing module $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~4 debug messages>
Optimizing module $paramod\invertion\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000.

7.18. Executing DEMUXMAP pass.

7.19. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\invertion\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~26 debug messages>

7.20. Executing DEMUXMAP pass.

7.21. Executing TRIBUF pass.

7.22. Executing TRIBUF pass.

7.23. Executing DEMINOUT pass (demote inout ports to input or output).

7.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 276 unused wires.
<suppressed ~1 debug messages>

7.26. Executing CHECK pass (checking for obvious problems).
Checking module design1_5_5_top...
Found and reported 0 problems.

7.27. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                593
   Number of wire bits:           9544
   Number of public wires:         166
   Number of public wire bits:    3526
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                478
     $adff                           1
     $dff                           19
     $eq                           173
     $logic_not                     53
     $mux                          154
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_xor                     5
     $xor                            9

7.28. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.30. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$81.
Removed 90 multiplexer ports.
<suppressed ~30 debug messages>

7.31. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.33. Executing OPT_SHARE pass.

7.34. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.01 sec.]

7.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 90 unused wires.
<suppressed ~1 debug messages>

7.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.37. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

7.38. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.40. Executing OPT_SHARE pass.

7.41. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.01 sec.]

7.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 2

7.44. Executing FSM pass (extract and optimize FSM).

7.44.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance00.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance03.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance11.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance14.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance20.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance24.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance31.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register design1_5_5_top.design1_5_5_inst.encoder_instance41.data_out.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance42.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.

7.44.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\design1_5_5_inst.encoder_instance41.data_out' from module `\design1_5_5_top'.
  found $dff cell for state register: $flatten\design1_5_5_inst.\encoder_instance41.$procdff$113
  root of input selection tree: $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0]
  found reset state: 0 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:23$36_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:26$37_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:29$38_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:32$39_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:35$40_Y
  found state code: 0
  found state code: 32'11111111111111111111000001011111
  found state code: 8097783
  found state code: 32'11111111100000000111000000010111
  found state code: 32'11111111111111111111101001110000
  found state code: 1423
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:35$40_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:32$39_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:29$38_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:26$37_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:23$36_Y
  ctrl inputs: { $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:23$36_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:26$37_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:29$38_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:32$39_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:35$40_Y \rst }
  ctrl outputs: { $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:23$36_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:26$37_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:29$38_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:32$39_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:35$40_Y $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] }
  transition:          0 6'000000 ->          0 37'1000000000000000000000000000000000000
  transition:          0 6'000010 -> 32'11111111111111111111000001011111 37'1000011111111111111111111000001011111
  transition:          0 6'0001-0 ->    8097783 37'1000000000000011110111000111111110111
  transition:          0 6'001--0 -> 32'11111111100000000111000000010111 37'1000011111111100000000111000000010111
  transition:          0 6'01---0 -> 32'11111111111111111111101001110000 37'1000011111111111111111111101001110000
  transition:          0 6'1----0 ->       1423 37'1000000000000000000000000010110001111
  transition:          0 6'-----1 ->          0 37'1000000000000000000000000000000000000
  transition: 32'11111111111111111111101001110000 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111111111111111101001110000 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition: 32'11111111111111111111101001110000 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition: 32'11111111111111111111101001110000 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition: 32'11111111111111111111101001110000 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition: 32'11111111111111111111101001110000 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition: 32'11111111111111111111101001110000 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111100000000111000000010111 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111100000000111000000010111 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition: 32'11111111100000000111000000010111 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition: 32'11111111100000000111000000010111 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition: 32'11111111100000000111000000010111 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition: 32'11111111100000000111000000010111 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition: 32'11111111100000000111000000010111 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition:    8097783 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition:    8097783 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition:    8097783 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition:    8097783 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition:    8097783 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition:    8097783 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition:    8097783 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition:       1423 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition:       1423 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition:       1423 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition:       1423 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition:       1423 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition:       1423 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition:       1423 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111111111111111000001011111 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111111111111111000001011111 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition: 32'11111111111111111111000001011111 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition: 32'11111111111111111111000001011111 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition: 32'11111111111111111111000001011111 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition: 32'11111111111111111111000001011111 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition: 32'11111111111111111111000001011111 6'-----1 ->          0 37'0000000000000000000000000000000000000

7.44.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$121' from module `\design1_5_5_top'.

7.44.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 12 unused cells and 14 unused wires.
<suppressed ~16 debug messages>

7.44.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$121' from module `\design1_5_5_top'.
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [0].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [1].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [2].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [3].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [4].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [5].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [6].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [7].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [8].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [9].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [10].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [11].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [12].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [13].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [14].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [15].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [16].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [17].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [18].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [19].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [20].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [21].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [22].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [23].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [24].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [25].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [26].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [27].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [28].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [29].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [30].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [31].

7.44.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$121' from module `\design1_5_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> -----1
  11111111111111111111101001110000 -> ----1-
  11111111100000000111000000010111 -> ---1--
  00000000011110111000111111110111 -> --1---
  00000000000000000000010110001111 -> -1----
  11111111111111111111000001011111 -> 1-----

7.44.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$121' from module `design1_5_5_top':
-------------------------------------

  Information on FSM $fsm$\design1_5_5_inst.encoder_instance41.data_out$121 (\design1_5_5_inst.encoder_instance41.data_out):

  Number of input signals:    6
  Number of output signals:   5
  Number of state bits:       6

  Input signals:
    0: \rst
    1: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:35$40_Y
    2: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:32$39_Y
    3: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:29$38_Y
    4: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:26$37_Y
    5: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:23$36_Y

  Output signals:
    0: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:35$40_Y
    1: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:32$39_Y
    2: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:29$38_Y
    3: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:26$37_Y
    4: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:23$36_Y

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'000000   ->     0 5'10000
      1:     0 6'-----1   ->     0 5'10000
      2:     0 6'01---0   ->     1 5'10000
      3:     0 6'001--0   ->     2 5'10000
      4:     0 6'0001-0   ->     3 5'10000
      5:     0 6'1----0   ->     4 5'10000
      6:     0 6'000010   ->     5 5'10000
      7:     1 6'000000   ->     0 5'00000
      8:     1 6'-----1   ->     0 5'00000
      9:     1 6'01---0   ->     1 5'00000
     10:     1 6'001--0   ->     2 5'00000
     11:     1 6'0001-0   ->     3 5'00000
     12:     1 6'1----0   ->     4 5'00000
     13:     1 6'000010   ->     5 5'00000
     14:     2 6'000000   ->     0 5'00000
     15:     2 6'-----1   ->     0 5'00000
     16:     2 6'01---0   ->     1 5'00000
     17:     2 6'001--0   ->     2 5'00000
     18:     2 6'0001-0   ->     3 5'00000
     19:     2 6'1----0   ->     4 5'00000
     20:     2 6'000010   ->     5 5'00000
     21:     3 6'000000   ->     0 5'00000
     22:     3 6'-----1   ->     0 5'00000
     23:     3 6'01---0   ->     1 5'00000
     24:     3 6'001--0   ->     2 5'00000
     25:     3 6'0001-0   ->     3 5'00000
     26:     3 6'1----0   ->     4 5'00000
     27:     3 6'000010   ->     5 5'00000
     28:     4 6'000000   ->     0 5'00000
     29:     4 6'-----1   ->     0 5'00000
     30:     4 6'01---0   ->     1 5'00000
     31:     4 6'001--0   ->     2 5'00000
     32:     4 6'0001-0   ->     3 5'00000
     33:     4 6'1----0   ->     4 5'00000
     34:     4 6'000010   ->     5 5'00000
     35:     5 6'000000   ->     0 5'00000
     36:     5 6'-----1   ->     0 5'00000
     37:     5 6'01---0   ->     1 5'00000
     38:     5 6'001--0   ->     2 5'00000
     39:     5 6'0001-0   ->     3 5'00000
     40:     5 6'1----0   ->     4 5'00000
     41:     5 6'000010   ->     5 5'00000

-------------------------------------

7.44.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$121' from module `\design1_5_5_top'.

7.45. Executing WREDUCE pass (reducing word size of cells).
Removed top 5 bits (of 6) from FF cell design1_5_5_top.$auto$fsm_map.cc:172:map_fsm$129 ($dff).
Removed top 5 bits (of 6) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$133 ($eq).
Removed top 1 bits (of 3) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$138 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$138 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$140 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$140 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 4 bits (of 6) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$146 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$146 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$144 ($eq).
Removed top 3 bits (of 5) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$142 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$142 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$101_CMP0 ($eq).
Removed top 5 bits (of 6) from wire design1_5_5_top.$auto$fsm_map.cc:238:map_fsm$131.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance02.$reduce_xor$../../../../.././rtl/invertion.v:27$31_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance10.$reduce_xor$../../../../.././rtl/invertion.v:27$31_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance32.$reduce_xor$../../../../.././rtl/invertion.v:27$31_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance34.$reduce_xor$../../../../.././rtl/invertion.v:27$31_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance44.$reduce_xor$../../../../.././rtl/invertion.v:27$31_Y.

7.46. Executing PEEPOPT pass (run peephole optimizers).

7.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

7.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~6 debug messages>

7.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

7.51. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.53. Executing OPT_SHARE pass.

7.54. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance44.$procdff$120 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance44.$xor$../../../../.././rtl/invertion.v:22$28_Y, Q = \design1_5_5_inst.invertion_instance44.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance34.$procdff$120 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance34.$xor$../../../../.././rtl/invertion.v:22$28_Y, Q = \design1_5_5_inst.invertion_instance34.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance32.$procdff$120 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance32.$xor$../../../../.././rtl/invertion.v:22$28_Y, Q = \design1_5_5_inst.invertion_instance32.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance10.$procdff$120 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance10.$xor$../../../../.././rtl/invertion.v:22$28_Y, Q = \design1_5_5_inst.invertion_instance10.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance02.$procdff$120 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance02.$xor$../../../../.././rtl/invertion.v:22$28_Y, Q = \design1_5_5_inst.invertion_instance02.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance42.$procdff$113 ($dff) from module design1_5_5_top (D = \design1_5_5_inst.encoder_instance42.data_out_wire, Q = \design1_5_5_inst.encoder_instance42.data_out, rval = 0).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance31.$procdff$113 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance31.data_out_wire [10] \design1_5_5_inst.encoder_instance31.data_out_wire [8:7] \design1_5_5_inst.encoder_instance31.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance31.data_out [10] \design1_5_5_inst.encoder_instance31.data_out [8:7] \design1_5_5_inst.encoder_instance31.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance31.$procdff$113 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance31.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance31.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance31.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance31.data_out [31:11] \design1_5_5_inst.encoder_instance31.data_out [9] \design1_5_5_inst.encoder_instance31.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance24.$procdff$113 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance24.data_out_wire [10] \design1_5_5_inst.encoder_instance24.data_out_wire [8:7] \design1_5_5_inst.encoder_instance24.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance24.data_out [10] \design1_5_5_inst.encoder_instance24.data_out [8:7] \design1_5_5_inst.encoder_instance24.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance24.$procdff$113 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance24.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance24.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance24.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance24.data_out [31:11] \design1_5_5_inst.encoder_instance24.data_out [9] \design1_5_5_inst.encoder_instance24.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance20.$procdff$113 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance20.data_out_wire [10] \design1_5_5_inst.encoder_instance20.data_out_wire [8:7] \design1_5_5_inst.encoder_instance20.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance20.data_out [10] \design1_5_5_inst.encoder_instance20.data_out [8:7] \design1_5_5_inst.encoder_instance20.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance20.$procdff$113 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance20.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance20.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance20.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance20.data_out [31:11] \design1_5_5_inst.encoder_instance20.data_out [9] \design1_5_5_inst.encoder_instance20.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance14.$procdff$113 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance14.data_out_wire [10] \design1_5_5_inst.encoder_instance14.data_out_wire [8:7] \design1_5_5_inst.encoder_instance14.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance14.data_out [10] \design1_5_5_inst.encoder_instance14.data_out [8:7] \design1_5_5_inst.encoder_instance14.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance14.$procdff$113 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance14.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance14.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance14.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance14.data_out [31:11] \design1_5_5_inst.encoder_instance14.data_out [9] \design1_5_5_inst.encoder_instance14.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance11.$procdff$113 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance11.data_out_wire [10] \design1_5_5_inst.encoder_instance11.data_out_wire [8:7] \design1_5_5_inst.encoder_instance11.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance11.data_out [10] \design1_5_5_inst.encoder_instance11.data_out [8:7] \design1_5_5_inst.encoder_instance11.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance11.$procdff$113 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance11.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance11.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance11.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance11.data_out [31:11] \design1_5_5_inst.encoder_instance11.data_out [9] \design1_5_5_inst.encoder_instance11.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance03.$procdff$113 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance03.data_out_wire [10] \design1_5_5_inst.encoder_instance03.data_out_wire [8:7] \design1_5_5_inst.encoder_instance03.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance03.data_out [10] \design1_5_5_inst.encoder_instance03.data_out [8:7] \design1_5_5_inst.encoder_instance03.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance03.$procdff$113 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance03.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance03.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance03.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance03.data_out [31:11] \design1_5_5_inst.encoder_instance03.data_out [9] \design1_5_5_inst.encoder_instance03.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance00.$procdff$113 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance00.data_out_wire [10] \design1_5_5_inst.encoder_instance00.data_out_wire [8:7] \design1_5_5_inst.encoder_instance00.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance00.data_out [10] \design1_5_5_inst.encoder_instance00.data_out [8:7] \design1_5_5_inst.encoder_instance00.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance00.$procdff$113 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance00.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance00.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance00.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance00.data_out [31:11] \design1_5_5_inst.encoder_instance00.data_out [9] \design1_5_5_inst.encoder_instance00.data_out [6:4] }, rval = 25'0000000000000000000000000).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

7.55. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 13 unused cells and 18 unused wires.
<suppressed ~14 debug messages>

7.56. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.57. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

7.58. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.60. Executing OPT_SHARE pass.

7.61. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

7.62. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.63. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 2

7.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

7.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.69. Executing OPT_SHARE pass.

7.70. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

7.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

7.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.74. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

7.76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.78. Executing OPT_SHARE pass.

7.79. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

7.80. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 11 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 12 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 13 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 14 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 15 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 16 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 25 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 27 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 28 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 29 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 30 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 31 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
[#visit=27, #solve=424, #remove=25, time=0.59 sec.]

7.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.82. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~9 debug messages>

RUN-OPT ITERATIONS DONE : 1

7.83. Executing WREDUCE pass (reducing word size of cells).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$procmux$84 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$procmux$84 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$procmux$84 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$procmux$84 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$procmux$84 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$procmux$84 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$procmux$84 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance42.$procmux$84 ($mux).
Removed top 1 bits (of 2) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$98_CMP0 ($eq).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$90 ($pmux).
Removed top 5 bits (of 6) from wire design1_5_5_top.$auto$fsm_map.cc:170:map_fsm$128.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$148.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$149.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$150.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$151.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$152.
Removed top 21 bits (of 32) from wire design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$90_Y.

7.84. Executing PEEPOPT pass (run peephole optimizers).

7.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

7.86. Executing DEMUXMAP pass.

7.87. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

7.88. Executing RS_DSP_MULTADD pass.

7.89. Executing WREDUCE pass (reducing word size of cells).

7.90. Executing RS_DSP_MACC pass.

7.91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.92. Executing TECHMAP pass (map to technology primitives).

7.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

7.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.93. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

7.94. Executing TECHMAP pass (map to technology primitives).

7.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Successfully finished Verilog frontend.

7.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

7.95. Executing TECHMAP pass (map to technology primitives).

7.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Successfully finished Verilog frontend.

7.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

7.96. Executing rs_pack_dsp_regs pass.

7.97. Executing RS_DSP_IO_REGS pass.

7.98. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

7.99. Executing TECHMAP pass (map to technology primitives).

7.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

7.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

7.100. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

7.101. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module design1_5_5_top:
  created 0 $alu and 0 $macc cells.

7.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$100.
    dead port 2/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$100.
    dead port 3/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$100.
    dead port 1/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$90.
    dead port 2/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$90.
    dead port 3/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$90.
    dead port 5/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$90.
    dead port 1/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$95.
    dead port 2/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$95.
Removed 9 multiplexer ports.
<suppressed ~31 debug messages>

7.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
    New ctrl vector for $pmux cell $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$105: { $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$109_CMP $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$108_CMP $auto$opt_reduce.cc:134:opt_pmux$196 }
  Optimizing cells in module \design1_5_5_top.
Performed a total of 2 changes.

7.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.107. Executing OPT_SHARE pass.

7.108. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

7.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

7.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

7.112. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.114. Executing OPT_SHARE pass.

7.115. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

7.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 2

7.118. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                470
   Number of wire bits:           5813
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $adff                           1
     $dff                            6
     $eq                           160
     $logic_not                     51
     $mux                           42
     $not                           15
     $or                             5
     $pmux                          41
     $reduce_or                      9
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

7.119. Executing MEMORY pass.

7.119.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.119.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.119.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.119.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.119.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.119.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.119.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.119.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.119.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.119.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.120. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                470
   Number of wire bits:           5813
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $adff                           1
     $dff                            6
     $eq                           160
     $logic_not                     51
     $mux                           42
     $not                           15
     $or                             5
     $pmux                          41
     $reduce_or                      9
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

7.121. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$procmux$42 ... design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$procmux$78 to a pmux with 4 cases.
Converted 4 (p)mux cells into 1 pmux cells.
<suppressed ~67 debug messages>

7.122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

7.123. Executing MEMORY_LIBMAP pass (mapping memories to cells).

7.124. Executing MEMORY_LIBMAP pass (mapping memories to cells).

7.125. Executing Rs_BRAM_Split pass.

7.126. Executing TECHMAP pass (map to technology primitives).

7.126.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

7.126.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

7.127. Executing TECHMAP pass (map to technology primitives).

7.127.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

7.127.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.128. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

7.129. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

7.132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.134. Executing OPT_SHARE pass.

7.135. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

7.136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

7.138. Executing PMUXTREE pass.

7.139. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$819 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$821 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$791 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$793 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$777 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$779 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$763 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$765 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$735 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$737 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$721 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$723 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$707 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$709 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$679 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$681 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$665 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$667 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$651 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$653 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$623 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$625 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$609 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$611 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$595 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$597 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$567 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$569 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$553 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$555 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$539 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$541 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$511 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$513 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$497 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$499 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$483 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$485 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$455 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$457 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$441 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$443 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$427 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$429 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$399 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$401 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$385 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$387 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$371 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$373 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$343 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$345 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$329 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$331 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$315 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$317 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$287 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$289 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$273 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$275 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$259 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$261 to a pmux with 2 cases.
Converted 62 (p)mux cells into 31 pmux cells.
<suppressed ~178 debug messages>

7.140. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.141. Executing TECHMAP pass (map to technology primitives).

7.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.141.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

7.141.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~1801 debug messages>

7.142. Printing statistics.

=== design1_5_5_top ===

   Number of wires:               5083
   Number of wire bits:          29250
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13473
     $_AND_                       1984
     $_DFF_PP0_                    160
     $_DFF_P_                      432
     $_MUX_                       5591
     $_NOT_                        413
     $_OR_                        3054
     $_XOR_                       1839

7.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~8248 debug messages>

7.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
<suppressed ~12330 debug messages>
Removed a total of 4110 cells.

7.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.148. Executing OPT_SHARE pass.

7.149. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on design1_5_5_top:design1_5_5_inst.invertion_instance44.data_out_reg[0]_8626 ($_DFF_P_) from module design1_5_5_top.
[#visit=401, #solve=0, #remove=1, time=0.03 sec.]

7.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 144 unused cells and 4241 unused wires.
<suppressed ~145 debug messages>

7.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~780 debug messages>

7.152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.153. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
<suppressed ~273 debug messages>
Removed a total of 91 cells.

7.155. Executing OPT_SHARE pass.

7.156. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on design1_5_5_top:design1_5_5_inst.invertion_instance32.data_out_reg[0]_9213 ($_DFF_P_) from module design1_5_5_top.
[#visit=388, #solve=0, #remove=1, time=0.02 sec.]

7.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 60 unused cells and 158 unused wires.
<suppressed ~61 debug messages>

7.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~43 debug messages>

7.159. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.160. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.161. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.162. Executing OPT_SHARE pass.

7.163. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

7.164. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 1 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

7.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.169. Executing OPT_SHARE pass.

7.170. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

7.171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 4

7.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~467 debug messages>

7.174. Executing TECHMAP pass (map to technology primitives).

7.174.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.174.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

7.175. Printing statistics.

=== design1_5_5_top ===

   Number of wires:               1097
   Number of wire bits:          12079
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3710
     $_AND_                        671
     $_DFF_PP0_                    160
     $_DFF_P_                      227
     $_MUX_                       1295
     $_NOT_                        332
     $_OR_                         869
     $_XOR_                        156

7.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.178. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.179. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.180. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.181. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

7.182. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

7.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

7.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

7.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

7.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a toERROR: Assert `p != NULL' failed in kernel/yosys.cc:481.
tal of 0 changes.

7.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.197. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

7.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=128, #remove=0, time=0.02 sec.]

7.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

7.201. Printing statistics.

=== design1_5_5_top ===

   Number of wires:               1096
   Number of wire bits:          12047
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3710
     $_AND_                        671
     $_DFF_PP0_                    160
     $_DFF_P_                      227
     $_MUX_                       1295
     $_NOT_                        332
     $_OR_                         869
     $_XOR_                        156

   Number of Generic REGs:          387

ABC-DFF iteration : 1

7.202. Executing ABC pass (technology mapping using ABC).

7.202.1. Summary of detected clock domains:
  160 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  3550 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2
INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: design1_5_5_top
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s design1_5_5_top.ys -l design1_5_5_top_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s design1_5_5_top.ys -l design1_5_5_top_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `design1_5_5_top.ys' --

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/synthesis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:8:1: Compile module "work@BOOT_CLOCK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1567:1: Compile module "work@BRAM2x18_SDP".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1512:1: Compile module "work@BRAM2x18_TDP".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:23:1: Compile module "work@CARRY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:40:1: Compile module "work@CARRY_CHAIN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:57:1: Compile module "work@CLK_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:71:1: Compile module "work@DFFNRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:88:1: Compile module "work@DFFRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:105:1: Compile module "work@DSP19X2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:148:1: Compile module "work@DSP38".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:183:1: Compile module "work@FIFO18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:236:1: Compile module "work@FIFO36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:269:1: Compile module "work@I_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:289:1: Compile module "work@I_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:311:1: Compile module "work@I_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:328:1: Compile module "work@I_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:349:1: Compile module "work@I_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:999:1: Compile module "work@LATCH".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1012:1: Compile module "work@LATCHN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1055:1: Compile module "work@LATCHNR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1070:1: Compile module "work@LATCHNS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1026:1: Compile module "work@LATCHR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1040:1: Compile module "work@LATCHS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:378:1: Compile module "work@LUT1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:394:1: Compile module "work@LUT2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:410:1: Compile module "work@LUT3".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:426:1: Compile module "work@LUT4".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:442:1: Compile module "work@LUT5".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:458:1: Compile module "work@LUT6".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:474:1: Compile module "work@O_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:496:1: Compile module "work@O_BUFT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:518:1: Compile module "work@O_BUFT_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:540:1: Compile module "work@O_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:562:1: Compile module "work@O_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:579:1: Compile module "work@O_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:600:1: Compile module "work@O_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:626:1: Compile module "work@O_SERDES_CLK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:645:1: Compile module "work@PLL".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1083:1: Compile module "work@RS_DSP".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1114:1: Compile module "work@RS_DSP_MULT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1324:1: Compile module "work@RS_DSP_MULTACC".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1350:1: Compile module "work@RS_DSP_MULTACC_REGIN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1406:1: Compile module "work@RS_DSP_MULTACC_REGIN_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1379:1: Compile module "work@RS_DSP_MULTACC_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1200:1: Compile module "work@RS_DSP_MULTADD".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1232:1: Compile module "work@RS_DSP_MULTADD_REGIN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1294:1: Compile module "work@RS_DSP_MULTADD_REGIN_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1263:1: Compile module "work@RS_DSP_MULTADD_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1132:1: Compile module "work@RS_DSP_MULT_REGIN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1176:1: Compile module "work@RS_DSP_MULT_REGIN_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1153:1: Compile module "work@RS_DSP_MULT_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1435:1: Compile module "work@RS_TDP36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:677:1: Compile module "work@SOC_FPGA_INTF_AHB_M".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:701:1: Compile module "work@SOC_FPGA_INTF_AHB_S".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:728:1: Compile module "work@SOC_FPGA_INTF_AXI_M0".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:777:1: Compile module "work@SOC_FPGA_INTF_AXI_M1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:826:1: Compile module "work@SOC_FPGA_INTF_DMA".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:842:1: Compile module "work@SOC_FPGA_INTF_IRQ".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:858:1: Compile module "work@SOC_FPGA_INTF_JTAG".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:876:1: Compile module "work@SOC_FPGA_TEMPERATURE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:894:1: Compile module "work@TDP_RAM18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:955:1: Compile module "work@TDP_RAM36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1606:1: Compile module "work@_$_mem_v2_asymmetric".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:45:1: Compile module "work@design1_5_5".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:4:1: Compile module "work@design1_5_5_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:1:1: Compile module "work@encoder".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:1:1: Compile module "work@invertion".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/large_mux.v:1:1: Compile module "work@large_mux".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1568:30: Implicit port type (wire) for "A1DATA",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1513:30: Implicit port type (wire) for "A1DATA",
there are 3 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1000:20: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1013:21: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1056:25: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1071:25: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1027:24: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1041:24: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:661:10: Implicit port type (wire) for "CLK_OUT0",
there are 5 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1088:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1118:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1328:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1354:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1410:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1383:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1204:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1236:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1298:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1267:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1136:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1180:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1157:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1607:61: Implicit port type (wire) for "RD_DATA".
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:45:78: Implicit port type (wire) for "d_out0",
there are 4 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:4:71: Implicit port type (wire) for "out".
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:7:20: Implicit port type (wire) for "data_out".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:4:1: Top level module "work@design1_5_5_top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 3.
[NTE:EL0510] Nb instances: 27.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 31
Warning: Removing unelaborated module: \large_mux from the design.
Warning: Removing unelaborated module: \invertion from the design.
Warning: Removing unelaborated module: \encoder from the design.
Warning: Removing unelaborated module: \design1_5_5 from the design.
Warning: Removing unelaborated module: \TDP_RAM36K from the design.
Warning: Removing unelaborated module: \TDP_RAM18KX2 from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_JTAG from the design.
Warning: Removing unelaborated module: \LATCHNR from the design.
Warning: Removing unelaborated module: \LATCHN from the design.
Warning: Removing unelaborated module: \O_SERDES_CLK from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \LATCH from the design.
Warning: Removing unelaborated module: \LATCHS from the design.
Warning: Removing unelaborated module: \DFFNRE from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_IRQ from the design.
Warning: Removing unelaborated module: \BOOT_CLOCK from the design.
Warning: Removing unelaborated module: \LUT3 from the design.
Warning: Removing unelaborated module: \I_SERDES from the design.
Warning: Removing unelaborated module: \LUT6 from the design.
Warning: Removing unelaborated module: \LATCHNS from the design.
Warning: Removing unelaborated module: \LUT1 from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGOUT from the design.
Warning: Removing unelaborated module: \FIFO18KX2 from the design.
Warning: Removing unelaborated module: \DSP19X2 from the design.
Warning: Removing unelaborated module: \O_BUFT from the design.
Warning: Removing unelaborated module: \LUT2 from the design.
Warning: Removing unelaborated module: \FIFO36K from the design.
Warning: Removing unelaborated module: \LATCHR from the design.
Warning: Removing unelaborated module: \SOC_FPGA_TEMPERATURE from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \CARRY from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M0 from the design.
Warning: Removing unelaborated module: \CARRY_CHAIN from the design.
Warning: Removing unelaborated module: \I_BUF_DS from the design.
Warning: Removing unelaborated module: \DSP38 from the design.
Warning: Removing unelaborated module: \I_DELAY from the design.
Warning: Removing unelaborated module: \O_BUF from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_DMA from the design.
Warning: Removing unelaborated module: \O_BUFT_DS from the design.
Warning: Removing unelaborated module: \O_SERDES from the design.
Warning: Removing unelaborated module: \CLK_BUF from the design.
Warning: Removing unelaborated module: \O_BUF_DS from the design.
Warning: Removing unelaborated module: \LUT5 from the design.
Warning: Removing unelaborated module: \DFFRE from the design.
Warning: Removing unelaborated module: \O_DDR from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGIN from the design.
Warning: Removing unelaborated module: \O_DELAY from the design.
Warning: Removing unelaborated module: \_$_mem_v2_asymmetric from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGOUT from the design.
Warning: Removing unelaborated module: \I_DDR from the design.
Warning: Removing unelaborated module: \RS_DSP from the design.
Warning: Removing unelaborated module: \I_BUF from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT from the design.
Warning: Removing unelaborated module: \BRAM2x18_SDP from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD from the design.
Warning: Removing unelaborated module: \PLL from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AHB_M from the design.
Warning: Removing unelaborated module: \BRAM2x18_TDP from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGIN from the design.
Warning: Removing unelaborated module: \LUT4 from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGIN from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGOUT from the design.
Warning: Removing unelaborated module: \RS_TDP36K from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AHB_S from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M1 from the design.
Generating RTLIL representation for module `$paramod\design1_5_5\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `\design1_5_5_top'.
Generating RTLIL representation for module `$paramod\encoder\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\large_mux\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\invertion\WIDTH=32'00000000000000000000000000100000'.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=32'00000000000000000000000000100000

2.2. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=32'00000000000000000000000000100000
Removed 0 unused modules.

3. Executing synth_rs pass: v0.4.206

3.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

3.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

3.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

3.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

3.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

3.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

3.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

3.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

3.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

3.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

3.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

3.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.16. Executing HIERARCHY pass (managing design hierarchy).

3.16.1. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=32'00000000000000000000000000100000

3.16.2. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=32'00000000000000000000000000100000
Removed 0 unused modules.

3.17. Executing PROC pass (convert processes to netlists).

3.17.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.17.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:14$15 in module $paramod\invertion\WIDTH=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/large_mux.v:11$14 in module $paramod\large_mux\WIDTH=32'00000000000000000000000000100000.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:20$8 in module $paramod\encoder\WIDTH=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:11$7 in module $paramod\encoder\WIDTH=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:24$5 in module design1_5_5_top.
Removed a total of 0 dead cases.

3.17.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 7 assignments to connections.

3.17.4. Executing PROC_INIT pass (extract init attributes).

3.17.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:24$5'.

3.17.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~8 debug messages>

3.17.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\invertion\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:14$15'.
     1/1: $0\data_out_reg[7:0]
Creating decoders for process `$paramod\large_mux\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/large_mux.v:11$14'.
     1/1: $1\data_out[31:0]
Creating decoders for process `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:20$8'.
     1/5: $5\data_out_wire[31:0]
     2/5: $4\data_out_wire[31:0]
     3/5: $3\data_out_wire[31:0]
     4/5: $2\data_out_wire[31:0]
     5/5: $1\data_out_wire[31:0]
Creating decoders for process `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:11$7'.
     1/1: $0\data_out[31:0]
Creating decoders for process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:31$6'.
Creating decoders for process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:24$5'.
     1/1: $0\tmp[159:0]

3.17.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\large_mux\WIDTH=32'00000000000000000000000000100000.\data_out' from process `$paramod\large_mux\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/large_mux.v:11$14'.
No latch inferred for signal `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.\data_out_wire' from process `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:20$8'.

3.17.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\invertion\WIDTH=32'00000000000000000000000000100000.\data_out_reg' using process `$paramod\invertion\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:14$15'.
  created $dff cell `$procdff$96' with positive edge clock.
Creating register for signal `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.\data_out' using process `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:11$7'.
  created $dff cell `$procdff$97' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in0' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:31$6'.
  created $dff cell `$procdff$98' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in1' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:31$6'.
  created $dff cell `$procdff$99' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in2' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:31$6'.
  created $dff cell `$procdff$100' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in3' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:31$6'.
  created $dff cell `$procdff$101' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in4' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:31$6'.
  created $dff cell `$procdff$102' with positive edge clock.
Creating register for signal `\design1_5_5_top.\tmp' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:24$5'.
  created $adff cell `$procdff$103' with positive edge clock and positive level reset.

3.17.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.17.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\invertion\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:14$15'.
Removing empty process `$paramod\invertion\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:14$15'.
Found and cleaned up 1 empty switch in `$paramod\large_mux\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/large_mux.v:11$14'.
Removing empty process `$paramod\large_mux\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/large_mux.v:11$14'.
Found and cleaned up 5 empty switches in `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:20$8'.
Removing empty process `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:20$8'.
Found and cleaned up 1 empty switch in `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:11$7'.
Removing empty process `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:11$7'.
Removing empty process `design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:31$6'.
Removing empty process `design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:24$5'.
Cleaned up 8 empty switches.

3.17.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\invertion\WIDTH=32'00000000000000000000000000100000.
Optimizing module $paramod\large_mux\WIDTH=32'00000000000000000000000000100000.
<suppressed ~4 debug messages>
Optimizing module $paramod\encoder\WIDTH=32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module design1_5_5_top.
Optimizing module $paramod\design1_5_5\WIDTH=32'00000000000000000000000000100000.

3.18. Executing DEMUXMAP pass.

3.19. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\design1_5_5\WIDTH=32'00000000000000000000000000100000.
Deleting now unused module $paramod\encoder\WIDTH=32'00000000000000000000000000100000.
Deleting now unused module $paramod\invertion\WIDTH=32'00000000000000000000000000100000.
Deleting now unused module $paramod\large_mux\WIDTH=32'00000000000000000000000000100000.
<suppressed ~26 debug messages>

3.20. Executing DEMUXMAP pass.

3.21. Executing TRIBUF pass.

3.22. Executing TRIBUF pass.

3.23. Executing DEMINOUT pass (demote inout ports to input or output).

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 276 unused wires.
<suppressed ~1 debug messages>

3.26. Executing CHECK pass (checking for obvious problems).
Checking module design1_5_5_top...
Found and reported 0 problems.

3.27. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                593
   Number of wire bits:           9544
   Number of public wires:         166
   Number of public wire bits:    3526
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                478
     $adff                           1
     $dff                           19
     $eq                           173
     $logic_not                     53
     $mux                          154
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_xor                     5
     $xor                            9

3.28. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.30. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$88.
Removed 90 multiplexer ports.
<suppressed ~30 debug messages>

3.31. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.33. Executing OPT_SHARE pass.

3.34. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.01 sec.]

3.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 90 unused wires.
<suppressed ~1 debug messages>

3.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.37. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

3.38. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.40. Executing OPT_SHARE pass.

3.41. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.01 sec.]

3.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 2

3.44. Executing FSM pass (extract and optimize FSM).

3.44.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance00.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance03.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance11.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance14.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance20.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance24.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance31.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register design1_5_5_top.design1_5_5_inst.encoder_instance41.data_out.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance42.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.

3.44.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\design1_5_5_inst.encoder_instance41.data_out' from module `\design1_5_5_top'.
  found $dff cell for state register: $flatten\design1_5_5_inst.\encoder_instance41.$procdff$97
  root of input selection tree: $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0]
  found reset state: 0 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:23$9_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13_Y
  found state code: 0
  found state code: 32'11111111111111111111000001011111
  found state code: 8097783
  found state code: 32'11111111100000000111000000010111
  found state code: 32'11111111111111111111101001110000
  found state code: 1423
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:23$9_Y
  ctrl inputs: { $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:23$9_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13_Y \rst }
  ctrl outputs: { $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:23$9_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13_Y $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] }
  transition:          0 6'000000 ->          0 37'1000000000000000000000000000000000000
  transition:          0 6'000010 -> 32'11111111111111111111000001011111 37'1000011111111111111111111000001011111
  transition:          0 6'0001-0 ->    8097783 37'1000000000000011110111000111111110111
  transition:          0 6'001--0 -> 32'11111111100000000111000000010111 37'1000011111111100000000111000000010111
  transition:          0 6'01---0 -> 32'11111111111111111111101001110000 37'1000011111111111111111111101001110000
  transition:          0 6'1----0 ->       1423 37'1000000000000000000000000010110001111
  transition:          0 6'-----1 ->          0 37'1000000000000000000000000000000000000
  transition: 32'11111111111111111111101001110000 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111111111111111101001110000 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition: 32'11111111111111111111101001110000 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition: 32'11111111111111111111101001110000 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition: 32'11111111111111111111101001110000 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition: 32'11111111111111111111101001110000 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition: 32'11111111111111111111101001110000 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111100000000111000000010111 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111100000000111000000010111 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition: 32'11111111100000000111000000010111 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition: 32'11111111100000000111000000010111 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition: 32'11111111100000000111000000010111 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition: 32'11111111100000000111000000010111 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition: 32'11111111100000000111000000010111 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition:    8097783 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition:    8097783 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition:    8097783 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition:    8097783 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition:    8097783 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition:    8097783 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition:    8097783 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition:       1423 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition:       1423 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition:       1423 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition:       1423 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition:       1423 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition:       1423 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition:       1423 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111111111111111000001011111 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111111111111111000001011111 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition: 32'11111111111111111111000001011111 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition: 32'11111111111111111111000001011111 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition: 32'11111111111111111111000001011111 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition: 32'11111111111111111111000001011111 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition: 32'11111111111111111111000001011111 6'-----1 ->          0 37'0000000000000000000000000000000000000

3.44.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$104' from module `\design1_5_5_top'.

3.44.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 12 unused cells and 14 unused wires.
<suppressed ~16 debug messages>

3.44.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$104' from module `\design1_5_5_top'.
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [0].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [1].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [2].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [3].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [4].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [5].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [6].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [7].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [8].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [9].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [10].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [11].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [12].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [13].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [14].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [15].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [16].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [17].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [18].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [19].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [20].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [21].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [22].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [23].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [24].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [25].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [26].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [27].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [28].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [29].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [30].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [31].

3.44.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$104' from module `\design1_5_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> -----1
  11111111111111111111101001110000 -> ----1-
  11111111100000000111000000010111 -> ---1--
  00000000011110111000111111110111 -> --1---
  00000000000000000000010110001111 -> -1----
  11111111111111111111000001011111 -> 1-----

3.44.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$104' from module `design1_5_5_top':
-------------------------------------

  Information on FSM $fsm$\design1_5_5_inst.encoder_instance41.data_out$104 (\design1_5_5_inst.encoder_instance41.data_out):

  Number of input signals:    6
  Number of output signals:   5
  Number of state bits:       6

  Input signals:
    0: \rst
    1: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13_Y
    2: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12_Y
    3: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11_Y
    4: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10_Y
    5: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:23$9_Y

  Output signals:
    0: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13_Y
    1: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12_Y
    2: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11_Y
    3: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10_Y
    4: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:23$9_Y

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'000000   ->     0 5'10000
      1:     0 6'-----1   ->     0 5'10000
      2:     0 6'01---0   ->     1 5'10000
      3:     0 6'001--0   ->     2 5'10000
      4:     0 6'0001-0   ->     3 5'10000
      5:     0 6'1----0   ->     4 5'10000
      6:     0 6'000010   ->     5 5'10000
      7:     1 6'000000   ->     0 5'00000
      8:     1 6'-----1   ->     0 5'00000
      9:     1 6'01---0   ->     1 5'00000
     10:     1 6'001--0   ->     2 5'00000
     11:     1 6'0001-0   ->     3 5'00000
     12:     1 6'1----0   ->     4 5'00000
     13:     1 6'000010   ->     5 5'00000
     14:     2 6'000000   ->     0 5'00000
     15:     2 6'-----1   ->     0 5'00000
     16:     2 6'01---0   ->     1 5'00000
     17:     2 6'001--0   ->     2 5'00000
     18:     2 6'0001-0   ->     3 5'00000
     19:     2 6'1----0   ->     4 5'00000
     20:     2 6'000010   ->     5 5'00000
     21:     3 6'000000   ->     0 5'00000
     22:     3 6'-----1   ->     0 5'00000
     23:     3 6'01---0   ->     1 5'00000
     24:     3 6'001--0   ->     2 5'00000
     25:     3 6'0001-0   ->     3 5'00000
     26:     3 6'1----0   ->     4 5'00000
     27:     3 6'000010   ->     5 5'00000
     28:     4 6'000000   ->     0 5'00000
     29:     4 6'-----1   ->     0 5'00000
     30:     4 6'01---0   ->     1 5'00000
     31:     4 6'001--0   ->     2 5'00000
     32:     4 6'0001-0   ->     3 5'00000
     33:     4 6'1----0   ->     4 5'00000
     34:     4 6'000010   ->     5 5'00000
     35:     5 6'000000   ->     0 5'00000
     36:     5 6'-----1   ->     0 5'00000
     37:     5 6'01---0   ->     1 5'00000
     38:     5 6'001--0   ->     2 5'00000
     39:     5 6'0001-0   ->     3 5'00000
     40:     5 6'1----0   ->     4 5'00000
     41:     5 6'000010   ->     5 5'00000

-------------------------------------

3.44.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$104' from module `\design1_5_5_top'.

3.45. Executing WREDUCE pass (reducing word size of cells).
Removed top 5 bits (of 6) from FF cell design1_5_5_top.$auto$fsm_map.cc:172:map_fsm$112 ($dff).
Removed top 5 bits (of 6) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$116 ($eq).
Removed top 1 bits (of 3) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$121 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$121 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$123 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$123 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 4 bits (of 6) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$129 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$129 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$127 ($eq).
Removed top 3 bits (of 5) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$125 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$125 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$29_CMP0 ($eq).
Removed top 5 bits (of 6) from wire design1_5_5_top.$auto$fsm_map.cc:238:map_fsm$114.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance02.$reduce_xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:27$22_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance10.$reduce_xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:27$22_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance32.$reduce_xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:27$22_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance34.$reduce_xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:27$22_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance44.$reduce_xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:27$22_Y.

3.46. Executing PEEPOPT pass (run peephole optimizers).

3.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~6 debug messages>

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

3.51. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.53. Executing OPT_SHARE pass.

3.54. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance44.$procdff$96 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance44.$xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:22$16_Y, Q = \design1_5_5_inst.invertion_instance44.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance34.$procdff$96 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance34.$xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:22$16_Y, Q = \design1_5_5_inst.invertion_instance34.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance32.$procdff$96 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance32.$xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:22$16_Y, Q = \design1_5_5_inst.invertion_instance32.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance10.$procdff$96 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance10.$xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:22$16_Y, Q = \design1_5_5_inst.invertion_instance10.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance02.$procdff$96 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance02.$xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:22$16_Y, Q = \design1_5_5_inst.invertion_instance02.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance42.$procdff$97 ($dff) from module design1_5_5_top (D = \design1_5_5_inst.encoder_instance42.data_out_wire, Q = \design1_5_5_inst.encoder_instance42.data_out, rval = 0).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance31.$procdff$97 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance31.data_out_wire [10] \design1_5_5_inst.encoder_instance31.data_out_wire [8:7] \design1_5_5_inst.encoder_instance31.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance31.data_out [10] \design1_5_5_inst.encoder_instance31.data_out [8:7] \design1_5_5_inst.encoder_instance31.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance31.$procdff$97 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance31.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance31.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance31.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance31.data_out [31:11] \design1_5_5_inst.encoder_instance31.data_out [9] \design1_5_5_inst.encoder_instance31.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance24.$procdff$97 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance24.data_out_wire [10] \design1_5_5_inst.encoder_instance24.data_out_wire [8:7] \design1_5_5_inst.encoder_instance24.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance24.data_out [10] \design1_5_5_inst.encoder_instance24.data_out [8:7] \design1_5_5_inst.encoder_instance24.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance24.$procdff$97 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance24.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance24.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance24.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance24.data_out [31:11] \design1_5_5_inst.encoder_instance24.data_out [9] \design1_5_5_inst.encoder_instance24.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance20.$procdff$97 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance20.data_out_wire [10] \design1_5_5_inst.encoder_instance20.data_out_wire [8:7] \design1_5_5_inst.encoder_instance20.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance20.data_out [10] \design1_5_5_inst.encoder_instance20.data_out [8:7] \design1_5_5_inst.encoder_instance20.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance20.$procdff$97 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance20.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance20.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance20.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance20.data_out [31:11] \design1_5_5_inst.encoder_instance20.data_out [9] \design1_5_5_inst.encoder_instance20.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance14.$procdff$97 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance14.data_out_wire [10] \design1_5_5_inst.encoder_instance14.data_out_wire [8:7] \design1_5_5_inst.encoder_instance14.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance14.data_out [10] \design1_5_5_inst.encoder_instance14.data_out [8:7] \design1_5_5_inst.encoder_instance14.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance14.$procdff$97 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance14.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance14.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance14.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance14.data_out [31:11] \design1_5_5_inst.encoder_instance14.data_out [9] \design1_5_5_inst.encoder_instance14.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance11.$procdff$97 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance11.data_out_wire [10] \design1_5_5_inst.encoder_instance11.data_out_wire [8:7] \design1_5_5_inst.encoder_instance11.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance11.data_out [10] \design1_5_5_inst.encoder_instance11.data_out [8:7] \design1_5_5_inst.encoder_instance11.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance11.$procdff$97 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance11.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance11.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance11.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance11.data_out [31:11] \design1_5_5_inst.encoder_instance11.data_out [9] \design1_5_5_inst.encoder_instance11.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance03.$procdff$97 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance03.data_out_wire [10] \design1_5_5_inst.encoder_instance03.data_out_wire [8:7] \design1_5_5_inst.encoder_instance03.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance03.data_out [10] \design1_5_5_inst.encoder_instance03.data_out [8:7] \design1_5_5_inst.encoder_instance03.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance03.$procdff$97 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance03.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance03.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance03.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance03.data_out [31:11] \design1_5_5_inst.encoder_instance03.data_out [9] \design1_5_5_inst.encoder_instance03.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance00.$procdff$97 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance00.data_out_wire [10] \design1_5_5_inst.encoder_instance00.data_out_wire [8:7] \design1_5_5_inst.encoder_instance00.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance00.data_out [10] \design1_5_5_inst.encoder_instance00.data_out [8:7] \design1_5_5_inst.encoder_instance00.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance00.$procdff$97 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance00.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance00.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance00.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance00.data_out [31:11] \design1_5_5_inst.encoder_instance00.data_out [9] \design1_5_5_inst.encoder_instance00.data_out [6:4] }, rval = 25'0000000000000000000000000).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

3.55. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 13 unused cells and 18 unused wires.
<suppressed ~14 debug messages>

3.56. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.57. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

3.58. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.60. Executing OPT_SHARE pass.

3.61. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

3.62. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.63. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 2

3.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

3.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.69. Executing OPT_SHARE pass.

3.70. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

3.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

3.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.74. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

3.76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.78. Executing OPT_SHARE pass.

3.79. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

3.80. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 11 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 12 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 13 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 14 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 15 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 16 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 25 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 27 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 28 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 29 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 30 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 31 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
[#visit=27, #solve=424, #remove=25, time=0.64 sec.]

3.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.82. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~9 debug messages>

RUN-OPT ITERATIONS DONE : 1

3.83. Executing WREDUCE pass (reducing word size of cells).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$procmux$91 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$procmux$91 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$procmux$91 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$procmux$91 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$procmux$91 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$procmux$91 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$procmux$91 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance42.$procmux$91 ($mux).
Removed top 1 bits (of 2) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$36_CMP0 ($eq).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$28 ($pmux).
Removed top 5 bits (of 6) from wire design1_5_5_top.$auto$fsm_map.cc:170:map_fsm$111.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$131.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$132.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$133.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$134.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$135.
Removed top 21 bits (of 32) from wire design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$28_Y.

3.84. Executing PEEPOPT pass (run peephole optimizers).

3.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

3.86. Executing DEMUXMAP pass.

3.87. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

3.88. Executing RS_DSP_MULTADD pass.

3.89. Executing WREDUCE pass (reducing word size of cells).

3.90. Executing RS_DSP_MACC pass.

3.91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.92. Executing TECHMAP pass (map to technology primitives).

3.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.93. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

3.94. Executing TECHMAP pass (map to technology primitives).

3.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Successfully finished Verilog frontend.

3.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

3.95. Executing TECHMAP pass (map to technology primitives).

3.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Successfully finished Verilog frontend.

3.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

3.96. Executing rs_pack_dsp_regs pass.

3.97. Executing RS_DSP_IO_REGS pass.

3.98. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

3.99. Executing TECHMAP pass (map to technology primitives).

3.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

3.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

3.100. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

3.101. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module design1_5_5_top:
  created 0 $alu and 0 $macc cells.

3.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$28.
    dead port 2/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$28.
    dead port 3/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$28.
    dead port 5/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$28.
    dead port 1/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$33.
    dead port 2/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$33.
    dead port 1/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$38.
    dead port 2/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$38.
    dead port 3/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$38.
Removed 9 multiplexer ports.
<suppressed ~31 debug messages>

3.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
    New ctrl vector for $pmux cell $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$43: { $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$47_CMP $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$46_CMP $auto$opt_reduce.cc:134:opt_pmux$179 }
  Optimizing cells in module \design1_5_5_top.
Performed a total of 2 changes.

3.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.107. Executing OPT_SHARE pass.

3.108. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

3.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

3.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

3.112. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.114. Executing OPT_SHARE pass.

3.115. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

3.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 2

3.118. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                470
   Number of wire bits:           5813
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $adff                           1
     $dff                            6
     $eq                           160
     $logic_not                     51
     $mux                           42
     $not                           15
     $or                             5
     $pmux                          41
     $reduce_or                      9
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

3.119. Executing MEMORY pass.

3.119.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.119.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.119.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.119.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.119.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

3.119.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.119.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.119.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.119.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.119.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.120. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                470
   Number of wire bits:           5813
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $adff                           1
     $dff                            6
     $eq                           160
     $logic_not                     51
     $mux                           42
     $not                           15
     $or                             5
     $pmux                          41
     $reduce_or                      9
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

3.121. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$procmux$49 ... design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$procmux$85 to a pmux with 4 cases.
Converted 4 (p)mux cells into 1 pmux cells.
<suppressed ~67 debug messages>

3.122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

3.123. Executing MEMORY_LIBMAP pass (mapping memories to cells).

3.124. Executing MEMORY_LIBMAP pass (mapping memories to cells).

3.125. Executing Rs_BRAM_Split pass.

3.126. Executing TECHMAP pass (map to technology primitives).

3.126.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

3.126.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

3.127. Executing TECHMAP pass (map to technology primitives).

3.127.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

3.127.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.128. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3.129. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

3.132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.134. Executing OPT_SHARE pass.

3.135. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

3.136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

3.138. Executing PMUXTREE pass.

3.139. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$802 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$804 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$788 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$790 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$774 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$776 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$746 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$748 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$732 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$734 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$718 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$720 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$690 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$692 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$676 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$678 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$662 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$664 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$634 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$636 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$620 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$622 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$606 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$608 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$578 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$580 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$564 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$566 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$550 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$552 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$522 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$524 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$508 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$510 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$494 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$496 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$466 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$468 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$452 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$454 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$438 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$440 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$410 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$412 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$396 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$398 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$382 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$384 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$354 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$356 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$340 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$342 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$326 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$328 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$298 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$300 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$284 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$286 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$270 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$272 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$242 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$244 to a pmux with 2 cases.
Converted 62 (p)mux cells into 31 pmux cells.
<suppressed ~178 debug messages>

3.140. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.141. Executing TECHMAP pass (map to technology primitives).

3.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.141.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.141.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~1801 debug messages>

3.142. Printing statistics.

=== design1_5_5_top ===

   Number of wires:               5083
   Number of wire bits:          29250
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13473
     $_AND_                       1984
     $_DFF_PP0_                    160
     $_DFF_P_                      432
     $_MUX_                       5591
     $_NOT_                        413
     $_OR_                        3054
     $_XOR_                       1839

3.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~8248 debug messages>

3.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
<suppressed ~12330 debug messages>
Removed a total of 4110 cells.

3.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.148. Executing OPT_SHARE pass.

3.149. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on design1_5_5_top:design1_5_5_inst.invertion_instance44.data_out_reg[0]_8609 ($_DFF_P_) from module design1_5_5_top.
[#visit=401, #solve=0, #remove=1, time=0.03 sec.]

3.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 144 unused cells and 4241 unused wires.
<suppressed ~145 debug messages>

3.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~780 debug messages>

3.152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.153. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
<suppressed ~273 debug messages>
Removed a total of 91 cells.

3.155. Executing OPT_SHARE pass.

3.156. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on design1_5_5_top:design1_5_5_inst.invertion_instance32.data_out_reg[0]_9196 ($_DFF_P_) from module design1_5_5_top.
[#visit=388, #solve=0, #remove=1, time=0.02 sec.]

3.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 60 unused cells and 158 unused wires.
<suppressed ~61 debug messages>

3.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~43 debug messages>

3.159. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.160. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.161. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.162. Executing OPT_SHARE pass.

3.163. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

3.164. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 1 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

3.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.169. Executing OPT_SHARE pass.

3.170. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

3.171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 4

3.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~467 debug messages>

3.174. Executing TECHMAP pass (map to technology primitives).

3.174.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.174.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

3.175. Printing statistics.

=== design1_5_5_top ===

   Number of wires:               1097
   Number of wire bits:          12079
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3710
     $_AND_                        671
     $_DFF_PP0_                    160
     $_DFF_P_                      227
     $_MUX_                       1295
     $_NOT_                        332
     $_OR_                         869
     $_XOR_                        156

3.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.178. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.179. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.180. Executing OPT_MERGE pass (detect identical cells).
Finding identiERROR: Assert `p != NULL' failed in kernel/yosys.cc:481.
cal cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.181. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

3.182. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

3.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

3.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

3.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.197. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

3.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=128, #remove=0, time=0.02 sec.]

3.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

3.201. Printing statistics.

=== design1_5_5_top ===

   Number of wires:               1096
   Number of wire bits:          12047
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3710
     $_AND_                        671
     $_DFF_PP0_                    160
     $_DFF_P_                      227
     $_MUX_                       1295
     $_NOT_                        332
     $_OR_                         869
     $_XOR_                        156

   Number of Generic REGs:          387

ABC-DFF iteration : 1

3.202. Executing ABC pass (technology mapping using ABC).

3.202.1. Summary of detected clock domains:
  160 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  3550 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

    while executing
"synthesize delay"
    (file "../raptor_tcl.tcl" line 9)
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.9
Hash     : f0b240f
Date     : Dec 12 2023
Type     : Engineering
Log Time   : Tue Dec 12 10:26:59 2023 GMT

INFO: Created design: design1_5_5_top. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.232
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v 
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: design1_5_5_top
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/analysis/design1_5_5_top_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/analysis/design1_5_5_top_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/analysis/design1_5_5_top_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../.././rtl/invertion.v
Parsing Verilog input from `../../../../.././rtl/invertion.v' to AST representation.
Generating RTLIL representation for module `\invertion'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../.././rtl/large_mux.v
Parsing Verilog input from `../../../../.././rtl/large_mux.v' to AST representation.
Generating RTLIL representation for module `\large_mux'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../.././rtl/encoder.v
Parsing Verilog input from `../../../../.././rtl/encoder.v' to AST representation.
Generating RTLIL representation for module `\encoder'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v' to AST representation.
Generating RTLIL representation for module `\design1_5_5_top'.
Generating RTLIL representation for module `\design1_5_5'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top design1_5_5_top' --

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     \design1_5_5
Used module:         \invertion
Used module:         \large_mux
Used module:         \encoder
Parameter \WIDTH = 32

6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\design1_5_5'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

6.3. Executing AST frontend in derive mode using pre-parsed AST for module `\invertion'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

6.4. Executing AST frontend in derive mode using pre-parsed AST for module `\large_mux'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \WIDTH = 32

6.5. Executing AST frontend in derive mode using pre-parsed AST for module `\encoder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

6.6. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         \invertion
Used module:         \large_mux
Used module:         \encoder
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

6.7. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000

6.8. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Removing unused module `\design1_5_5'.
Removing unused module `\encoder'.
Removing unused module `\large_mux'.
Removing unused module `\invertion'.
Removed 4 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod\\design1_5_5\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\encoder\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\invertion\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\large_mux\\WIDTH=s32'00000000000000000000000000100000"
Dumping file port_info.json ...

End of script. Logfile hash: 33c67391c6, CPU: user 0.04s system 0.01s, MEM: 27.87 MB peak
Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)
Time spent: 82% 10x read_verilog (0 sec), 13% 1x hierarchy (0 sec), ...
INFO: ANL: Design design1_5_5_top is analyzed
INFO: ANL: Top Modules: design1_5_5_top

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: design1_5_5_top
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s design1_5_5_top.ys -l design1_5_5_top_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s design1_5_5_top.ys -l design1_5_5_top_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `design1_5_5_top.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../.././rtl/invertion.v
Parsing Verilog input from `../../../../.././rtl/invertion.v' to AST representation.
Generating RTLIL representation for module `\invertion'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../.././rtl/large_mux.v
Parsing Verilog input from `../../../../.././rtl/large_mux.v' to AST representation.
Generating RTLIL representation for module `\large_mux'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../.././rtl/encoder.v
Parsing Verilog input from `../../../../.././rtl/encoder.v' to AST representation.
Generating RTLIL representation for module `\encoder'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v' to AST representation.
Generating RTLIL representation for module `\design1_5_5_top'.
Generating RTLIL representation for module `\design1_5_5'.
Successfully finished Verilog frontend.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     \design1_5_5
Used module:         \invertion
Used module:         \large_mux
Used module:         \encoder
Parameter \WIDTH = 32

6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\design1_5_5'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

6.3. Executing AST frontend in derive mode using pre-parsed AST for module `\invertion'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

6.4. Executing AST frontend in derive mode using pre-parsed AST for module `\large_mux'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \WIDTH = 32

6.5. Executing AST frontend in derive mode using pre-parsed AST for module `\encoder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

6.6. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         \invertion
Used module:         \large_mux
Used module:         \encoder
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

6.7. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000

6.8. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Removing unused module `\design1_5_5'.
Removing unused module `\encoder'.
Removing unused module `\large_mux'.
Removing unused module `\invertion'.
Removed 4 unused modules.

7. Executing synth_rs pass: v0.4.206

7.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

7.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

7.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

7.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

7.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

7.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

7.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

7.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

7.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

7.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

7.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

7.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

7.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

7.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

7.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\RS_TDP36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:113.1-641.10.
Generating RTLIL representation for module `\RS_TDP36K'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:642.1-1070.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1072.1-1481.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1483.1-1886.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

7.16. Executing HIERARCHY pass (managing design hierarchy).

7.16.1. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000

7.16.2. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Removed 0 unused modules.

7.17. Executing PROC pass (convert processes to netlists).

7.17.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.17.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$../../../../.././rtl/encoder.v:20$35 in module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/encoder.v:11$34 in module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:24$18 in module design1_5_5_top.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/large_mux.v:11$33 in module $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/invertion.v:14$27 in module $paramod\invertion\WIDTH=s32'00000000000000000000000000100000.
Removed a total of 0 dead cases.

7.17.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 7 assignments to connections.

7.17.4. Executing PROC_INIT pass (extract init attributes).

7.17.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:24$18'.

7.17.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~8 debug messages>

7.17.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$35'.
     1/5: $5\data_out_wire[31:0]
     2/5: $4\data_out_wire[31:0]
     3/5: $3\data_out_wire[31:0]
     4/5: $2\data_out_wire[31:0]
     5/5: $1\data_out_wire[31:0]
Creating decoders for process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$34'.
     1/1: $0\data_out[31:0]
Creating decoders for process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:31$19'.
Creating decoders for process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:24$18'.
     1/1: $0\tmp[159:0]
Creating decoders for process `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$33'.
     1/1: $1\data_out[31:0]
Creating decoders for process `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/invertion.v:14$27'.
     1/1: $0\data_out_reg[7:0]

7.17.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.\data_out_wire' from process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$35'.
No latch inferred for signal `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.\data_out' from process `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$33'.

7.17.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.\data_out' using process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$34'.
  created $dff cell `$procdff$113' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in0' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:31$19'.
  created $dff cell `$procdff$114' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in1' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:31$19'.
  created $dff cell `$procdff$115' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in2' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:31$19'.
  created $dff cell `$procdff$116' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in3' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:31$19'.
  created $dff cell `$procdff$117' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in4' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:31$19'.
  created $dff cell `$procdff$118' with positive edge clock.
Creating register for signal `\design1_5_5_top.\tmp' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:24$18'.
  created $adff cell `$procdff$119' with positive edge clock and positive level reset.
Creating register for signal `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000.\data_out_reg' using process `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/invertion.v:14$27'.
  created $dff cell `$procdff$120' with positive edge clock.

7.17.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.17.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$35'.
Removing empty process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$35'.
Found and cleaned up 1 empty switch in `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$34'.
Removing empty process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$34'.
Removing empty process `design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:31$19'.
Removing empty process `design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/.././rtl/design1_5_5_top.v:24$18'.
Found and cleaned up 1 empty switch in `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$33'.
Removing empty process `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$33'.
Found and cleaned up 1 empty switch in `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/invertion.v:14$27'.
Removing empty process `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/invertion.v:14$27'.
Cleaned up 8 empty switches.

7.17.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module design1_5_5_top.
Optimizing module $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~4 debug messages>
Optimizing module $paramod\invertion\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000.

7.18. Executing DEMUXMAP pass.

7.19. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\design1_5_5\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\invertion\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~26 debug messages>

7.20. Executing DEMUXMAP pass.

7.21. Executing TRIBUF pass.

7.22. Executing TRIBUF pass.

7.23. Executing DEMINOUT pass (demote inout ports to input or output).

7.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 276 unused wires.
<suppressed ~1 debug messages>

7.26. Executing CHECK pass (checking for obvious problems).
Checking module design1_5_5_top...
Found and reported 0 problems.

7.27. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                593
   Number of wire bits:           9544
   Number of public wires:         166
   Number of public wire bits:    3526
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                478
     $adff                           1
     $dff                           19
     $eq                           173
     $logic_not                     53
     $mux                          154
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_xor                     5
     $xor                            9

7.28. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.30. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$81.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$45.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$48.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$51.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$54.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$60.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$63.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$66.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$72.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$75.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$81.
Removed 90 multiplexer ports.
<suppressed ~30 debug messages>

7.31. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.33. Executing OPT_SHARE pass.

7.34. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.01 sec.]

7.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 90 unused wires.
<suppressed ~1 debug messages>

7.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.37. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

7.38. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.40. Executing OPT_SHARE pass.

7.41. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.01 sec.]

7.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 2

7.44. Executing FSM pass (extract and optimize FSM).

7.44.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance00.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance03.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance11.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance14.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance20.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance24.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance31.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register design1_5_5_top.design1_5_5_inst.encoder_instance41.data_out.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance42.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.

7.44.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\design1_5_5_inst.encoder_instance41.data_out' from module `\design1_5_5_top'.
  found $dff cell for state register: $flatten\design1_5_5_inst.\encoder_instance41.$procdff$113
  root of input selection tree: $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0]
  found reset state: 0 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:23$36_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:26$37_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:29$38_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:32$39_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:35$40_Y
  found state code: 0
  found state code: 32'11111111111111111111000001011111
  found state code: 8097783
  found state code: 32'11111111100000000111000000010111
  found state code: 32'11111111111111111111101001110000
  found state code: 1423
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:35$40_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:32$39_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:29$38_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:26$37_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:23$36_Y
  ctrl inputs: { $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:23$36_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:26$37_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:29$38_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:32$39_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:35$40_Y \rst }
  ctrl outputs: { $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:23$36_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:26$37_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:29$38_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:32$39_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:35$40_Y $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] }
  transition:          0 6'000000 ->          0 37'1000000000000000000000000000000000000
  transition:          0 6'000010 -> 32'11111111111111111111000001011111 37'1000011111111111111111111000001011111
  transition:          0 6'0001-0 ->    8097783 37'1000000000000011110111000111111110111
  transition:          0 6'001--0 -> 32'11111111100000000111000000010111 37'1000011111111100000000111000000010111
  transition:          0 6'01---0 -> 32'11111111111111111111101001110000 37'1000011111111111111111111101001110000
  transition:          0 6'1----0 ->       1423 37'1000000000000000000000000010110001111
  transition:          0 6'-----1 ->          0 37'1000000000000000000000000000000000000
  transition: 32'11111111111111111111101001110000 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111111111111111101001110000 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition: 32'11111111111111111111101001110000 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition: 32'11111111111111111111101001110000 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition: 32'11111111111111111111101001110000 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition: 32'11111111111111111111101001110000 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition: 32'11111111111111111111101001110000 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111100000000111000000010111 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111100000000111000000010111 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition: 32'11111111100000000111000000010111 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition: 32'11111111100000000111000000010111 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition: 32'11111111100000000111000000010111 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition: 32'11111111100000000111000000010111 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition: 32'11111111100000000111000000010111 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition:    8097783 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition:    8097783 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition:    8097783 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition:    8097783 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition:    8097783 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition:    8097783 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition:    8097783 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition:       1423 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition:       1423 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition:       1423 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition:       1423 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition:       1423 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition:       1423 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition:       1423 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111111111111111000001011111 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111111111111111000001011111 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition: 32'11111111111111111111000001011111 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition: 32'11111111111111111111000001011111 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition: 32'11111111111111111111000001011111 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition: 32'11111111111111111111000001011111 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition: 32'11111111111111111111000001011111 6'-----1 ->          0 37'0000000000000000000000000000000000000

7.44.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$121' from module `\design1_5_5_top'.

7.44.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 12 unused cells and 14 unused wires.
<suppressed ~16 debug messages>

7.44.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$121' from module `\design1_5_5_top'.
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [0].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [1].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [2].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [3].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [4].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [5].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [6].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [7].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [8].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [9].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [10].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [11].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [12].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [13].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [14].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [15].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [16].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [17].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [18].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [19].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [20].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [21].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [22].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [23].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [24].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [25].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [26].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [27].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [28].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [29].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [30].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [31].

7.44.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$121' from module `\design1_5_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> -----1
  11111111111111111111101001110000 -> ----1-
  11111111100000000111000000010111 -> ---1--
  00000000011110111000111111110111 -> --1---
  00000000000000000000010110001111 -> -1----
  11111111111111111111000001011111 -> 1-----

7.44.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$121' from module `design1_5_5_top':
-------------------------------------

  Information on FSM $fsm$\design1_5_5_inst.encoder_instance41.data_out$121 (\design1_5_5_inst.encoder_instance41.data_out):

  Number of input signals:    6
  Number of output signals:   5
  Number of state bits:       6

  Input signals:
    0: \rst
    1: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:35$40_Y
    2: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:32$39_Y
    3: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:29$38_Y
    4: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:26$37_Y
    5: $flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:23$36_Y

  Output signals:
    0: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:35$40_Y
    1: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:32$39_Y
    2: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:29$38_Y
    3: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:26$37_Y
    4: $flatten\design1_5_5_inst.\encoder_instance42.$eq$../../../../.././rtl/encoder.v:23$36_Y

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'000000   ->     0 5'10000
      1:     0 6'-----1   ->     0 5'10000
      2:     0 6'01---0   ->     1 5'10000
      3:     0 6'001--0   ->     2 5'10000
      4:     0 6'0001-0   ->     3 5'10000
      5:     0 6'1----0   ->     4 5'10000
      6:     0 6'000010   ->     5 5'10000
      7:     1 6'000000   ->     0 5'00000
      8:     1 6'-----1   ->     0 5'00000
      9:     1 6'01---0   ->     1 5'00000
     10:     1 6'001--0   ->     2 5'00000
     11:     1 6'0001-0   ->     3 5'00000
     12:     1 6'1----0   ->     4 5'00000
     13:     1 6'000010   ->     5 5'00000
     14:     2 6'000000   ->     0 5'00000
     15:     2 6'-----1   ->     0 5'00000
     16:     2 6'01---0   ->     1 5'00000
     17:     2 6'001--0   ->     2 5'00000
     18:     2 6'0001-0   ->     3 5'00000
     19:     2 6'1----0   ->     4 5'00000
     20:     2 6'000010   ->     5 5'00000
     21:     3 6'000000   ->     0 5'00000
     22:     3 6'-----1   ->     0 5'00000
     23:     3 6'01---0   ->     1 5'00000
     24:     3 6'001--0   ->     2 5'00000
     25:     3 6'0001-0   ->     3 5'00000
     26:     3 6'1----0   ->     4 5'00000
     27:     3 6'000010   ->     5 5'00000
     28:     4 6'000000   ->     0 5'00000
     29:     4 6'-----1   ->     0 5'00000
     30:     4 6'01---0   ->     1 5'00000
     31:     4 6'001--0   ->     2 5'00000
     32:     4 6'0001-0   ->     3 5'00000
     33:     4 6'1----0   ->     4 5'00000
     34:     4 6'000010   ->     5 5'00000
     35:     5 6'000000   ->     0 5'00000
     36:     5 6'-----1   ->     0 5'00000
     37:     5 6'01---0   ->     1 5'00000
     38:     5 6'001--0   ->     2 5'00000
     39:     5 6'0001-0   ->     3 5'00000
     40:     5 6'1----0   ->     4 5'00000
     41:     5 6'000010   ->     5 5'00000

-------------------------------------

7.44.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$121' from module `\design1_5_5_top'.

7.45. Executing WREDUCE pass (reducing word size of cells).
Removed top 5 bits (of 6) from FF cell design1_5_5_top.$auto$fsm_map.cc:172:map_fsm$129 ($dff).
Removed top 5 bits (of 6) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$133 ($eq).
Removed top 1 bits (of 3) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$138 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$138 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$140 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$140 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:35$40 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:32$39 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:29$38 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$../../../../.././rtl/encoder.v:26$37 ($eq).
Removed top 4 bits (of 6) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$146 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$146 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$144 ($eq).
Removed top 3 bits (of 5) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$142 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$142 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$101_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$98_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$97_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$96_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$93_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$92_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$91_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$106_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$101_CMP0 ($eq).
Removed top 5 bits (of 6) from wire design1_5_5_top.$auto$fsm_map.cc:238:map_fsm$131.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance02.$reduce_xor$../../../../.././rtl/invertion.v:27$31_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance10.$reduce_xor$../../../../.././rtl/invertion.v:27$31_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance32.$reduce_xor$../../../../.././rtl/invertion.v:27$31_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance34.$reduce_xor$../../../../.././rtl/invertion.v:27$31_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance44.$reduce_xor$../../../../.././rtl/invertion.v:27$31_Y.

7.46. Executing PEEPOPT pass (run peephole optimizers).

7.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

7.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~6 debug messages>

7.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

7.51. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.53. Executing OPT_SHARE pass.

7.54. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance44.$procdff$120 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance44.$xor$../../../../.././rtl/invertion.v:22$28_Y, Q = \design1_5_5_inst.invertion_instance44.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance34.$procdff$120 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance34.$xor$../../../../.././rtl/invertion.v:22$28_Y, Q = \design1_5_5_inst.invertion_instance34.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance32.$procdff$120 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance32.$xor$../../../../.././rtl/invertion.v:22$28_Y, Q = \design1_5_5_inst.invertion_instance32.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance10.$procdff$120 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance10.$xor$../../../../.././rtl/invertion.v:22$28_Y, Q = \design1_5_5_inst.invertion_instance10.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance02.$procdff$120 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance02.$xor$../../../../.././rtl/invertion.v:22$28_Y, Q = \design1_5_5_inst.invertion_instance02.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance42.$procdff$113 ($dff) from module design1_5_5_top (D = \design1_5_5_inst.encoder_instance42.data_out_wire, Q = \design1_5_5_inst.encoder_instance42.data_out, rval = 0).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance31.$procdff$113 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance31.data_out_wire [10] \design1_5_5_inst.encoder_instance31.data_out_wire [8:7] \design1_5_5_inst.encoder_instance31.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance31.data_out [10] \design1_5_5_inst.encoder_instance31.data_out [8:7] \design1_5_5_inst.encoder_instance31.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance31.$procdff$113 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance31.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance31.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance31.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance31.data_out [31:11] \design1_5_5_inst.encoder_instance31.data_out [9] \design1_5_5_inst.encoder_instance31.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance24.$procdff$113 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance24.data_out_wire [10] \design1_5_5_inst.encoder_instance24.data_out_wire [8:7] \design1_5_5_inst.encoder_instance24.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance24.data_out [10] \design1_5_5_inst.encoder_instance24.data_out [8:7] \design1_5_5_inst.encoder_instance24.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance24.$procdff$113 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance24.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance24.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance24.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance24.data_out [31:11] \design1_5_5_inst.encoder_instance24.data_out [9] \design1_5_5_inst.encoder_instance24.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance20.$procdff$113 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance20.data_out_wire [10] \design1_5_5_inst.encoder_instance20.data_out_wire [8:7] \design1_5_5_inst.encoder_instance20.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance20.data_out [10] \design1_5_5_inst.encoder_instance20.data_out [8:7] \design1_5_5_inst.encoder_instance20.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance20.$procdff$113 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance20.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance20.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance20.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance20.data_out [31:11] \design1_5_5_inst.encoder_instance20.data_out [9] \design1_5_5_inst.encoder_instance20.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance14.$procdff$113 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance14.data_out_wire [10] \design1_5_5_inst.encoder_instance14.data_out_wire [8:7] \design1_5_5_inst.encoder_instance14.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance14.data_out [10] \design1_5_5_inst.encoder_instance14.data_out [8:7] \design1_5_5_inst.encoder_instance14.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance14.$procdff$113 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance14.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance14.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance14.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance14.data_out [31:11] \design1_5_5_inst.encoder_instance14.data_out [9] \design1_5_5_inst.encoder_instance14.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance11.$procdff$113 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance11.data_out_wire [10] \design1_5_5_inst.encoder_instance11.data_out_wire [8:7] \design1_5_5_inst.encoder_instance11.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance11.data_out [10] \design1_5_5_inst.encoder_instance11.data_out [8:7] \design1_5_5_inst.encoder_instance11.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance11.$procdff$113 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance11.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance11.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance11.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance11.data_out [31:11] \design1_5_5_inst.encoder_instance11.data_out [9] \design1_5_5_inst.encoder_instance11.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance03.$procdff$113 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance03.data_out_wire [10] \design1_5_5_inst.encoder_instance03.data_out_wire [8:7] \design1_5_5_inst.encoder_instance03.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance03.data_out [10] \design1_5_5_inst.encoder_instance03.data_out [8:7] \design1_5_5_inst.encoder_instance03.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance03.$procdff$113 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance03.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance03.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance03.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance03.data_out [31:11] \design1_5_5_inst.encoder_instance03.data_out [9] \design1_5_5_inst.encoder_instance03.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance00.$procdff$113 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance00.data_out_wire [10] \design1_5_5_inst.encoder_instance00.data_out_wire [8:7] \design1_5_5_inst.encoder_instance00.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance00.data_out [10] \design1_5_5_inst.encoder_instance00.data_out [8:7] \design1_5_5_inst.encoder_instance00.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance00.$procdff$113 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance00.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance00.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance00.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance00.data_out [31:11] \design1_5_5_inst.encoder_instance00.data_out [9] \design1_5_5_inst.encoder_instance00.data_out [6:4] }, rval = 25'0000000000000000000000000).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

7.55. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 13 unused cells and 18 unused wires.
<suppressed ~14 debug messages>

7.56. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.57. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

7.58. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.60. Executing OPT_SHARE pass.

7.61. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

7.62. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.63. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 2

7.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

7.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.69. Executing OPT_SHARE pass.

7.70. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

7.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

7.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.74. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

7.76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.78. Executing OPT_SHARE pass.

7.79. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

7.80. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 11 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 12 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 13 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 14 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 15 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 16 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 25 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 27 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 28 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 29 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 30 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 31 on $auto$ff.cc:294:slice$158 ($sdff) from module design1_5_5_top.
[#visit=27, #solve=424, #remove=25, time=0.59 sec.]

7.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.82. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~9 debug messages>

RUN-OPT ITERATIONS DONE : 1

7.83. Executing WREDUCE pass (reducing word size of cells).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$procmux$84 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$procmux$84 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$procmux$84 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$procmux$84 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$procmux$84 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$procmux$84 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$procmux$84 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance42.$procmux$84 ($mux).
Removed top 1 bits (of 2) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$98_CMP0 ($eq).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$90 ($pmux).
Removed top 5 bits (of 6) from wire design1_5_5_top.$auto$fsm_map.cc:170:map_fsm$128.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$148.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$149.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$150.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$151.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$152.
Removed top 21 bits (of 32) from wire design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$90_Y.

7.84. Executing PEEPOPT pass (run peephole optimizers).

7.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

7.86. Executing DEMUXMAP pass.

7.87. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

7.88. Executing RS_DSP_MULTADD pass.

7.89. Executing WREDUCE pass (reducing word size of cells).

7.90. Executing RS_DSP_MACC pass.

7.91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.92. Executing TECHMAP pass (map to technology primitives).

7.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

7.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.93. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

7.94. Executing TECHMAP pass (map to technology primitives).

7.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Successfully finished Verilog frontend.

7.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

7.95. Executing TECHMAP pass (map to technology primitives).

7.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Successfully finished Verilog frontend.

7.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

7.96. Executing rs_pack_dsp_regs pass.

7.97. Executing RS_DSP_IO_REGS pass.

7.98. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

7.99. Executing TECHMAP pass (map to technology primitives).

7.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

7.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

7.100. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

7.101. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module design1_5_5_top:
  created 0 $alu and 0 $macc cells.

7.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$100.
    dead port 2/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$100.
    dead port 3/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$100.
    dead port 1/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$90.
    dead port 2/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$90.
    dead port 3/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$90.
    dead port 5/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$90.
    dead port 1/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$95.
    dead port 2/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$95.
Removed 9 multiplexer ports.
<suppressed ~31 debug messages>

7.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
    New ctrl vector for $pmux cell $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$105: { $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$109_CMP $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$108_CMP $auto$opt_reduce.cc:134:opt_pmux$196 }
  Optimizing cells in module \design1_5_5_top.
Performed a total of 2 changes.

7.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.107. Executing OPT_SHARE pass.

7.108. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

7.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

7.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

7.112. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.114. Executing OPT_SHARE pass.

7.115. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

7.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 2

7.118. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                470
   Number of wire bits:           5813
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $adff                           1
     $dff                            6
     $eq                           160
     $logic_not                     51
     $mux                           42
     $not                           15
     $or                             5
     $pmux                          41
     $reduce_or                      9
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

7.119. Executing MEMORY pass.

7.119.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.119.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.119.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.119.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.119.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.119.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.119.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.119.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.119.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.119.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.120. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                470
   Number of wire bits:           5813
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $adff                           1
     $dff                            6
     $eq                           160
     $logic_not                     51
     $mux                           42
     $not                           15
     $or                             5
     $pmux                          41
     $reduce_or                      9
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

7.121. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$procmux$42 ... design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$procmux$78 to a pmux with 4 cases.
Converted 4 (p)mux cells into 1 pmux cells.
<suppressed ~67 debug messages>

7.122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

7.123. Executing MEMORY_LIBMAP pass (mapping memories to cells).

7.124. Executing MEMORY_LIBMAP pass (mapping memories to cells).

7.125. Executing Rs_BRAM_Split pass.

7.126. Executing TECHMAP pass (map to technology primitives).

7.126.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

7.126.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

7.127. Executing TECHMAP pass (map to technology primitives).

7.127.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

7.127.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.128. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

7.129. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

7.132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.134. Executing OPT_SHARE pass.

7.135. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

7.136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

7.138. Executing PMUXTREE pass.

7.139. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$819 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$821 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$791 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$793 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$777 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$779 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$763 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$765 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$735 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$737 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$721 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$723 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$707 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$709 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$679 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$681 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$665 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$667 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$651 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$653 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$623 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$625 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$609 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$611 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$595 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$597 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$567 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$569 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$553 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$555 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$539 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$541 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$511 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$513 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$497 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$499 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$483 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$485 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$455 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$457 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$441 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$443 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$427 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$429 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$399 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$401 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$385 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$387 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$371 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$373 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$343 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$345 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$329 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$331 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$315 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$317 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$287 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$289 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$273 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$275 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$259 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$261 to a pmux with 2 cases.
Converted 62 (p)mux cells into 31 pmux cells.
<suppressed ~178 debug messages>

7.140. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.141. Executing TECHMAP pass (map to technology primitives).

7.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.141.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

7.141.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~1801 debug messages>

7.142. Printing statistics.

=== design1_5_5_top ===

   Number of wires:               5083
   Number of wire bits:          29250
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13473
     $_AND_                       1984
     $_DFF_PP0_                    160
     $_DFF_P_                      432
     $_MUX_                       5591
     $_NOT_                        413
     $_OR_                        3054
     $_XOR_                       1839

7.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~8248 debug messages>

7.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
<suppressed ~12330 debug messages>
Removed a total of 4110 cells.

7.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.148. Executing OPT_SHARE pass.

7.149. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on design1_5_5_top:design1_5_5_inst.invertion_instance44.data_out_reg[0]_8626 ($_DFF_P_) from module design1_5_5_top.
[#visit=401, #solve=0, #remove=1, time=0.03 sec.]

7.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 144 unused cells and 4241 unused wires.
<suppressed ~145 debug messages>

7.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~780 debug messages>

7.152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.153. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
<suppressed ~273 debug messages>
Removed a total of 91 cells.

7.155. Executing OPT_SHARE pass.

7.156. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on design1_5_5_top:design1_5_5_inst.invertion_instance32.data_out_reg[0]_9213 ($_DFF_P_) from module design1_5_5_top.
[#visit=388, #solve=0, #remove=1, time=0.02 sec.]

7.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 60 unused cells and 158 unused wires.
<suppressed ~61 debug messages>

7.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~43 debug messages>

7.159. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.160. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.161. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.162. Executing OPT_SHARE pass.

7.163. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

7.164. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 1 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

7.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.169. Executing OPT_SHARE pass.

7.170. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

7.171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 4

7.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~467 debug messages>

7.174. Executing TECHMAP pass (map to technology primitives).

7.174.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.174.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

7.175. Printing statistics.

=== design1_5_5_top ===

   Number of wires:               1097
   Number of wire bits:          12079
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3710
     $_AND_                        671
     $_DFF_PP0_                    160
     $_DFF_P_                      227
     $_MUX_                       1295
     $_NOT_                        332
     $_OR_                         869
     $_XOR_                        156

7.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.178. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.179. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.180. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.181. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

7.182. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

7.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

7.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

7.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

7.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

7.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

7.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

7.197. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

7.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=128, #remove=0, time=0.02 sec.]

7.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

7.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

7.201. Printing statistics.

=== design1_5_5_top ===

   Number of wires:               1096
   Number of wire bits:          12047
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3710
     $_AND_                        671
     $_DFF_PP0_                    160
     $_DFF_P_                      227
     $_MUX_                       1295
     $_NOT_                        332
     $_OR_                         869
     $_XOR_                        156

   Number of Generic REGs:          387

ABC-DFF iteration : 1

7.202. Executing ABC pass (technology mapping using ABC).

7.202.1. Summary of detected clock domains:
  160 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  3550 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2
ERROR: Assert `p != NULL' failed in kernel/yosys.cc:481.
INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: design1_5_5_top
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s design1_5_5_top.ys -l design1_5_5_top_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s design1_5_5_top.ys -l design1_5_5_top_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `design1_5_5_top.ys' --

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/synthesis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:8:1: Compile module "work@BOOT_CLOCK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1567:1: Compile module "work@BRAM2x18_SDP".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1512:1: Compile module "work@BRAM2x18_TDP".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:23:1: Compile module "work@CARRY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:40:1: Compile module "work@CARRY_CHAIN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:57:1: Compile module "work@CLK_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:71:1: Compile module "work@DFFNRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:88:1: Compile module "work@DFFRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:105:1: Compile module "work@DSP19X2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:148:1: Compile module "work@DSP38".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:183:1: Compile module "work@FIFO18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:236:1: Compile module "work@FIFO36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:269:1: Compile module "work@I_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:289:1: Compile module "work@I_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:311:1: Compile module "work@I_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:328:1: Compile module "work@I_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:349:1: Compile module "work@I_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:999:1: Compile module "work@LATCH".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1012:1: Compile module "work@LATCHN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1055:1: Compile module "work@LATCHNR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1070:1: Compile module "work@LATCHNS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1026:1: Compile module "work@LATCHR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1040:1: Compile module "work@LATCHS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:378:1: Compile module "work@LUT1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:394:1: Compile module "work@LUT2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:410:1: Compile module "work@LUT3".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:426:1: Compile module "work@LUT4".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:442:1: Compile module "work@LUT5".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:458:1: Compile module "work@LUT6".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:474:1: Compile module "work@O_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:496:1: Compile module "work@O_BUFT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:518:1: Compile module "work@O_BUFT_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:540:1: Compile module "work@O_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:562:1: Compile module "work@O_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:579:1: Compile module "work@O_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:600:1: Compile module "work@O_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:626:1: Compile module "work@O_SERDES_CLK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:645:1: Compile module "work@PLL".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1083:1: Compile module "work@RS_DSP".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1114:1: Compile module "work@RS_DSP_MULT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1324:1: Compile module "work@RS_DSP_MULTACC".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1350:1: Compile module "work@RS_DSP_MULTACC_REGIN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1406:1: Compile module "work@RS_DSP_MULTACC_REGIN_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1379:1: Compile module "work@RS_DSP_MULTACC_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1200:1: Compile module "work@RS_DSP_MULTADD".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1232:1: Compile module "work@RS_DSP_MULTADD_REGIN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1294:1: Compile module "work@RS_DSP_MULTADD_REGIN_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1263:1: Compile module "work@RS_DSP_MULTADD_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1132:1: Compile module "work@RS_DSP_MULT_REGIN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1176:1: Compile module "work@RS_DSP_MULT_REGIN_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1153:1: Compile module "work@RS_DSP_MULT_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1435:1: Compile module "work@RS_TDP36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:677:1: Compile module "work@SOC_FPGA_INTF_AHB_M".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:701:1: Compile module "work@SOC_FPGA_INTF_AHB_S".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:728:1: Compile module "work@SOC_FPGA_INTF_AXI_M0".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:777:1: Compile module "work@SOC_FPGA_INTF_AXI_M1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:826:1: Compile module "work@SOC_FPGA_INTF_DMA".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:842:1: Compile module "work@SOC_FPGA_INTF_IRQ".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:858:1: Compile module "work@SOC_FPGA_INTF_JTAG".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:876:1: Compile module "work@SOC_FPGA_TEMPERATURE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:894:1: Compile module "work@TDP_RAM18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:955:1: Compile module "work@TDP_RAM36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1606:1: Compile module "work@_$_mem_v2_asymmetric".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:45:1: Compile module "work@design1_5_5".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:4:1: Compile module "work@design1_5_5_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:1:1: Compile module "work@encoder".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:1:1: Compile module "work@invertion".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/large_mux.v:1:1: Compile module "work@large_mux".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1568:30: Implicit port type (wire) for "A1DATA",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1513:30: Implicit port type (wire) for "A1DATA",
there are 3 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1000:20: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1013:21: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1056:25: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1071:25: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1027:24: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1041:24: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:661:10: Implicit port type (wire) for "CLK_OUT0",
there are 5 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1088:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1118:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1328:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1354:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1410:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1383:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1204:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1236:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1298:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1267:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1136:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1180:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1157:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v:1607:61: Implicit port type (wire) for "RD_DATA".
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:45:78: Implicit port type (wire) for "d_out0",
there are 4 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:4:71: Implicit port type (wire) for "out".
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:7:20: Implicit port type (wire) for "data_out".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:4:1: Top level module "work@design1_5_5_top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 3.
[NTE:EL0510] Nb instances: 27.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 31
Warning: Removing unelaborated module: \large_mux from the design.
Warning: Removing unelaborated module: \invertion from the design.
Warning: Removing unelaborated module: \encoder from the design.
Warning: Removing unelaborated module: \design1_5_5 from the design.
Warning: Removing unelaborated module: \TDP_RAM36K from the design.
Warning: Removing unelaborated module: \TDP_RAM18KX2 from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_JTAG from the design.
Warning: Removing unelaborated module: \LATCHNR from the design.
Warning: Removing unelaborated module: \LATCHN from the design.
Warning: Removing unelaborated module: \O_SERDES_CLK from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \LATCH from the design.
Warning: Removing unelaborated module: \LATCHS from the design.
Warning: Removing unelaborated module: \DFFNRE from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_IRQ from the design.
Warning: Removing unelaborated module: \BOOT_CLOCK from the design.
Warning: Removing unelaborated module: \LUT3 from the design.
Warning: Removing unelaborated module: \I_SERDES from the design.
Warning: Removing unelaborated module: \LUT6 from the design.
Warning: Removing unelaborated module: \LATCHNS from the design.
Warning: Removing unelaborated module: \LUT1 from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGOUT from the design.
Warning: Removing unelaborated module: \FIFO18KX2 from the design.
Warning: Removing unelaborated module: \DSP19X2 from the design.
Warning: Removing unelaborated module: \O_BUFT from the design.
Warning: Removing unelaborated module: \LUT2 from the design.
Warning: Removing unelaborated module: \FIFO36K from the design.
Warning: Removing unelaborated module: \LATCHR from the design.
Warning: Removing unelaborated module: \SOC_FPGA_TEMPERATURE from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \CARRY from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M0 from the design.
Warning: Removing unelaborated module: \CARRY_CHAIN from the design.
Warning: Removing unelaborated module: \I_BUF_DS from the design.
Warning: Removing unelaborated module: \DSP38 from the design.
Warning: Removing unelaborated module: \I_DELAY from the design.
Warning: Removing unelaborated module: \O_BUF from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_DMA from the design.
Warning: Removing unelaborated module: \O_BUFT_DS from the design.
Warning: Removing unelaborated module: \O_SERDES from the design.
Warning: Removing unelaborated module: \CLK_BUF from the design.
Warning: Removing unelaborated module: \O_BUF_DS from the design.
Warning: Removing unelaborated module: \LUT5 from the design.
Warning: Removing unelaborated module: \DFFRE from the design.
Warning: Removing unelaborated module: \O_DDR from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGIN from the design.
Warning: Removing unelaborated module: \O_DELAY from the design.
Warning: Removing unelaborated module: \_$_mem_v2_asymmetric from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGOUT from the design.
Warning: Removing unelaborated module: \I_DDR from the design.
Warning: Removing unelaborated module: \RS_DSP from the design.
Warning: Removing unelaborated module: \I_BUF from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT from the design.
Warning: Removing unelaborated module: \BRAM2x18_SDP from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD from the design.
Warning: Removing unelaborated module: \PLL from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AHB_M from the design.
Warning: Removing unelaborated module: \BRAM2x18_TDP from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGIN from the design.
Warning: Removing unelaborated module: \LUT4 from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGIN from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGOUT from the design.
Warning: Removing unelaborated module: \RS_TDP36K from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AHB_S from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M1 from the design.
Generating RTLIL representation for module `$paramod\design1_5_5\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `\design1_5_5_top'.
Generating RTLIL representation for module `$paramod\encoder\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\large_mux\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\invertion\WIDTH=32'00000000000000000000000000100000'.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=32'00000000000000000000000000100000

2.2. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=32'00000000000000000000000000100000
Removed 0 unused modules.

3. Executing synth_rs pass: v0.4.206

3.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

3.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

3.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

3.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

3.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

3.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

3.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

3.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

3.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

3.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

3.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

3.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.16. Executing HIERARCHY pass (managing design hierarchy).

3.16.1. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=32'00000000000000000000000000100000

3.16.2. Analyzing design hierarchy..
Top module:  \design1_5_5_top
Used module:     $paramod\design1_5_5\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=32'00000000000000000000000000100000
Removed 0 unused modules.

3.17. Executing PROC pass (convert processes to netlists).

3.17.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.17.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:14$15 in module $paramod\invertion\WIDTH=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/large_mux.v:11$14 in module $paramod\large_mux\WIDTH=32'00000000000000000000000000100000.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:20$8 in module $paramod\encoder\WIDTH=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:11$7 in module $paramod\encoder\WIDTH=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:24$5 in module design1_5_5_top.
Removed a total of 0 dead cases.

3.17.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 7 assignments to connections.

3.17.4. Executing PROC_INIT pass (extract init attributes).

3.17.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:24$5'.

3.17.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~8 debug messages>

3.17.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\invertion\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:14$15'.
     1/1: $0\data_out_reg[7:0]
Creating decoders for process `$paramod\large_mux\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/large_mux.v:11$14'.
     1/1: $1\data_out[31:0]
Creating decoders for process `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:20$8'.
     1/5: $5\data_out_wire[31:0]
     2/5: $4\data_out_wire[31:0]
     3/5: $3\data_out_wire[31:0]
     4/5: $2\data_out_wire[31:0]
     5/5: $1\data_out_wire[31:0]
Creating decoders for process `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:11$7'.
     1/1: $0\data_out[31:0]
Creating decoders for process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:31$6'.
Creating decoders for process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:24$5'.
     1/1: $0\tmp[159:0]

3.17.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\large_mux\WIDTH=32'00000000000000000000000000100000.\data_out' from process `$paramod\large_mux\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/large_mux.v:11$14'.
No latch inferred for signal `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.\data_out_wire' from process `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:20$8'.

3.17.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\invertion\WIDTH=32'00000000000000000000000000100000.\data_out_reg' using process `$paramod\invertion\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:14$15'.
  created $dff cell `$procdff$96' with positive edge clock.
Creating register for signal `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.\data_out' using process `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:11$7'.
  created $dff cell `$procdff$97' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in0' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:31$6'.
  created $dff cell `$procdff$98' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in1' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:31$6'.
  created $dff cell `$procdff$99' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in2' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:31$6'.
  created $dff cell `$procdff$100' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in3' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:31$6'.
  created $dff cell `$procdff$101' with positive edge clock.
Creating register for signal `\design1_5_5_top.\d_in4' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:31$6'.
  created $dff cell `$procdff$102' with positive edge clock.
Creating register for signal `\design1_5_5_top.\tmp' using process `\design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:24$5'.
  created $adff cell `$procdff$103' with positive edge clock and positive level reset.

3.17.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.17.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\invertion\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:14$15'.
Removing empty process `$paramod\invertion\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:14$15'.
Found and cleaned up 1 empty switch in `$paramod\large_mux\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/large_mux.v:11$14'.
Removing empty process `$paramod\large_mux\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/large_mux.v:11$14'.
Found and cleaned up 5 empty switches in `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:20$8'.
Removing empty process `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:20$8'.
Found and cleaned up 1 empty switch in `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:11$7'.
Removing empty process `$paramod\encoder\WIDTH=32'00000000000000000000000000100000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:11$7'.
Removing empty process `design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:31$6'.
Removing empty process `design1_5_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/design1_5_5_top.v:24$5'.
Cleaned up 8 empty switches.

3.17.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\invertion\WIDTH=32'00000000000000000000000000100000.
Optimizing module $paramod\large_mux\WIDTH=32'00000000000000000000000000100000.
<suppressed ~4 debug messages>
Optimizing module $paramod\encoder\WIDTH=32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module design1_5_5_top.
Optimizing module $paramod\design1_5_5\WIDTH=32'00000000000000000000000000100000.

3.18. Executing DEMUXMAP pass.

3.19. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\design1_5_5\WIDTH=32'00000000000000000000000000100000.
Deleting now unused module $paramod\encoder\WIDTH=32'00000000000000000000000000100000.
Deleting now unused module $paramod\invertion\WIDTH=32'00000000000000000000000000100000.
Deleting now unused module $paramod\large_mux\WIDTH=32'00000000000000000000000000100000.
<suppressed ~26 debug messages>

3.20. Executing DEMUXMAP pass.

3.21. Executing TRIBUF pass.

3.22. Executing TRIBUF pass.

3.23. Executing DEMINOUT pass (demote inout ports to input or output).

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 276 unused wires.
<suppressed ~1 debug messages>

3.26. Executing CHECK pass (checking for obvious problems).
Checking module design1_5_5_top...
Found and reported 0 problems.

3.27. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                593
   Number of wire bits:           9544
   Number of public wires:         166
   Number of public wire bits:    3526
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                478
     $adff                           1
     $dff                           19
     $eq                           173
     $logic_not                     53
     $mux                          154
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_xor                     5
     $xor                            9

3.28. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.30. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance00.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance03.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance11.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance14.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance20.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance24.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance31.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance41.$procmux$88.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$52.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$55.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$58.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$61.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$67.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$70.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$73.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$79.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$82.
    dead port 1/2 on $mux $flatten\design1_5_5_inst.\encoder_instance42.$procmux$88.
Removed 90 multiplexer ports.
<suppressed ~30 debug messages>

3.31. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.33. Executing OPT_SHARE pass.

3.34. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.01 sec.]

3.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 90 unused wires.
<suppressed ~1 debug messages>

3.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.37. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

3.38. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.40. Executing OPT_SHARE pass.

3.41. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.01 sec.]

3.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 2

3.44. Executing FSM pass (extract and optimize FSM).

3.44.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance00.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance03.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance11.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance14.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance20.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance24.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance31.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register design1_5_5_top.design1_5_5_inst.encoder_instance41.data_out.
Not marking design1_5_5_top.design1_5_5_inst.encoder_instance42.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.

3.44.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\design1_5_5_inst.encoder_instance41.data_out' from module `\design1_5_5_top'.
  found $dff cell for state register: $flatten\design1_5_5_inst.\encoder_instance41.$procdff$97
  root of input selection tree: $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0]
  found reset state: 0 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:23$9_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12_Y
  found ctrl input: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13_Y
  found state code: 0
  found state code: 32'11111111111111111111000001011111
  found state code: 8097783
  found state code: 32'11111111100000000111000000010111
  found state code: 32'11111111111111111111101001110000
  found state code: 1423
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10_Y
  found ctrl output: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:23$9_Y
  ctrl inputs: { $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:23$9_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12_Y $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13_Y \rst }
  ctrl outputs: { $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:23$9_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12_Y $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13_Y $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] }
  transition:          0 6'000000 ->          0 37'1000000000000000000000000000000000000
  transition:          0 6'000010 -> 32'11111111111111111111000001011111 37'1000011111111111111111111000001011111
  transition:          0 6'0001-0 ->    8097783 37'1000000000000011110111000111111110111
  transition:          0 6'001--0 -> 32'11111111100000000111000000010111 37'1000011111111100000000111000000010111
  transition:          0 6'01---0 -> 32'11111111111111111111101001110000 37'1000011111111111111111111101001110000
  transition:          0 6'1----0 ->       1423 37'1000000000000000000000000010110001111
  transition:          0 6'-----1 ->          0 37'1000000000000000000000000000000000000
  transition: 32'11111111111111111111101001110000 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111111111111111101001110000 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition: 32'11111111111111111111101001110000 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition: 32'11111111111111111111101001110000 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition: 32'11111111111111111111101001110000 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition: 32'11111111111111111111101001110000 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition: 32'11111111111111111111101001110000 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111100000000111000000010111 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111100000000111000000010111 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition: 32'11111111100000000111000000010111 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition: 32'11111111100000000111000000010111 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition: 32'11111111100000000111000000010111 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition: 32'11111111100000000111000000010111 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition: 32'11111111100000000111000000010111 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition:    8097783 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition:    8097783 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition:    8097783 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition:    8097783 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition:    8097783 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition:    8097783 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition:    8097783 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition:       1423 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition:       1423 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition:       1423 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition:       1423 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition:       1423 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition:       1423 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition:       1423 6'-----1 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111111111111111000001011111 6'000000 ->          0 37'0000000000000000000000000000000000000
  transition: 32'11111111111111111111000001011111 6'000010 -> 32'11111111111111111111000001011111 37'0000011111111111111111111000001011111
  transition: 32'11111111111111111111000001011111 6'0001-0 ->    8097783 37'0000000000000011110111000111111110111
  transition: 32'11111111111111111111000001011111 6'001--0 -> 32'11111111100000000111000000010111 37'0000011111111100000000111000000010111
  transition: 32'11111111111111111111000001011111 6'01---0 -> 32'11111111111111111111101001110000 37'0000011111111111111111111101001110000
  transition: 32'11111111111111111111000001011111 6'1----0 ->       1423 37'0000000000000000000000000010110001111
  transition: 32'11111111111111111111000001011111 6'-----1 ->          0 37'0000000000000000000000000000000000000

3.44.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$104' from module `\design1_5_5_top'.

3.44.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 12 unused cells and 14 unused wires.
<suppressed ~16 debug messages>

3.44.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$104' from module `\design1_5_5_top'.
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [0].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [1].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [2].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [3].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [4].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [5].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [6].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [7].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [8].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [9].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [10].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [11].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [12].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [13].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [14].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [15].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [16].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [17].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [18].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [19].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [20].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [21].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [22].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [23].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [24].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [25].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [26].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [27].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [28].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [29].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [30].
  Removing unused output signal $flatten\design1_5_5_inst.\encoder_instance41.$0\data_out[31:0] [31].

3.44.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$104' from module `\design1_5_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> -----1
  11111111111111111111101001110000 -> ----1-
  11111111100000000111000000010111 -> ---1--
  00000000011110111000111111110111 -> --1---
  00000000000000000000010110001111 -> -1----
  11111111111111111111000001011111 -> 1-----

3.44.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$104' from module `design1_5_5_top':
-------------------------------------

  Information on FSM $fsm$\design1_5_5_inst.encoder_instance41.data_out$104 (\design1_5_5_inst.encoder_instance41.data_out):

  Number of input signals:    6
  Number of output signals:   5
  Number of state bits:       6

  Input signals:
    0: \rst
    1: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13_Y
    2: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12_Y
    3: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11_Y
    4: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10_Y
    5: $flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:23$9_Y

  Output signals:
    0: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13_Y
    1: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12_Y
    2: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11_Y
    3: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10_Y
    4: $flatten\design1_5_5_inst.\encoder_instance42.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:23$9_Y

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'000000   ->     0 5'10000
      1:     0 6'-----1   ->     0 5'10000
      2:     0 6'01---0   ->     1 5'10000
      3:     0 6'001--0   ->     2 5'10000
      4:     0 6'0001-0   ->     3 5'10000
      5:     0 6'1----0   ->     4 5'10000
      6:     0 6'000010   ->     5 5'10000
      7:     1 6'000000   ->     0 5'00000
      8:     1 6'-----1   ->     0 5'00000
      9:     1 6'01---0   ->     1 5'00000
     10:     1 6'001--0   ->     2 5'00000
     11:     1 6'0001-0   ->     3 5'00000
     12:     1 6'1----0   ->     4 5'00000
     13:     1 6'000010   ->     5 5'00000
     14:     2 6'000000   ->     0 5'00000
     15:     2 6'-----1   ->     0 5'00000
     16:     2 6'01---0   ->     1 5'00000
     17:     2 6'001--0   ->     2 5'00000
     18:     2 6'0001-0   ->     3 5'00000
     19:     2 6'1----0   ->     4 5'00000
     20:     2 6'000010   ->     5 5'00000
     21:     3 6'000000   ->     0 5'00000
     22:     3 6'-----1   ->     0 5'00000
     23:     3 6'01---0   ->     1 5'00000
     24:     3 6'001--0   ->     2 5'00000
     25:     3 6'0001-0   ->     3 5'00000
     26:     3 6'1----0   ->     4 5'00000
     27:     3 6'000010   ->     5 5'00000
     28:     4 6'000000   ->     0 5'00000
     29:     4 6'-----1   ->     0 5'00000
     30:     4 6'01---0   ->     1 5'00000
     31:     4 6'001--0   ->     2 5'00000
     32:     4 6'0001-0   ->     3 5'00000
     33:     4 6'1----0   ->     4 5'00000
     34:     4 6'000010   ->     5 5'00000
     35:     5 6'000000   ->     0 5'00000
     36:     5 6'-----1   ->     0 5'00000
     37:     5 6'01---0   ->     1 5'00000
     38:     5 6'001--0   ->     2 5'00000
     39:     5 6'0001-0   ->     3 5'00000
     40:     5 6'1----0   ->     4 5'00000
     41:     5 6'000010   ->     5 5'00000

-------------------------------------

3.44.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\design1_5_5_inst.encoder_instance41.data_out$104' from module `\design1_5_5_top'.

3.45. Executing WREDUCE pass (reducing word size of cells).
Removed top 5 bits (of 6) from FF cell design1_5_5_top.$auto$fsm_map.cc:172:map_fsm$112 ($dff).
Removed top 5 bits (of 6) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$116 ($eq).
Removed top 1 bits (of 3) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$121 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$121 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$123 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$123 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 19 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:35$13 ($eq).
Removed top 18 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:32$12 ($eq).
Removed top 22 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:29$11 ($eq).
Removed top 25 bits (of 32) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance41.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/encoder.v:26$10 ($eq).
Removed top 4 bits (of 6) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$129 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$129 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$127 ($eq).
Removed top 3 bits (of 5) from port B of cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$125 ($eq).
Removed cell design1_5_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$125 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance01.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance04.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance12.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance13.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance21.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance22.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance23.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance30.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance33.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance40.$procmux$29_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$46_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$45_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$44_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$41_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$40_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$39_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$36_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$35_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$34_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$31_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$30_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$29_CMP0 ($eq).
Removed top 5 bits (of 6) from wire design1_5_5_top.$auto$fsm_map.cc:238:map_fsm$114.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance02.$reduce_xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:27$22_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance10.$reduce_xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:27$22_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance32.$reduce_xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:27$22_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance34.$reduce_xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:27$22_Y.
Removed top 15 bits (of 16) from wire design1_5_5_top.$flatten\design1_5_5_inst.\invertion_instance44.$reduce_xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:27$22_Y.

3.46. Executing PEEPOPT pass (run peephole optimizers).

3.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~6 debug messages>

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

3.51. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.53. Executing OPT_SHARE pass.

3.54. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance44.$procdff$96 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance44.$xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:22$16_Y, Q = \design1_5_5_inst.invertion_instance44.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance34.$procdff$96 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance34.$xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:22$16_Y, Q = \design1_5_5_inst.invertion_instance34.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance32.$procdff$96 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance32.$xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:22$16_Y, Q = \design1_5_5_inst.invertion_instance32.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance10.$procdff$96 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance10.$xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:22$16_Y, Q = \design1_5_5_inst.invertion_instance10.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\invertion_instance02.$procdff$96 ($dff) from module design1_5_5_top (D = $flatten\design1_5_5_inst.\invertion_instance02.$xor$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/rtl/invertion.v:22$16_Y, Q = \design1_5_5_inst.invertion_instance02.data_out_reg, rval = 8'00000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance42.$procdff$97 ($dff) from module design1_5_5_top (D = \design1_5_5_inst.encoder_instance42.data_out_wire, Q = \design1_5_5_inst.encoder_instance42.data_out, rval = 0).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance31.$procdff$97 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance31.data_out_wire [10] \design1_5_5_inst.encoder_instance31.data_out_wire [8:7] \design1_5_5_inst.encoder_instance31.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance31.data_out [10] \design1_5_5_inst.encoder_instance31.data_out [8:7] \design1_5_5_inst.encoder_instance31.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance31.$procdff$97 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance31.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance31.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance31.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance31.data_out [31:11] \design1_5_5_inst.encoder_instance31.data_out [9] \design1_5_5_inst.encoder_instance31.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance24.$procdff$97 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance24.data_out_wire [10] \design1_5_5_inst.encoder_instance24.data_out_wire [8:7] \design1_5_5_inst.encoder_instance24.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance24.data_out [10] \design1_5_5_inst.encoder_instance24.data_out [8:7] \design1_5_5_inst.encoder_instance24.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance24.$procdff$97 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance24.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance24.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance24.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance24.data_out [31:11] \design1_5_5_inst.encoder_instance24.data_out [9] \design1_5_5_inst.encoder_instance24.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance20.$procdff$97 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance20.data_out_wire [10] \design1_5_5_inst.encoder_instance20.data_out_wire [8:7] \design1_5_5_inst.encoder_instance20.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance20.data_out [10] \design1_5_5_inst.encoder_instance20.data_out [8:7] \design1_5_5_inst.encoder_instance20.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance20.$procdff$97 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance20.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance20.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance20.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance20.data_out [31:11] \design1_5_5_inst.encoder_instance20.data_out [9] \design1_5_5_inst.encoder_instance20.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance14.$procdff$97 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance14.data_out_wire [10] \design1_5_5_inst.encoder_instance14.data_out_wire [8:7] \design1_5_5_inst.encoder_instance14.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance14.data_out [10] \design1_5_5_inst.encoder_instance14.data_out [8:7] \design1_5_5_inst.encoder_instance14.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance14.$procdff$97 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance14.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance14.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance14.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance14.data_out [31:11] \design1_5_5_inst.encoder_instance14.data_out [9] \design1_5_5_inst.encoder_instance14.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance11.$procdff$97 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance11.data_out_wire [10] \design1_5_5_inst.encoder_instance11.data_out_wire [8:7] \design1_5_5_inst.encoder_instance11.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance11.data_out [10] \design1_5_5_inst.encoder_instance11.data_out [8:7] \design1_5_5_inst.encoder_instance11.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance11.$procdff$97 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance11.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance11.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance11.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance11.data_out [31:11] \design1_5_5_inst.encoder_instance11.data_out [9] \design1_5_5_inst.encoder_instance11.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance03.$procdff$97 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance03.data_out_wire [10] \design1_5_5_inst.encoder_instance03.data_out_wire [8:7] \design1_5_5_inst.encoder_instance03.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance03.data_out [10] \design1_5_5_inst.encoder_instance03.data_out [8:7] \design1_5_5_inst.encoder_instance03.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance03.$procdff$97 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance03.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance03.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance03.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance03.data_out [31:11] \design1_5_5_inst.encoder_instance03.data_out [9] \design1_5_5_inst.encoder_instance03.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance00.$procdff$97 ($dff) from module design1_5_5_top (D = { \design1_5_5_inst.encoder_instance00.data_out_wire [10] \design1_5_5_inst.encoder_instance00.data_out_wire [8:7] \design1_5_5_inst.encoder_instance00.data_out_wire [3:0] }, Q = { \design1_5_5_inst.encoder_instance00.data_out [10] \design1_5_5_inst.encoder_instance00.data_out [8:7] \design1_5_5_inst.encoder_instance00.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design1_5_5_inst.\encoder_instance00.$procdff$97 ($dff) from module design1_5_5_top (D = { $flatten\design1_5_5_inst.\encoder_instance00.$2\data_out_wire[31:0] [31:11] $flatten\design1_5_5_inst.\encoder_instance00.$2\data_out_wire[31:0] [9] $flatten\design1_5_5_inst.\encoder_instance00.$2\data_out_wire[31:0] [6:4] }, Q = { \design1_5_5_inst.encoder_instance00.data_out [31:11] \design1_5_5_inst.encoder_instance00.data_out [9] \design1_5_5_inst.encoder_instance00.data_out [6:4] }, rval = 25'0000000000000000000000000).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

3.55. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 13 unused cells and 18 unused wires.
<suppressed ~14 debug messages>

3.56. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.57. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

3.58. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.60. Executing OPT_SHARE pass.

3.61. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

3.62. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.63. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 2

3.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

3.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.69. Executing OPT_SHARE pass.

3.70. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

3.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

3.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.74. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

3.76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.78. Executing OPT_SHARE pass.

3.79. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

3.80. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 11 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 12 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 13 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 14 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 15 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 16 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 25 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 27 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 28 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 29 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 30 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
Setting constant 0-bit at position 31 on $auto$ff.cc:294:slice$141 ($sdff) from module design1_5_5_top.
[#visit=27, #solve=424, #remove=25, time=0.64 sec.]

3.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.82. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~9 debug messages>

RUN-OPT ITERATIONS DONE : 1

3.83. Executing WREDUCE pass (reducing word size of cells).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$procmux$91 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance03.$procmux$91 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance11.$procmux$91 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance14.$procmux$91 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance20.$procmux$91 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance24.$procmux$91 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance31.$procmux$91 ($mux).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance42.$procmux$91 ($mux).
Removed top 1 bits (of 2) from port B of cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$36_CMP0 ($eq).
Removed top 21 bits (of 32) from mux cell design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$28 ($pmux).
Removed top 5 bits (of 6) from wire design1_5_5_top.$auto$fsm_map.cc:170:map_fsm$111.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$131.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$132.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$133.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$134.
Removed top 15 bits (of 16) from wire design1_5_5_top.$auto$wreduce.cc:455:run$135.
Removed top 21 bits (of 32) from wire design1_5_5_top.$flatten\design1_5_5_inst.\large_mux_instance43.$procmux$28_Y.

3.84. Executing PEEPOPT pass (run peephole optimizers).

3.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

3.86. Executing DEMUXMAP pass.

3.87. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

3.88. Executing RS_DSP_MULTADD pass.

3.89. Executing WREDUCE pass (reducing word size of cells).

3.90. Executing RS_DSP_MACC pass.

3.91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.92. Executing TECHMAP pass (map to technology primitives).

3.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.93. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

3.94. Executing TECHMAP pass (map to technology primitives).

3.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Successfully finished Verilog frontend.

3.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

3.95. Executing TECHMAP pass (map to technology primitives).

3.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Successfully finished Verilog frontend.

3.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

3.96. Executing rs_pack_dsp_regs pass.

3.97. Executing RS_DSP_IO_REGS pass.

3.98. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

3.99. Executing TECHMAP pass (map to technology primitives).

3.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

3.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

3.100. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                473
   Number of wire bits:           5878
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                367
     $adff                           1
     $dff                            6
     $eq                           161
     $logic_not                     52
     $mux                           41
     $not                           15
     $or                             5
     $pmux                          44
     $reduce_or                      8
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

3.101. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module design1_5_5_top:
  created 0 $alu and 0 $macc cells.

3.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$28.
    dead port 2/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$28.
    dead port 3/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$28.
    dead port 5/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$28.
    dead port 1/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$33.
    dead port 2/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$33.
    dead port 1/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$38.
    dead port 2/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$38.
    dead port 3/5 on $pmux $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$38.
Removed 9 multiplexer ports.
<suppressed ~31 debug messages>

3.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
    New ctrl vector for $pmux cell $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$43: { $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$47_CMP $flatten\design1_5_5_inst.\large_mux_instance43.$procmux$46_CMP $auto$opt_reduce.cc:134:opt_pmux$179 }
  Optimizing cells in module \design1_5_5_top.
Performed a total of 2 changes.

3.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.107. Executing OPT_SHARE pass.

3.108. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

3.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

3.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

3.112. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.114. Executing OPT_SHARE pass.

3.115. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

3.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 2

3.118. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                470
   Number of wire bits:           5813
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $adff                           1
     $dff                            6
     $eq                           160
     $logic_not                     51
     $mux                           42
     $not                           15
     $or                             5
     $pmux                          41
     $reduce_or                      9
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

3.119. Executing MEMORY pass.

3.119.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.119.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.119.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.119.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.119.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

3.119.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.119.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.119.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.119.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.119.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.120. Printing statistics.

=== design1_5_5_top ===

   Number of wires:                470
   Number of wire bits:           5813
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $adff                           1
     $dff                            6
     $eq                           160
     $logic_not                     51
     $mux                           42
     $not                           15
     $or                             5
     $pmux                          41
     $reduce_or                      9
     $reduce_xor                     5
     $sdff                          20
     $xor                            9

3.121. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$procmux$49 ... design1_5_5_top.$flatten\design1_5_5_inst.\encoder_instance00.$procmux$85 to a pmux with 4 cases.
Converted 4 (p)mux cells into 1 pmux cells.
<suppressed ~67 debug messages>

3.122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

3.123. Executing MEMORY_LIBMAP pass (mapping memories to cells).

3.124. Executing MEMORY_LIBMAP pass (mapping memories to cells).

3.125. Executing Rs_BRAM_Split pass.

3.126. Executing TECHMAP pass (map to technology primitives).

3.126.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

3.126.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

3.127. Executing TECHMAP pass (map to technology primitives).

3.127.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

3.127.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.128. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3.129. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

3.132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.134. Executing OPT_SHARE pass.

3.135. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=27, #solve=0, #remove=0, time=0.01 sec.]

3.136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

3.138. Executing PMUXTREE pass.

3.139. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$802 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$804 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$788 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$790 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$774 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$776 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$746 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$748 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$732 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$734 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$718 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$720 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$690 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$692 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$676 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$678 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$662 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$664 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$634 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$636 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$620 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$622 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$606 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$608 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$578 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$580 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$564 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$566 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$550 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$552 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$522 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$524 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$508 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$510 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$494 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$496 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$466 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$468 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$452 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$454 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$438 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$440 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$410 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$412 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$396 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$398 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$382 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$384 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$354 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$356 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$340 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$342 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$326 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$328 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$298 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$300 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$284 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$286 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$270 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$272 to a pmux with 2 cases.
Converting design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$242 ... design1_5_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$244 to a pmux with 2 cases.
Converted 62 (p)mux cells into 31 pmux cells.
<suppressed ~178 debug messages>

3.140. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.141. Executing TECHMAP pass (map to technology primitives).

3.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.141.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.141.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~1801 debug messages>

3.142. Printing statistics.

=== design1_5_5_top ===

   Number of wires:               5083
   Number of wire bits:          29250
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13473
     $_AND_                       1984
     $_DFF_PP0_                    160
     $_DFF_P_                      432
     $_MUX_                       5591
     $_NOT_                        413
     $_OR_                        3054
     $_XOR_                       1839

3.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~8248 debug messages>

3.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
<suppressed ~12330 debug messages>
Removed a total of 4110 cells.

3.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.148. Executing OPT_SHARE pass.

3.149. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on design1_5_5_top:design1_5_5_inst.invertion_instance44.data_out_reg[0]_8609 ($_DFF_P_) from module design1_5_5_top.
[#visit=401, #solve=0, #remove=1, time=0.03 sec.]

3.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 144 unused cells and 4241 unused wires.
<suppressed ~145 debug messages>

3.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~780 debug messages>

3.152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.153. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
<suppressed ~273 debug messages>
Removed a total of 91 cells.

3.155. Executing OPT_SHARE pass.

3.156. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on design1_5_5_top:design1_5_5_inst.invertion_instance32.data_out_reg[0]_9196 ($_DFF_P_) from module design1_5_5_top.
[#visit=388, #solve=0, #remove=1, time=0.02 sec.]

3.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 60 unused cells and 158 unused wires.
<suppressed ~61 debug messages>

3.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~43 debug messages>

3.159. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.160. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.161. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.162. Executing OPT_SHARE pass.

3.163. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

3.164. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 1 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

3.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.169. Executing OPT_SHARE pass.

3.170. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

3.171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 4

3.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.
<suppressed ~467 debug messages>

3.174. Executing TECHMAP pass (map to technology primitives).

3.174.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.174.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

3.175. Printing statistics.

=== design1_5_5_top ===

   Number of wires:               1097
   Number of wire bits:          12079
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3710
     $_AND_                        671
     $_DFF_PP0_                    160
     $_DFF_P_                      227
     $_MUX_                       1295
     $_NOT_                        332
     $_OR_                         869
     $_XOR_                        156

3.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.178. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.179. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.180. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.181. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

3.182. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

3.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

3.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

3.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.197. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

3.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=128, #remove=0, time=0.02 sec.]

3.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

3.201. Printing statistics.

=== design1_5_5_top ===

   Number of wires:               1096
   Number of wire bits:          12047
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3710
     $_AND_                        671
     $_DFF_PP0_                    160
     $_DFF_P_                      227
     $_MUX_                       1295
     $_NOT_                        332
     $_OR_                         869
     $_XOR_                        156

   Number of Generic REGs:          387

ABC-DFF iteration : 1

3.202. Executing ABC pass (technology mapping using ABC).

3.202.1. Summary of detected clock domains:
  160 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  3550 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2
ERROR: Assert `p != NULL' failed in kernel/yosys.cc:481.

    while executing
"synthesize delay"
    (file "../raptor_tcl.tcl" line 9)


#########Raptor Performance Data#########
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.9
Hash     : f0b240f
Date     : Dec 12 2023
Type     : Engineering
Log Time   : Tue Dec 12 10:26:59 2023 GMT

[ 15:26:59 ] Analysis has started
[ 15:26:59 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/analysis/design1_5_5_top_analyzer.cmd
[ 15:27:00 ] Duration: 1052 ms. Max utilization: 27 MB
[ 15:27:00 ] Synthesize has started
[ 15:27:00 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s design1_5_5_top.ys -l design1_5_5_top_synth.log
[ 15:27:08 ] Duration: 7435 ms. Max utilization: 82 MB
[ 15:27:08 ] Synthesize has started
[ 15:27:08 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s design1_5_5_top.ys -l design1_5_5_top_synth.log
[ 15:27:16 ] Duration: 8090 ms. Max utilization: 137 MB
#############################################


Total RunTime to run raptor_run.sh: 19
Peak Memory Usage: 117360
ExecEndTime: 1702376836
Rapid Silicon Raptor Design Suite
Version  : 2023.12
Build    : 0.9.9
Hash     : f0b240f
Date     : Dec 12 2023
Type     : Engineering
