{
    "docs": [
        {
            "location": "/", 
            "text": "CIS655/CSE661: Advanced Computer Architecture\n\n\nInstructor: Yuzhe (Richard) Tang\n\n\nTextbook\n\n\n\n\nComputer Architecture: A Quantitative Approach, 5th Edition, The Morgan Kaufmann Series in Computer Architecture and Design\n\n\n(Recommended) Operating Systems: Principles and Practice, Second Edition\n\n\n\n\nLecture schedule\n\n\n\n\n\n\n\n\nTopic\n\n\nSession\n\n\nChapter\n\n\nSlides\n\n\n\n\n\n\n\n\n\n\n1.Overview\n\n\nintro\n\n\n1\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n1.Overview\n\n\nmetrics\n\n\n1\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n2.CPU\n\n\nILP \n pipelining\n\n\nA\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n2.CPU\n\n\ndata hazard by compiler\n\n\n3\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n2.CPU\n\n\nbranch hazard by HW\n\n\nC.2,3.3,3.9\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n2.CPU\n\n\ndata hazard by HW, a.k.a tomasulo\n\n\n3.4,3.5,3.6,3.9\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n2.CPU\n\n\nmulti-issue \n SIMD\n\n\n3\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n3.Memory\n\n\ncache\n\n\n2.1,2.2,B.1,B.2,B.3\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n3.Memory\n\n\ncache2\n\n\n2.2\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n\n\nMid-term covers till here\n\n\n\n\n\n\n\n\n\n\n3.Memory\n\n\nmemory\n\n\nB.4,B.5,2.4\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n3.Memory\n\n\nmemory protection\n\n\nB.4,B.5,2.4\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n4.Multi-processing\n\n\nmultiprocessing\n\n\n5.1,5.2\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n4.Multi-processing\n\n\ncache-coherence\n\n\n5.2,5.3,5.4\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n4.Multi-processing\n\n\nsynchronization\n\n\n5.5\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n4.Multi-processing\n\n\nmemory consistency\n\n\n5.5, 5.6\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n4.Multi-processing\n\n\nmany-core\n\n\n5.8\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n5.IO\n\n\nstorage\n\n\nD\n\n\n[\nlink to BB\n], [\none more\n]\n\n\n\n\n\n\n5.IO\n\n\nraid \n lsm\n\n\nD\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n5.IO\n\n\ninterconnect\n\n\nF\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n6.WSC\n\n\nwsc\n\n\n6\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n6.WSC\n\n\nenergy\n\n\n6\n\n\n[\nlink to BB\n]\n\n\n\n\n\n\n\n\nreview\n\n\n\n\n[\nlink to BB\n]", 
            "title": "Home"
        }, 
        {
            "location": "/#cis655cse661-advanced-computer-architecture", 
            "text": "Instructor: Yuzhe (Richard) Tang", 
            "title": "CIS655/CSE661: Advanced Computer Architecture"
        }, 
        {
            "location": "/#textbook", 
            "text": "Computer Architecture: A Quantitative Approach, 5th Edition, The Morgan Kaufmann Series in Computer Architecture and Design  (Recommended) Operating Systems: Principles and Practice, Second Edition", 
            "title": "Textbook"
        }, 
        {
            "location": "/#lecture-schedule", 
            "text": "Topic  Session  Chapter  Slides      1.Overview  intro  1  [ link to BB ]    1.Overview  metrics  1  [ link to BB ]    2.CPU  ILP   pipelining  A  [ link to BB ]    2.CPU  data hazard by compiler  3  [ link to BB ]    2.CPU  branch hazard by HW  C.2,3.3,3.9  [ link to BB ]    2.CPU  data hazard by HW, a.k.a tomasulo  3.4,3.5,3.6,3.9  [ link to BB ]    2.CPU  multi-issue   SIMD  3  [ link to BB ]    3.Memory  cache  2.1,2.2,B.1,B.2,B.3  [ link to BB ]    3.Memory  cache2  2.2  [ link to BB ]     Mid-term covers till here      3.Memory  memory  B.4,B.5,2.4  [ link to BB ]    3.Memory  memory protection  B.4,B.5,2.4  [ link to BB ]    4.Multi-processing  multiprocessing  5.1,5.2  [ link to BB ]    4.Multi-processing  cache-coherence  5.2,5.3,5.4  [ link to BB ]    4.Multi-processing  synchronization  5.5  [ link to BB ]    4.Multi-processing  memory consistency  5.5, 5.6  [ link to BB ]    4.Multi-processing  many-core  5.8  [ link to BB ]    5.IO  storage  D  [ link to BB ], [ one more ]    5.IO  raid   lsm  D  [ link to BB ]    5.IO  interconnect  F  [ link to BB ]    6.WSC  wsc  6  [ link to BB ]    6.WSC  energy  6  [ link to BB ]     review   [ link to BB ]", 
            "title": "Lecture schedule"
        }
    ]
}