# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../task1/src/sev_seg_decoder.sv" \
"../../../../task11.srcs/sim_1/new/sevsegtaestbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
