// Seed: 1557391672
module module_0 (
    output uwire id_0,
    input supply0 id_1
    , id_13,
    input uwire id_2,
    output wand id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wand id_6,
    output supply0 id_7,
    output tri1 id_8,
    input wire id_9,
    output tri0 id_10,
    input uwire id_11
);
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1,
    input  wire id_2
);
  id_4(
      .id_0(), .id_1(1), .id_2(id_5), .id_3(1 - 1)
  );
  wire id_6, id_7;
  uwire id_8;
  module_0(
      id_0, id_1, id_1, id_0, id_2, id_0, id_1, id_0, id_0, id_2, id_0, id_2
  );
  assign id_8 = 1;
  wire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
endmodule
