============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 27 2026  12:50:51 pm
  Module:                 RISC_V
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area   Wireload  
--------------------------------------------------------------------------
RISC_V                  122      0.000     0.000        0.000 <none> (D)  
  (D) = wireload is default in technology library
