{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700349071731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700349071733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 15:11:11 2023 " "Processing started: Sat Nov 18 15:11:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700349071733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700349071733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SUPER_IO_BOARD -c SUPER_IO_BOARD " "Command: quartus_map --read_settings_files=on --write_settings_files=off SUPER_IO_BOARD -c SUPER_IO_BOARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700349071733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700349073135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700349073135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_io_board.bdf 1 1 " "Found 1 design units, including 1 entities, in source file super_io_board.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUPER_IO_BOARD " "Found entity 1: SUPER_IO_BOARD" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349095290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700349095290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "local_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file local_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOCAL_RAM " "Found entity 1: LOCAL_RAM" {  } { { "LOCAL_RAM.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/LOCAL_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349095298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700349095298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "T80s.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349096204 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "T80s.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349096204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700349096204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "T80_Pack.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349096211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700349096211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SUPER_IO_BOARD " "Elaborating entity \"SUPER_IO_BOARD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700349096521 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst135 " "Primitive \"OR2\" of instance \"inst135\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3008 -6936 -6872 3056 "inst135" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700349098572 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOR2 inst224 " "Primitive \"NOR2\" of instance \"inst224\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2968 -4824 -4760 3016 "inst224" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700349098572 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst241 " "Primitive \"NOT\" of instance \"inst241\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -696 -4512 -4464 -664 "inst241" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700349098572 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DLATCH inst258 " "Primitive \"DLATCH\" of instance \"inst258\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2952 -4568 -4496 3032 "inst258" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700349098572 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst36 " "Primitive \"NOT\" of instance \"inst36\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -104 -5344 -5296 -72 "inst36" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700349098572 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst57 " "Primitive \"AND2\" of instance \"inst57\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -240 -5176 -5112 -192 "inst57" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700349098572 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst63 " "Primitive \"AND2\" of instance \"inst63\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -192 -5008 -4944 -144 "inst63" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700349098572 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst66 " "Primitive \"NOT\" of instance \"inst66\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -640 -6408 -6360 -608 "inst66" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700349098572 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst97 " "Primitive \"GND\" of instance \"inst97\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 16680 -4880 -4848 16712 "inst97" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700349098572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74164 74164:inst43 " "Elaborating entity \"74164\" for hierarchy \"74164:inst43\"" {  } { { "SUPER_IO_BOARD.bdf" "inst43" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3192 -6392 -6272 3368 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349098683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74164:inst43 " "Elaborated megafunction instantiation \"74164:inst43\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3192 -6392 -6272 3368 "inst43" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349098686 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.v 1 1 " "Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349098722 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700349098722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:325 " "Elaborating entity \"uart\" for hierarchy \"uart:325\"" {  } { { "SUPER_IO_BOARD.bdf" "325" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2896 -6280 -6072 3072 "325" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349098725 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_data_read_state uart.v(72) " "Verilog HDL or VHDL warning at uart.v(72): object \"my_data_read_state\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700349098729 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(63) " "Verilog HDL assignment warning at uart.v(63): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349098729 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(64) " "Verilog HDL assignment warning at uart.v(64): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349098729 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(106) " "Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349098729 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(108) " "Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349098729 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(109) " "Verilog HDL assignment warning at uart.v(109): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349098729 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(111) " "Verilog HDL assignment warning at uart.v(111): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349098729 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(113) " "Verilog HDL assignment warning at uart.v(113): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349098729 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(114) " "Verilog HDL assignment warning at uart.v(114): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349098729 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(130) " "Verilog HDL assignment warning at uart.v(130): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349098730 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(159) " "Verilog HDL assignment warning at uart.v(159): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349098730 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(209) " "Verilog HDL assignment warning at uart.v(209): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349098730 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(219) " "Verilog HDL assignment warning at uart.v(219): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349098730 "|SUPER_IO_BOARD|uart:325"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst16 " "Elaborating entity \"74138\" for hierarchy \"74138:inst16\"" {  } { { "SUPER_IO_BOARD.bdf" "inst16" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4160 -6480 -6360 4320 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349098785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst16 " "Elaborated megafunction instantiation \"74138:inst16\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4160 -6480 -6360 4320 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349098787 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microcomputer.vhd 2 1 " "Using design file microcomputer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "microcomputer.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/microcomputer.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349098825 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "microcomputer.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/microcomputer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349098825 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700349098825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microcomputer Microcomputer:inst " "Elaborating entity \"Microcomputer\" for hierarchy \"Microcomputer:inst\"" {  } { { "SUPER_IO_BOARD.bdf" "inst" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -400 -6200 -6000 -192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349098826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80s Microcomputer:inst\|T80s:cpu1 " "Elaborating entity \"T80s\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\"" {  } { { "microcomputer.vhd" "cpu1" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/microcomputer.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349098830 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80.vhd 2 1 " "Using design file t80.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349098875 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349098875 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700349098875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 Microcomputer:inst\|T80s:cpu1\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\"" {  } { { "T80s.vhd" "u0" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349098884 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80_mcode.vhd 2 1 " "Using design file t80_mcode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "t80_mcode.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80_mcode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349098930 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "t80_mcode.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80_mcode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349098930 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700349098930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_MCode:mcode\"" {  } { { "t80.vhd" "mcode" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349098938 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80_alu.vhd 2 1 " "Using design file t80_alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "t80_alu.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80_alu.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349098992 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "t80_alu.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80_alu.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349098992 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700349098992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_ALU:alu\"" {  } { { "t80.vhd" "alu" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349098994 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80_reg.vhd 2 1 " "Using design file t80_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "t80_reg.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80_reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349099031 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "t80_reg.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80_reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349099031 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700349099031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_Reg:Regs\"" {  } { { "t80.vhd" "Regs" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373 74373:inst160 " "Elaborating entity \"74373\" for hierarchy \"74373:inst160\"" {  } { { "SUPER_IO_BOARD.bdf" "inst160" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 224 -6584 -6464 416 "inst160" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373:inst160 " "Elaborated megafunction instantiation \"74373:inst160\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 224 -6584 -6464 416 "inst160" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst294 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst294\"" {  } { { "SUPER_IO_BOARD.bdf" "inst294" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -544 -6744 -6624 -464 "inst294" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst294 " "Elaborated megafunction instantiation \"21mux:inst294\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -544 -6744 -6624 -464 "inst294" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74684 74684:inst434 " "Elaborating entity \"74684\" for hierarchy \"74684:inst434\"" {  } { { "SUPER_IO_BOARD.bdf" "inst434" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 8920 -6920 -6808 9208 "inst434" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74684:inst434 " "Elaborated megafunction instantiation \"74684:inst434\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 8920 -6920 -6808 9208 "inst434" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099200 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll01_50.v 1 1 " "Using design file pll01_50.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL01_50 " "Found entity 1: PLL01_50" {  } { { "pll01_50.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/pll01_50.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349099238 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700349099238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL01_50 PLL01_50:inst4 " "Elaborating entity \"PLL01_50\" for hierarchy \"PLL01_50:inst4\"" {  } { { "SUPER_IO_BOARD.bdf" "inst4" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -984 -6232 -5992 -792 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL01_50:inst4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL01_50:inst4\|altpll:altpll_component\"" {  } { { "pll01_50.v" "altpll_component" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL01_50:inst4\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL01_50:inst4\|altpll:altpll_component\"" {  } { { "pll01_50.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL01_50:inst4\|altpll:altpll_component " "Instantiated megafunction \"PLL01_50:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL01_50 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL01_50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099381 ""}  } { { "pll01_50.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700349099381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll01_50_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll01_50_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL01_50_altpll1 " "Found entity 1: PLL01_50_altpll1" {  } { { "db/pll01_50_altpll1.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/pll01_50_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349099502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700349099502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL01_50_altpll1 PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated " "Elaborating entity \"PLL01_50_altpll1\" for hierarchy \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099502 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_rom_32k.v 1 1 " "Using design file fpga_rom_32k.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_ROM_32K " "Found entity 1: FPGA_ROM_32K" {  } { { "fpga_rom_32k.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/fpga_rom_32k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349099545 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700349099545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_ROM_32K FPGA_ROM_32K:inst21 " "Elaborating entity \"FPGA_ROM_32K\" for hierarchy \"FPGA_ROM_32K:inst21\"" {  } { { "SUPER_IO_BOARD.bdf" "inst21" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 1800 -6480 -6264 1928 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\"" {  } { { "fpga_rom_32k.v" "altsyncram_component" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/fpga_rom_32k.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\"" {  } { { "fpga_rom_32k.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/fpga_rom_32k.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component " "Instantiated megafunction \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_HEX_FILES/SUPER_IO.HEX " "Parameter \"init_file\" = \"ROM_HEX_FILES/SUPER_IO.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349099673 ""}  } { { "fpga_rom_32k.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/fpga_rom_32k.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700349099673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_inb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_inb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_inb1 " "Found entity 1: altsyncram_inb1" {  } { { "db/altsyncram_inb1.tdf" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/altsyncram_inb1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349099806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700349099806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_inb1 FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated " "Elaborating entity \"altsyncram_inb1\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349099939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700349099939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_inb1.tdf" "rden_decode" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/altsyncram_inb1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349099940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349100057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700349100057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated\|mux_6nb:mux2 " "Elaborating entity \"mux_6nb\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated\|mux_6nb:mux2\"" {  } { { "db/altsyncram_inb1.tdf" "mux2" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/altsyncram_inb1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOCAL_RAM LOCAL_RAM:inst6 " "Elaborating entity \"LOCAL_RAM\" for hierarchy \"LOCAL_RAM:inst6\"" {  } { { "SUPER_IO_BOARD.bdf" "inst6" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2160 -6208 -5992 2288 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LOCAL_RAM:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "LOCAL_RAM.v" "altsyncram_component" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/LOCAL_RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LOCAL_RAM:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "LOCAL_RAM.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/LOCAL_RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LOCAL_RAM:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100107 ""}  } { { "LOCAL_RAM.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/LOCAL_RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700349100107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lhf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lhf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lhf1 " "Found entity 1: altsyncram_lhf1" {  } { { "db/altsyncram_lhf1.tdf" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/altsyncram_lhf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349100232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700349100232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lhf1 LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated " "Elaborating entity \"altsyncram_lhf1\" for hierarchy \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 74244:inst255 " "Elaborating entity \"74244\" for hierarchy \"74244:inst255\"" {  } { { "SUPER_IO_BOARD.bdf" "inst255" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3024 -3448 -3344 3216 "inst255" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74244:inst255 " "Elaborated megafunction instantiation \"74244:inst255\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3024 -3448 -3344 3216 "inst255" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:inst84 " "Elaborating entity \"74273\" for hierarchy \"74273:inst84\"" {  } { { "SUPER_IO_BOARD.bdf" "inst84" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 6968 -5576 -5456 7160 "inst84" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:inst84 " "Elaborated megafunction instantiation \"74273:inst84\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 6968 -5576 -5456 7160 "inst84" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst117 " "Elaborating entity \"7474\" for hierarchy \"7474:inst117\"" {  } { { "SUPER_IO_BOARD.bdf" "inst117" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 6048 -5704 -5584 6208 "inst117" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst117 " "Elaborated megafunction instantiation \"7474:inst117\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 6048 -5704 -5584 6208 "inst117" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100408 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_16bit_master.vhd 2 1 " "Using design file spi_16bit_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_16bit_master-logic " "Found design unit 1: spi_16bit_master-logic" {  } { { "spi_16bit_master.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/spi_16bit_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349100461 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_16bit_master " "Found entity 1: spi_16bit_master" {  } { { "spi_16bit_master.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/spi_16bit_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349100461 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700349100461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_16bit_master spi_16bit_master:inst74 " "Elaborating entity \"spi_16bit_master\" for hierarchy \"spi_16bit_master:inst74\"" {  } { { "SUPER_IO_BOARD.bdf" "inst74" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 8456 -6696 -6432 8664 "inst74" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100463 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter01_32.v 1 1 " "Using design file counter01_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter01_32 " "Found entity 1: Counter01_32" {  } { { "counter01_32.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/counter01_32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349100500 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700349100500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter01_32 Counter01_32:inst5 " "Elaborating entity \"Counter01_32\" for hierarchy \"Counter01_32:inst5\"" {  } { { "SUPER_IO_BOARD.bdf" "inst5" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -968 -5712 -5568 -904 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter01_32.v" "LPM_COUNTER_component" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/counter01_32.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter01_32.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/counter01_32.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700349100589 ""}  } { { "counter01_32.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/counter01_32.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700349100589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rqh " "Found entity 1: cntr_rqh" {  } { { "db/cntr_rqh.tdf" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/cntr_rqh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349100689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700349100689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rqh Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated " "Elaborating entity \"cntr_rqh\" for hierarchy \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst106 " "Elaborating entity \"uart\" for hierarchy \"uart:inst106\"" {  } { { "SUPER_IO_BOARD.bdf" "inst106" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 15976 -6624 -6416 16152 "inst106" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100708 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_data_read_state uart.v(72) " "Verilog HDL or VHDL warning at uart.v(72): object \"my_data_read_state\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700349100712 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(63) " "Verilog HDL assignment warning at uart.v(63): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100713 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(64) " "Verilog HDL assignment warning at uart.v(64): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100713 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(106) " "Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100713 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(108) " "Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100713 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(109) " "Verilog HDL assignment warning at uart.v(109): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100713 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(111) " "Verilog HDL assignment warning at uart.v(111): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100713 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(113) " "Verilog HDL assignment warning at uart.v(113): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100713 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(114) " "Verilog HDL assignment warning at uart.v(114): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100713 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(130) " "Verilog HDL assignment warning at uart.v(130): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100714 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(159) " "Verilog HDL assignment warning at uart.v(159): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100714 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(209) " "Verilog HDL assignment warning at uart.v(209): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100714 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(219) " "Verilog HDL assignment warning at uart.v(219): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100714 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WSGN_SEARCH_FILE" "wifi_uart.v 1 1 " "Using design file wifi_uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 WIFI_uart " "Found entity 1: WIFI_uart" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349100759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700349100759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WIFI_uart WIFI_uart:inst1 " "Elaborating entity \"WIFI_uart\" for hierarchy \"WIFI_uart:inst1\"" {  } { { "SUPER_IO_BOARD.bdf" "inst1" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 19096 -6328 -6120 19272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100762 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_data_read_state wifi_uart.v(72) " "Verilog HDL or VHDL warning at wifi_uart.v(72): object \"my_data_read_state\" assigned a value but never read" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700349100766 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(63) " "Verilog HDL assignment warning at wifi_uart.v(63): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100767 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(64) " "Verilog HDL assignment warning at wifi_uart.v(64): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100767 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(106) " "Verilog HDL assignment warning at wifi_uart.v(106): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100767 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(108) " "Verilog HDL assignment warning at wifi_uart.v(108): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100767 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 wifi_uart.v(109) " "Verilog HDL assignment warning at wifi_uart.v(109): truncated value with size 32 to match size of target (6)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100767 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(111) " "Verilog HDL assignment warning at wifi_uart.v(111): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100767 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(113) " "Verilog HDL assignment warning at wifi_uart.v(113): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100767 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 wifi_uart.v(114) " "Verilog HDL assignment warning at wifi_uart.v(114): truncated value with size 32 to match size of target (6)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100767 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(130) " "Verilog HDL assignment warning at wifi_uart.v(130): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100768 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wifi_uart.v(159) " "Verilog HDL assignment warning at wifi_uart.v(159): truncated value with size 32 to match size of target (4)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100768 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(209) " "Verilog HDL assignment warning at wifi_uart.v(209): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100768 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wifi_uart.v(219) " "Verilog HDL assignment warning at wifi_uart.v(219): truncated value with size 32 to match size of target (4)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100768 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst90 " "Elaborating entity \"uart\" for hierarchy \"uart:inst90\"" {  } { { "SUPER_IO_BOARD.bdf" "inst90" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 21024 -2248 -2040 21200 "inst90" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100781 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_data_read_state uart.v(72) " "Verilog HDL or VHDL warning at uart.v(72): object \"my_data_read_state\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700349100784 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(63) " "Verilog HDL assignment warning at uart.v(63): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100784 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(64) " "Verilog HDL assignment warning at uart.v(64): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100784 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(106) " "Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100784 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(108) " "Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100785 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(109) " "Verilog HDL assignment warning at uart.v(109): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100785 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(111) " "Verilog HDL assignment warning at uart.v(111): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100785 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(113) " "Verilog HDL assignment warning at uart.v(113): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100785 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(114) " "Verilog HDL assignment warning at uart.v(114): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100785 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(130) " "Verilog HDL assignment warning at uart.v(130): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100785 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(159) " "Verilog HDL assignment warning at uart.v(159): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100785 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "uart.v(163) " "Verilog HDL Case Statement warning at uart.v(163): case item expression covers a value already covered by a previous case item" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 163 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1700349100785 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(209) " "Verilog HDL assignment warning at uart.v(209): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100785 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(219) " "Verilog HDL assignment warning at uart.v(219): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700349100785 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard_to_ascii.vhd 2 1 " "Using design file ps2_keyboard_to_ascii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_to_ascii-behavior " "Found design unit 1: ps2_keyboard_to_ascii-behavior" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard_to_ascii.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349100848 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_to_ascii " "Found entity 1: ps2_keyboard_to_ascii" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard_to_ascii.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349100848 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700349100848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_to_ascii ps2_keyboard_to_ascii:inst37 " "Elaborating entity \"ps2_keyboard_to_ascii\" for hierarchy \"ps2_keyboard_to_ascii:inst37\"" {  } { { "SUPER_IO_BOARD.bdf" "inst37" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 12704 -6680 -6480 12816 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100850 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.vhd 2 1 " "Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349100903 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349100903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700349100903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\"" {  } { { "ps2_keyboard_to_ascii.vhd" "ps2_keyboard_0" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard_to_ascii.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100904 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349100948 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700349100948 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700349100948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk " "Elaborating entity \"debounce\" for hierarchy \"ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\"" {  } { { "ps2_keyboard.vhd" "debounce_ps2_clk" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349100950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst160\|15 " "LATCH primitive \"74373:inst160\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700349101734 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst160\|14 " "LATCH primitive \"74373:inst160\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700349101737 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst160\|13 " "LATCH primitive \"74373:inst160\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700349101737 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst160\|12 " "LATCH primitive \"74373:inst160\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700349101737 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "10 " "Ignored 10 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "10 " "Ignored 10 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1700349102424 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1700349102424 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|70 " "Converted tri-state buffer \"74373:inst160\|70\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700349102432 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|69 " "Converted tri-state buffer \"74373:inst160\|69\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700349102432 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|68 " "Converted tri-state buffer \"74373:inst160\|68\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700349102432 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|67 " "Converted tri-state buffer \"74373:inst160\|67\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700349102432 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1700349102432 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst159\[0\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[0\] " "Converted the fan-out from the tri-state buffer \"inst159\[0\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[0\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3472 -6072 -6024 3504 "inst159" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|31 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[5\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|31\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[5\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|36 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[4\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|36\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[4\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|11 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[3\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|11\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[3\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst159\[7\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[7\] " "Converted the fan-out from the tri-state buffer \"inst159\[7\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[7\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3472 -6072 -6024 3504 "inst159" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|27 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[6\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|27\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[6\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst264\|10 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[2\] " "Converted the fan-out from the tri-state buffer \"74244:inst264\|10\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[2\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst264\|6 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[1\] " "Converted the fan-out from the tri-state buffer \"74244:inst264\|6\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[1\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[0\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"inst68\[0\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[5\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"inst68\[5\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[4\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"inst68\[4\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[3\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"inst68\[3\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[7\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"inst68\[7\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[6\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"inst68\[6\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[2\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"inst68\[2\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[1\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"inst68\[1\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700349114796 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1700349114796 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "T80s.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 90 -1 0 } } { "T80s.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 88 -1 0 } } { "T80s.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 89 -1 0 } } { "spi_16bit_master.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/spi_16bit_master.vhd" 68 -1 0 } } { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 963 -1 0 } } { "spi_16bit_master.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/spi_16bit_master.vhd" 48 -1 0 } } { "T80s.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 87 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1700349114872 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1700349114872 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst144 inst144~_emulated inst144~1 " "Register \"inst144\" is converted into an equivalent circuit using register \"inst144~_emulated\" and latch \"inst144~1\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 10824 -5808 -5744 10904 "inst144" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700349114874 "|SUPER_IO_BOARD|inst144"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1700349114874 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700349127380 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "51 " "51 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700349153870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700349155059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700349155059 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll01_50_altpll1.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/pll01_50_altpll1.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll01_50.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -984 -6232 -5992 -792 "inst4" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1700349155471 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4827 " "Implemented 4827 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700349156105 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700349156105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4681 " "Implemented 4681 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700349156105 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700349156105 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1700349156105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700349156105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700349156300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 15:12:36 2023 " "Processing ended: Sat Nov 18 15:12:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700349156300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700349156300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700349156300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700349156300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700349160560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700349160561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 15:12:38 2023 " "Processing started: Sat Nov 18 15:12:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700349160561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700349160561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SUPER_IO_BOARD -c SUPER_IO_BOARD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SUPER_IO_BOARD -c SUPER_IO_BOARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700349160562 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700349161189 ""}
{ "Info" "0" "" "Project  = SUPER_IO_BOARD" {  } {  } 0 0 "Project  = SUPER_IO_BOARD" 0 0 "Fitter" 0 0 1700349161191 ""}
{ "Info" "0" "" "Revision = SUPER_IO_BOARD" {  } {  } 0 0 "Revision = SUPER_IO_BOARD" 0 0 "Fitter" 0 0 1700349161192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700349161529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700349161530 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SUPER_IO_BOARD EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"SUPER_IO_BOARD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700349161619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700349161730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700349161730 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll01_50_altpll1.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/pll01_50_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1700349161854 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "21mux:inst294\|5 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for 21mux:inst294\|5 port" {  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1700349161854 ""}  } { { "db/pll01_50_altpll1.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/pll01_50_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1700349161854 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700349162177 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700349162201 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700349162750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700349162750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700349162750 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700349162750 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 7953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700349162791 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700349162791 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700349162792 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700349162792 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700349162792 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700349162806 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1700349162979 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "208 " "The Timing Analyzer is analyzing 208 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1700349166080 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SUPER_IO_BOARD.sdc " "Synopsys Design Constraints File file not found: 'SUPER_IO_BOARD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700349166092 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700349166094 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700349166122 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700349166287 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700349166293 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700349166298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "21mux:inst294\|5 (placed in counter C1 of PLL_2) " "Automatically promoted node 21mux:inst294\|5 (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700349167156 ""}  } { { "db/pll01_50_altpll1.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/pll01_50_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700349167156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node CLK_50~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700349167156 ""}  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -936 -6456 -6280 -920 "CLK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 7917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700349167156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700349167156 ""}  } { { "db/pll01_50_altpll1.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/pll01_50_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700349167156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Microcomputer:inst\|cpuClock  " "Automatically promoted node Microcomputer:inst\|cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700349167157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|WR_n " "Destination node Microcomputer:inst\|T80s:cpu1\|WR_n" {  } { { "T80s.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|RD_n " "Destination node Microcomputer:inst\|T80s:cpu1\|RD_n" {  } { { "T80s.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[0\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[0\]" {  } { { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[1\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[1\]" {  } { { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[2\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[2\]" {  } { { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[3\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[3\]" {  } { { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[4\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[4\]" {  } { { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[5\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[5\]" {  } { { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[6\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[6\]" {  } { { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[7\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[7\]" {  } { { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1700349167157 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700349167157 ""}  } { { "microcomputer.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/microcomputer.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700349167157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "Automatically promoted node Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700349167158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_comb_bita8 " "Destination node Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_comb_bita8" {  } { { "db/cntr_rqh.tdf" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/cntr_rqh.tdf" 72 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167158 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700349167158 ""}  } { { "db/cntr_rqh.tdf" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/cntr_rqh.tdf" 192 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700349167158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst7  " "Automatically promoted node inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700349167159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst159\[0\]~4 " "Destination node inst159\[0\]~4" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3472 -6072 -6024 3504 "inst159" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst159\[0\]~22 " "Destination node inst159\[0\]~22" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3472 -6072 -6024 3504 "inst159" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 5233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst264\|10~6 " "Destination node 74244:inst264\|10~6" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst79\[4\]~2 " "Destination node inst79\[4\]~2" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 1816 -6192 -6144 1848 "inst79" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst79\[0\]~5 " "Destination node inst79\[0\]~5" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 1816 -6192 -6144 1848 "inst79" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst79\[6\]~8 " "Destination node inst79\[6\]~8" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 1816 -6192 -6144 1848 "inst79" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|11~1 " "Destination node 74244:inst255\|11~1" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|31~2 " "Destination node 74244:inst255\|31~2" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst264\|6~4 " "Destination node 74244:inst264\|6~4" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst159\[7\]~18 " "Destination node inst159\[7\]~18" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3472 -6072 -6024 3504 "inst159" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700349167159 ""}  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 1896 -6800 -6736 1944 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700349167159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "Automatically promoted node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700349167160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[0\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[0\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[1\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[1\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[2\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[2\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[3\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[3\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[4\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[4\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[5\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[5\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[6\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[6\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[7\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[7\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[8\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[8\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[9\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[9\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1700349167160 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700349167160 ""}  } { { "debounce.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/debounce.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700349167160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst257  " "Automatically promoted node inst257 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700349167161 ""}  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 5832 -5792 -5728 5880 "inst257" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700349167161 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst93  " "Automatically promoted node inst93 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700349167161 ""}  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 7184 -5936 -5872 7232 "inst93" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700349167161 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15~0  " "Automatically promoted node inst15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700349167161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|11~1 " "Destination node 74244:inst255\|11~1" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|31~2 " "Destination node 74244:inst255\|31~2" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|36~2 " "Destination node 74244:inst255\|36~2" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700349167161 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700349167161 ""}  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4344 -6024 -5960 4392 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700349167161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700349169559 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700349169572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700349169573 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700349169592 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700349169626 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700349169654 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700349169654 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700349169666 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700349170386 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700349170393 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700349170393 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700349170719 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700349170753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700349172565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700349175655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700349175751 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700349193979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700349193979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700349195750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 8.8% " "3e+03 ns of routing delay (approximately 8.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1700349205269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700349207948 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700349207948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700349238788 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700349238788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:42 " "Fitter routing operations ending: elapsed time is 00:00:42" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700349238796 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.87 " "Total time spent on timing analysis during the Fitter is 14.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700349239248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700349239341 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700349240985 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700349240991 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700349243109 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700349246764 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "53 Cyclone IV E " "53 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI0 3.3-V LVTTL D11 " "Pin S100_DI0 uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI0" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 144 -4784 -4608 160 "S100_DI0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI1 3.3-V LVTTL F10 " "Pin S100_DI1 uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI1" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 176 -4784 -4608 192 "S100_DI1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI2 3.3-V LVTTL B13 " "Pin S100_DI2 uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI2" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 208 -4784 -4608 224 "S100_DI2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI3 3.3-V LVTTL B12 " "Pin S100_DI3 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI3 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI3" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 240 -4784 -4608 256 "S100_DI3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI4 3.3-V LVTTL A11 " "Pin S100_DI4 uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI4 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI4" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 272 -4784 -4608 288 "S100_DI4" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI5 3.3-V LVTTL A10 " "Pin S100_DI5 uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI5 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI5" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 296 -4784 -4608 312 "S100_DI5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI6 3.3-V LVTTL C9 " "Pin S100_DI6 uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI6 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI6" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 320 -4784 -4608 336 "S100_DI6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI7 3.3-V LVTTL C8 " "Pin S100_DI7 uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI7 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI7" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 352 -4784 -4608 368 "S100_DI7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RTC_SPI_SI 3.3-V LVTTL F8 " "Pin RTC_SPI_SI uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RTC_SPI_SI } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC_SPI_SI" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 8512 -6208 -6032 8528 "RTC_SPI_SI" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_S100_SERIAL_PORTS- 3.3-V LVTTL E8 " "Pin FPGA_S100_SERIAL_PORTS- uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_S100_SERIAL_PORTS- } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_S100_SERIAL_PORTS-" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 13648 -7000 -6752 13664 "FPGA_S100_SERIAL_PORTS-" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_sOUT 3.3-V LVTTL K6 " "Pin S100_sOUT uses I/O standard 3.3-V LVTTL at K6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_sOUT } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_sOUT" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 368 -6136 -5960 384 "S100_sOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_pWR- 3.3-V LVTTL F6 " "Pin S100_pWR- uses I/O standard 3.3-V LVTTL at F6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_pWR- } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_pWR-" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 328 -6144 -5968 344 "S100_pWR-" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A3 3.3-V LVTTL D5 " "Pin S100_A3 uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_A3 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A3" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 288 -6792 -6616 304 "S100_A3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_sINP 3.3-V LVTTL J6 " "Pin S100_sINP uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_sINP } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_sINP" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 280 -6152 -5976 296 "S100_sINP" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_HIGH_ADDRESS_LINES- 3.3-V LVTTL J12 " "Pin S100_HIGH_ADDRESS_LINES- uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_HIGH_ADDRESS_LINES- } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_HIGH_ADDRESS_LINES-" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 136 -6760 -6504 152 "S100_HIGH_ADDRESS_LINES-" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A1 3.3-V LVTTL B8 " "Pin S100_A1 uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_A1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A1" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 256 -6816 -6640 272 "S100_A1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A0 3.3-V LVTTL A7 " "Pin S100_A0 uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_A0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A0" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 240 -6816 -6640 256 "S100_A0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A2 3.3-V LVTTL B9 " "Pin S100_A2 uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_A2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A2" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 272 -6792 -6616 288 "S100_A2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_UART_8255_SELECT- 3.3-V LVTTL D6 " "Pin FPGA_UART_8255_SELECT- uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_UART_8255_SELECT- } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_UART_8255_SELECT-" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 20368 -6904 -6664 20384 "FPGA_UART_8255_SELECT-" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_INTERFACE_PORTS- 3.3-V LVTTL G11 " "Pin FPGA_INTERFACE_PORTS- uses I/O standard 3.3-V LVTTL at G11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_INTERFACE_PORTS- } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_INTERFACE_PORTS-" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 5704 -7200 -6960 5720 "FPGA_INTERFACE_PORTS-" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_pDBIN 3.3-V LVTTL F7 " "Pin S100_pDBIN uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_pDBIN } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_pDBIN" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 248 -6144 -5968 264 "S100_pDBIN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_SPI_I2C_PORTS- 3.3-V LVTTL E9 " "Pin FPGA_SPI_I2C_PORTS- uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_SPI_I2C_PORTS- } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_I2C_PORTS-" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 22176 -6832 -6624 22192 "FPGA_SPI_I2C_PORTS-" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_PRN_BUSY 3.3-V LVTTL N16 " "Pin FPGA_IN_PRN_BUSY uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_PRN_BUSY } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_PRN_BUSY" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 10728 -5664 -5448 10744 "FPGA_IN_PRN_BUSY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BOARD_RESET- 3.3-V LVTTL C3 " "Pin FPGA_BOARD_RESET- uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_BOARD_RESET- } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BOARD_RESET-" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -680 -4848 -4632 -664 "FPGA_BOARD_RESET-" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50 3.3-V LVTTL E16 " "Pin CLK_50 uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CLK_50 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -936 -6456 -6280 -920 "CLK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO1 3.3-V LVTTL E11 " "Pin S100_DO1 uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO1" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 160 -4392 -4216 176 "S100_DO1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO0 3.3-V LVTTL B14 " "Pin S100_DO0 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO0" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 128 -4392 -4216 144 "S100_DO0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO2 3.3-V LVTTL A14 " "Pin S100_DO2 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO2" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 192 -4392 -4216 208 "S100_DO2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO3 3.3-V LVTTL A13 " "Pin S100_DO3 uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO3 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO3" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 232 -4400 -4224 248 "S100_DO3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_PRN_ACK 3.3-V LVTTL L16 " "Pin FPGA_IN_PRN_ACK uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_PRN_ACK } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_PRN_ACK" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 10976 -6040 -5832 10992 "FPGA_IN_PRN_ACK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO7 3.3-V LVTTL D8 " "Pin S100_DO7 uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO7 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO7" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 368 -4392 -4216 384 "S100_DO7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DFP_BUSY 3.3-V LVTTL N13 " "Pin DFP_BUSY uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DFP_BUSY } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DFP_BUSY" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 17832 -5096 -4920 17848 "DFP_BUSY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MONITOR_TX 3.3-V LVTTL P6 " "Pin MONITOR_TX uses I/O standard 3.3-V LVTTL at P6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MONITOR_TX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MONITOR_TX" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2928 -7128 -6952 2944 "MONITOR_TX" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FX_SOUND_PORT_TX 3.3-V LVTTL L7 " "Pin FX_SOUND_PORT_TX uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FX_SOUND_PORT_TX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FX_SOUND_PORT_TX" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 16000 -7232 -7016 16016 "FX_SOUND_PORT_TX" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DFP_SOUND_PORT_TX 3.3-V LVTTL F15 " "Pin DFP_SOUND_PORT_TX uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DFP_SOUND_PORT_TX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DFP_SOUND_PORT_TX" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 17592 -7144 -6920 17608 "DFP_SOUND_PORT_TX" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "WIFI_TX 3.3-V LVTTL D15 " "Pin WIFI_TX uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WIFI_TX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WIFI_TX" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 19120 -6888 -6720 19136 "WIFI_TX" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_SERIAL_TX_A 3.3-V LVTTL L6 " "Pin FPGA_SERIAL_TX_A uses I/O standard 3.3-V LVTTL at L6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_SERIAL_TX_A } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SERIAL_TX_A" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 20992 -6792 -6592 21008 "FPGA_SERIAL_TX_A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB_PORT_TX 3.3-V LVTTL G2 " "Pin USB_PORT_TX uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { USB_PORT_TX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_PORT_TX" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 14384 -6856 -6680 14400 "USB_PORT_TX" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_SPEECH_RX 3.3-V LVTTL L2 " "Pin FPGA_SPEECH_RX uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_SPEECH_RX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPEECH_RX" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 21048 -2832 -2640 21064 "FPGA_SPEECH_RX" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP4 3.3-V LVTTL K9 " "Pin FPGA_IN_DIP4 uses I/O standard 3.3-V LVTTL at K9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP4 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP4" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4464 -5800 -5624 4480 "FPGA_IN_DIP4" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP2 3.3-V LVTTL R3 " "Pin FPGA_IN_DIP2 uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP2" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4240 -5752 -5576 4256 "FPGA_IN_DIP2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO5 3.3-V LVTTL B11 " "Pin S100_DO5 uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO5 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO5" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 304 -4392 -4216 320 "S100_DO5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO4 3.3-V LVTTL A12 " "Pin S100_DO4 uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO4 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO4" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 264 -4392 -4216 280 "S100_DO4" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP3 3.3-V LVTTL M9 " "Pin FPGA_IN_DIP3 uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP3 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP3" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4344 -5752 -5576 4360 "FPGA_IN_DIP3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP7 3.3-V LVTTL M6 " "Pin FPGA_IN_DIP7 uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP7 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP7" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4776 -5752 -5584 4792 "FPGA_IN_DIP7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO6 3.3-V LVTTL D9 " "Pin S100_DO6 uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO6 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO6" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 328 -4392 -4216 344 "S100_DO6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP1 3.3-V LVTTL R4 " "Pin FPGA_IN_DIP1 uses I/O standard 3.3-V LVTTL at R4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP1" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4104 -5752 -5576 4120 "FPGA_IN_DIP1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP0 3.3-V LVTTL R5 " "Pin FPGA_IN_DIP0 uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP0" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3984 -6256 -6080 4000 "FPGA_IN_DIP0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP6 3.3-V LVTTL M7 " "Pin FPGA_IN_DIP6 uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP6 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP6" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4680 -5760 -5592 4696 "FPGA_IN_DIP6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP5 3.3-V LVTTL L8 " "Pin FPGA_IN_DIP5 uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP5 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP5" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4568 -5760 -5592 4584 "FPGA_IN_DIP5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RTC_SPI_SO 3.3-V LVTTL F9 " "Pin RTC_SPI_SO uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RTC_SPI_SO } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC_SPI_SO" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 8704 -6992 -6816 8720 "RTC_SPI_SO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_PS2_CLK 3.3-V LVTTL T8 " "Pin FPGA_IN_PS2_CLK uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_PS2_CLK } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_PS2_CLK" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 12760 -6984 -6784 12776 "FPGA_IN_PS2_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_PS2_DATA 3.3-V LVTTL T7 " "Pin FPGA_IN_PS2_DATA uses I/O standard 3.3-V LVTTL at T7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_PS2_DATA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_PS2_DATA" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 12808 -7000 -6792 12824 "FPGA_IN_PS2_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700349247709 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1700349247709 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/output_files/SUPER_IO_BOARD.fit.smsg " "Generated suppressed messages file C:/Users/zoggi/Downloads/SUPER_IO_BOARD/output_files/SUPER_IO_BOARD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700349248337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5504 " "Peak virtual memory: 5504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700349251366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 15:14:11 2023 " "Processing ended: Sat Nov 18 15:14:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700349251366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700349251366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700349251366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700349251366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700349254711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700349254712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 15:14:14 2023 " "Processing started: Sat Nov 18 15:14:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700349254712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700349254712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SUPER_IO_BOARD -c SUPER_IO_BOARD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SUPER_IO_BOARD -c SUPER_IO_BOARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700349254713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1700349255832 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1700349256934 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700349256989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700349257530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 15:14:17 2023 " "Processing ended: Sat Nov 18 15:14:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700349257530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700349257530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700349257530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700349257530 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700349258416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700349260857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700349260859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 15:14:19 2023 " "Processing started: Sat Nov 18 15:14:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700349260859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700349260859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SUPER_IO_BOARD -c SUPER_IO_BOARD " "Command: quartus_sta SUPER_IO_BOARD -c SUPER_IO_BOARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700349260859 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700349261314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700349261992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700349261992 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349262107 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349262108 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "208 " "The Timing Analyzer is analyzing 208 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1700349262829 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SUPER_IO_BOARD.sdc " "Synopsys Design Constraints File file not found: 'SUPER_IO_BOARD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700349263137 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349263137 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50 CLK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50 CLK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1700349263156 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1700349263156 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1700349263156 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700349263156 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349263157 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Microcomputer:inst\|cpuClock Microcomputer:inst\|cpuClock " "create_clock -period 1.000 -name Microcomputer:inst\|cpuClock Microcomputer:inst\|cpuClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700349263167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_INTERFACE_PORTS- FPGA_INTERFACE_PORTS- " "create_clock -period 1.000 -name FPGA_INTERFACE_PORTS- FPGA_INTERFACE_PORTS-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700349263167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|IORQ_n Microcomputer:inst\|T80s:cpu1\|IORQ_n " "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|IORQ_n Microcomputer:inst\|T80s:cpu1\|IORQ_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700349263167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700349263167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_BOARD_RESET- FPGA_BOARD_RESET- " "create_clock -period 1.000 -name FPGA_BOARD_RESET- FPGA_BOARD_RESET-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700349263167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_S100_SERIAL_PORTS- FPGA_S100_SERIAL_PORTS- " "create_clock -period 1.000 -name FPGA_S100_SERIAL_PORTS- FPGA_S100_SERIAL_PORTS-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700349263167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|MREQ_n Microcomputer:inst\|T80s:cpu1\|MREQ_n " "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|MREQ_n Microcomputer:inst\|T80s:cpu1\|MREQ_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700349263167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_UART_8255_SELECT- FPGA_UART_8255_SELECT- " "create_clock -period 1.000 -name FPGA_UART_8255_SELECT- FPGA_UART_8255_SELECT-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700349263167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_SPI_I2C_PORTS- FPGA_SPI_I2C_PORTS- " "create_clock -period 1.000 -name FPGA_SPI_I2C_PORTS- FPGA_SPI_I2C_PORTS-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700349263167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700349263167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37\|ascii_new ps2_keyboard_to_ascii:inst37\|ascii_new " "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37\|ascii_new ps2_keyboard_to_ascii:inst37\|ascii_new" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700349263167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700349263167 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700349263167 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700349263238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700349263251 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700349263258 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700349263305 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700349263971 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700349263971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.795 " "Worst-case setup slack is -13.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349263996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349263996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.795           -3643.878 Microcomputer:inst\|cpuClock  " "  -13.795           -3643.878 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349263996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.080           -1134.197 CLK_50  " "   -6.080           -1134.197 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349263996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.362            -328.401 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -5.362            -328.401 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349263996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.318            -155.799 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -5.318            -155.799 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349263996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.891              -5.266 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -3.891              -5.266 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349263996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.115             -33.836 FPGA_S100_SERIAL_PORTS-  " "   -2.115             -33.836 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349263996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.108             -59.653 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -2.108             -59.653 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349263996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.004             -14.557 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.004             -14.557 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349263996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.573             -18.893 FPGA_UART_8255_SELECT-  " "   -1.573             -18.893 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349263996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743              -1.799 FPGA_SPI_I2C_PORTS-  " "   -0.743              -1.799 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349263996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212              -1.136 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.212              -1.136 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349263996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.523               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   46.523               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349263996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349263996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.937 " "Worst-case hold slack is -1.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.937             -16.610 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.937             -16.610 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.556              -1.538 Microcomputer:inst\|cpuClock  " "   -0.556              -1.538 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403              -2.670 FPGA_SPI_I2C_PORTS-  " "   -0.403              -2.670 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.226              -1.771 FPGA_S100_SERIAL_PORTS-  " "   -0.226              -1.771 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.134              -0.258 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -0.134              -0.258 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 CLK_50  " "    0.063               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 FPGA_UART_8255_SELECT-  " "    0.078               0.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.487               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.555               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "    0.585               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.724               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.724               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.737               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349264100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.628 " "Worst-case recovery slack is -5.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.628             -15.786 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -5.628             -15.786 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.325            -721.119 Microcomputer:inst\|cpuClock  " "   -5.325            -721.119 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.849             -22.871 FPGA_INTERFACE_PORTS-  " "   -4.849             -22.871 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.805            -117.081 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -4.805            -117.081 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.693              -3.693 FPGA_BOARD_RESET-  " "   -3.693              -3.693 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.227             -16.837 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -3.227             -16.837 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.625            -123.696 FPGA_S100_SERIAL_PORTS-  " "   -2.625            -123.696 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.239             -50.930 FPGA_UART_8255_SELECT-  " "   -2.239             -50.930 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.858              -1.858 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.858              -1.858 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.770             -73.619 CLK_50  " "   -1.770             -73.619 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369              -7.876 FPGA_SPI_I2C_PORTS-  " "   -1.369              -7.876 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349264175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.977 " "Worst-case removal slack is -2.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.977             -35.694 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -2.977             -35.694 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -0.488 FPGA_SPI_I2C_PORTS-  " "   -0.087              -0.488 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 FPGA_INTERFACE_PORTS-  " "    0.101               0.000 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 FPGA_S100_SERIAL_PORTS-  " "    0.102               0.000 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 FPGA_UART_8255_SELECT-  " "    0.122               0.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    0.571               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.325               0.000 FPGA_BOARD_RESET-  " "    1.325               0.000 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.381               0.000 Microcomputer:inst\|cpuClock  " "    1.381               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.478               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new  " "    1.478               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.636               0.000 CLK_50  " "    1.636               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.879               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    1.879               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349264244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.396 FPGA_INTERFACE_PORTS-  " "   -3.000             -19.396 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 FPGA_BOARD_RESET-  " "   -3.000              -4.487 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_S100_SERIAL_PORTS-  " "   -3.000              -3.000 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_SPI_I2C_PORTS-  " "   -3.000              -3.000 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_UART_8255_SELECT-  " "   -3.000              -3.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.178            -225.795 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -2.178            -225.795 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -514.502 Microcomputer:inst\|cpuClock  " "   -1.487            -514.502 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.487             -16.357 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.487              -5.948 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.487              -1.487 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.598               0.000 CLK_50  " "    9.598               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.715               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   24.715               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.718               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.718               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349264264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349264264 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1700349266348 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700349266348 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700349266392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700349266493 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700349268725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700349269552 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700349269670 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700349269670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.891 " "Worst-case setup slack is -12.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.891           -3409.070 Microcomputer:inst\|cpuClock  " "  -12.891           -3409.070 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.834           -1010.907 CLK_50  " "   -5.834           -1010.907 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.100            -149.732 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -5.100            -149.732 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.034            -304.919 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -5.034            -304.919 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.565              -4.612 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -3.565              -4.612 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.925             -56.215 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -1.925             -56.215 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.808             -25.299 FPGA_S100_SERIAL_PORTS-  " "   -1.808             -25.299 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.586             -11.204 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.586             -11.204 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.347             -13.693 FPGA_UART_8255_SELECT-  " "   -1.347             -13.693 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.639              -1.011 FPGA_SPI_I2C_PORTS-  " "   -0.639              -1.011 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219              -0.632 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.219              -0.632 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.928               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   46.928               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349269701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.918 " "Worst-case hold slack is -1.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.918             -16.158 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.918             -16.158 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.528              -3.545 FPGA_SPI_I2C_PORTS-  " "   -0.528              -3.545 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -1.133 Microcomputer:inst\|cpuClock  " "   -0.452              -1.133 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372              -3.030 FPGA_S100_SERIAL_PORTS-  " "   -0.372              -3.030 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123              -0.237 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -0.123              -0.237 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.165 FPGA_UART_8255_SELECT-  " "   -0.093              -0.165 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 CLK_50  " "    0.091               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.430               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.494               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "    0.533               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.667               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.685               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349269785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.171 " "Worst-case recovery slack is -5.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.171             -14.300 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -5.171             -14.300 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.995            -678.282 Microcomputer:inst\|cpuClock  " "   -4.995            -678.282 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.622             -22.873 FPGA_INTERFACE_PORTS-  " "   -4.622             -22.873 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.484            -114.303 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -4.484            -114.303 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.427              -3.427 FPGA_BOARD_RESET-  " "   -3.427              -3.427 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.972             -17.203 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -2.972             -17.203 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.272             -94.118 FPGA_S100_SERIAL_PORTS-  " "   -2.272             -94.118 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.940             -38.523 FPGA_UART_8255_SELECT-  " "   -1.940             -38.523 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.610              -1.610 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.610              -1.610 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.581             -65.822 CLK_50  " "   -1.581             -65.822 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.058              -5.322 FPGA_SPI_I2C_PORTS-  " "   -1.058              -5.322 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349269861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.758 " "Worst-case removal slack is -2.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.758             -36.968 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -2.758             -36.968 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -0.828 FPGA_SPI_I2C_PORTS-  " "   -0.144              -0.828 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 FPGA_S100_SERIAL_PORTS-  " "    0.025               0.000 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 FPGA_INTERFACE_PORTS-  " "    0.056               0.000 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 FPGA_UART_8255_SELECT-  " "    0.070               0.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    0.519               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.156               0.000 Microcomputer:inst\|cpuClock  " "    1.156               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.221               0.000 FPGA_BOARD_RESET-  " "    1.221               0.000 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.350               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new  " "    1.350               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 CLK_50  " "    1.599               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.678               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    1.678               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349269934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.478 FPGA_INTERFACE_PORTS-  " "   -3.000             -19.478 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.527 FPGA_BOARD_RESET-  " "   -3.000              -4.527 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_S100_SERIAL_PORTS-  " "   -3.000              -3.000 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_SPI_I2C_PORTS-  " "   -3.000              -3.000 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_UART_8255_SELECT-  " "   -3.000              -3.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.094            -203.105 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -2.094            -203.105 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -517.792 Microcomputer:inst\|cpuClock  " "   -1.487            -517.792 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.487             -16.357 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -6.042 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.487              -6.042 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.487              -1.487 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.595               0.000 CLK_50  " "    9.595               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.716               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   24.716               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.716               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.716               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349269970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349269970 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1700349272302 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700349272302 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700349272354 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700349272978 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700349273025 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700349273025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.398 " "Worst-case setup slack is -5.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.398           -1379.521 Microcomputer:inst\|cpuClock  " "   -5.398           -1379.521 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.313            -631.735 CLK_50  " "   -2.313            -631.735 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002             -46.879 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -2.002             -46.879 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.887              -1.887 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.887              -1.887 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701             -94.446 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.701             -94.446 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847              -6.111 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.847              -6.111 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507              -0.649 FPGA_S100_SERIAL_PORTS-  " "   -0.507              -0.649 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.398             -10.727 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -0.398             -10.727 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219              -0.470 FPGA_UART_8255_SELECT-  " "   -0.219              -0.470 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 FPGA_SPI_I2C_PORTS-  " "    0.145               0.000 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.362               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.453               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   48.453               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349273075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.727 " "Worst-case hold slack is -0.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.727              -5.759 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -0.727              -5.759 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -0.906 Microcomputer:inst\|cpuClock  " "   -0.290              -0.906 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -0.346 FPGA_SPI_I2C_PORTS-  " "   -0.062              -0.346 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 FPGA_S100_SERIAL_PORTS-  " "    0.039               0.000 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 CLK_50  " "    0.081               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    0.135               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 FPGA_UART_8255_SELECT-  " "    0.166               0.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.203               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "    0.209               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.280               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.291               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.293               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349273164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.749 " "Worst-case recovery slack is -2.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.749              -8.064 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -2.749              -8.064 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.095            -273.004 Microcomputer:inst\|cpuClock  " "   -2.095            -273.004 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.760             -43.253 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.760             -43.253 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.605              -4.408 FPGA_INTERFACE_PORTS-  " "   -1.605              -4.408 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.596             -94.247 FPGA_S100_SERIAL_PORTS-  " "   -1.596             -94.247 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.354             -39.590 FPGA_UART_8255_SELECT-  " "   -1.354             -39.590 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.205              -1.205 FPGA_BOARD_RESET-  " "   -1.205              -1.205 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.042              -7.094 FPGA_SPI_I2C_PORTS-  " "   -1.042              -7.094 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.024              -1.024 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.024              -1.024 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.017             -42.662 CLK_50  " "   -1.017             -42.662 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.977              -2.004 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -0.977              -2.004 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349273242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.062 " "Worst-case removal slack is -1.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.062              -3.398 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.062              -3.398 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128              -0.256 FPGA_INTERFACE_PORTS-  " "   -0.128              -0.256 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.046 FPGA_SPI_I2C_PORTS-  " "   -0.013              -0.046 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 FPGA_UART_8255_SELECT-  " "    0.081               0.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 FPGA_S100_SERIAL_PORTS-  " "    0.086               0.000 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    0.493               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new  " "    0.534               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 FPGA_BOARD_RESET-  " "    0.541               0.000 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 Microcomputer:inst\|cpuClock  " "    0.547               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 CLK_50  " "    0.569               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.804               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349273302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.139 FPGA_S100_SERIAL_PORTS-  " "   -3.000             -29.139 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.744 FPGA_INTERFACE_PORTS-  " "   -3.000             -20.744 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.197 FPGA_UART_8255_SELECT-  " "   -3.000             -15.197 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.721 FPGA_SPI_I2C_PORTS-  " "   -3.000              -6.721 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.551 FPGA_BOARD_RESET-  " "   -3.000              -4.551 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -346.000 Microcomputer:inst\|cpuClock  " "   -1.000            -346.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -80.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.000             -80.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.410 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.000             -46.410 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -34.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -1.000             -34.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.000             -11.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.000              -4.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.000              -1.000 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.199               0.000 CLK_50  " "    9.199               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.798               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   24.798               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.798               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.798               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700349273347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700349273347 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1700349276557 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700349276557 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700349277737 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700349277752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700349278500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 15:14:38 2023 " "Processing ended: Sat Nov 18 15:14:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700349278500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700349278500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700349278500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700349278500 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus Prime Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700349280210 ""}
