INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:14:06 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.371ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_port_idx_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.450ns period=4.900ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_1_q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.450ns period=4.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.900ns  (clk rise@4.900ns - clk rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.662ns (33.810%)  route 3.254ns (66.190%))
  Logic Levels:           14  (CARRY4=5 LUT2=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.383 - 4.900 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3331, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X40Y79         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_port_idx_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/ldq_port_idx_1_q_reg[0]/Q
                         net (fo=24, routed)          0.423     1.185    lsq3/handshake_lsq_lsq3_core/ldq_port_idx_1_q_reg[0]_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I1_O)        0.043     1.228 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_23__0/O
                         net (fo=1, routed)           0.000     1.228    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_23__0_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.485 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.485    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_6__0_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.534 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     1.534    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_7__0_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.687 f  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_5__0/O[1]
                         net (fo=1, routed)           0.505     2.191    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[9]
    SLICE_X43Y80         LUT4 (Prop_lut4_I0_O)        0.119     2.310 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_i_3__0/O
                         net (fo=35, routed)          0.317     2.628    lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_i_3__0_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.043     2.671 r  lsq3/handshake_lsq_lsq3_core/i__i_7/O
                         net (fo=1, routed)           0.152     2.822    lsq3/handshake_lsq_lsq3_core/i__i_7_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I4_O)        0.043     2.865 r  lsq3/handshake_lsq_lsq3_core/i__i_2/O
                         net (fo=5, routed)           0.233     3.099    lsq3/handshake_lsq_lsq3_core/lsq3_ldData_0_valid
    SLICE_X44Y78         LUT4 (Prop_lut4_I0_O)        0.043     3.142 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18/O
                         net (fo=16, routed)          0.198     3.339    lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18_n_0
    SLICE_X45Y78         LUT4 (Prop_lut4_I3_O)        0.043     3.382 r  lsq3/handshake_lsq_lsq3_core/stq_data_5_q[31]_i_3__0/O
                         net (fo=3, routed)           0.419     3.801    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_5_1
    SLICE_X47Y78         LUT4 (Prop_lut4_I0_O)        0.043     3.844 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q[31]_i_11__0/O
                         net (fo=1, routed)           0.000     3.844    lsq3/handshake_lsq_lsq3_core/stq_data_4_q[31]_i_11__0_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     4.101 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     4.101    lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3__0_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.254 f  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_7/O[1]
                         net (fo=1, routed)           0.399     4.653    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_110_out[9]
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.119     4.772 r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q[31]_i_2__0/O
                         net (fo=34, routed)          0.254     5.026    lsq3/handshake_lsq_lsq3_core/stq_data_wen_1
    SLICE_X53Y77         LUT2 (Prop_lut2_I0_O)        0.043     5.069 r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q[31]_i_1__0/O
                         net (fo=32, routed)          0.354     5.424    lsq3/handshake_lsq_lsq3_core/stq_data_1_q[31]_i_1__0_n_0
    SLICE_X52Y77         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.900     4.900 r  
                                                      0.000     4.900 r  clk (IN)
                         net (fo=3331, unset)         0.483     5.383    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X52Y77         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q_reg[22]/C
                         clock pessimism              0.000     5.383    
                         clock uncertainty           -0.035     5.347    
    SLICE_X52Y77         FDRE (Setup_fdre_C_R)       -0.295     5.052    lsq3/handshake_lsq_lsq3_core/stq_data_1_q_reg[22]
  -------------------------------------------------------------------
                         required time                          5.052    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                 -0.371    




