/*
 * Copyright (C) 2020-2022  GreenWaves Technologies, ETH Zurich, University of Bologna
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

/* 
 * Authors: Francesco Conti, University of Bologna & GreenWaves Technologies (f.conti@unibo.it)
 *          Germain Haugou, GreenWaves Technologies (germain.haugou@greenwaves-technologies.com)
 *          Arpan Suravi Prasad, ETH Zurich (prasadar@iis.ee.ethz.ch)
 */

#ifndef __NEUREKA_HPP__
#define __NEUREKA_HPP__

#include <vp/vp.hpp>
#include <vp/itf/io.hpp>
#include <iostream>
#include <fstream>
#include <iomanip>
#include <cstdlib>
#include <assert.h>
#include <string>
#include <bitset>
#include "xtensor/xarray.hpp"
#include "xtensor/xio.hpp"
#include "xtensor/xview.hpp"
#include "xtensor/xindex_view.hpp"
#include "xtensor/xrandom.hpp"
#include "xtensor/xadapt.hpp"
#include "xtensor/xvectorize.hpp"
#include "xtensor/xpad.hpp"

#define NEUREKA_REG_WEIGHTS_PTR       0
#define NEUREKA_REG_INFEAT_PTR        1
#define NEUREKA_REG_OUTFEAT_PTR       2
#define NEUREKA_REG_SCALE_PTR         3
#define NEUREKA_REG_SCALE_SHIFT_PTR   4
#define NEUREKA_REG_SCALE_BIAS_PTR    5
#define NEUREKA_REG_INFEAT_D0_STRIDE  6
#define NEUREKA_REG_INFEAT_D1_STRIDE  7
#define NEUREKA_REG_INFEAT_D2_STRIDE  8
#define NEUREKA_REG_OUTFEAT_D0_STRIDE 9
#define NEUREKA_REG_OUTFEAT_D1_STRIDE 10
#define NEUREKA_REG_OUTFEAT_D2_STRIDE 11
#define NEUREKA_REG_WEIGHTS_D0_STRIDE 12
#define NEUREKA_REG_WEIGHTS_D1_STRIDE 13
#define NEUREKA_REG_WEIGHTS_D2_STRIDE 14
#define NEUREKA_REG_SUBTILE_REM0      15
#define NEUREKA_REG_SUBTILE_REM1      16
#define NEUREKA_REG_SUBTILE_REM2      17
#define NEUREKA_REG_SUBTILE_NB0       18
#define NEUREKA_REG_SUBTILE_NB1       19
#define NEUREKA_REG_PADDING           20
#define NEUREKA_REG_WEIGHT_OFFSET     21
#define NEUREKA_REG_FILTER_MASK       22
#define NEUREKA_REG_CONFIG0           23

#define NEUREKA_NB_REG 24

#define NEUREKA_SPECIAL_TRACE_REG NEUREKA_NB_REG
#define NEUREKA_SPECIAL_FORMAT_TRACE_REG NEUREKA_NB_REG+1
// #define DEFAULT_TRACE_LEVEL L0_CONFIG
#define DEFAULT_TRACE_LEVEL LEVEL_DEBUG

enum NeurekaState {
    IDLE,
    START,
    START_STREAMIN,
    STREAMIN_LOAD,
    LOAD_MATRIXVEC,
    STREAMIN,
    LOAD,
    MATRIXVEC,
    NORMQUANT_SHIFT,
    NORMQUANT_MULT,
    NORMQUANT_BIAS,
    STREAMOUT,
    END
};

enum NeurekaTraceLevel {
    L0_CONFIG,
    L1_ACTIV_INOUT,
    L2_DEBUG,
    L3_ALL
};

// forward definitions
class Neureka;

#define STREAM_MAX_WIDTH_BYTES 40

class NeurekaStreamAccess {
  public:
    NeurekaStreamAccess(
      Neureka *neureka,
      int base_addr,
      int d0_length,
      int d0_stride,
      int d1_length,
      int d1_stride,
      int d2_length,
      int d2_stride,
      bool debug = false
    );
    void reset_iteration();
    int iterate();
    void print_config();
    int get_base_addr();
    int get_d0_length();
    int get_d0_stride();
    int get_d1_length();
    int get_d1_stride();
    int get_d2_length();
    int get_d2_stride();

  protected:
    Neureka *neureka;
    int base_addr;
    int d0_length;
    int d0_stride;
    int d1_length;
    int d1_stride;
    int d2_length;
    int d2_stride;
    bool debug;
    // internal
    int current_addr;
    int ba;
    int la;
    int wa;
    int bc;
    int wc;
    int lc;
    int oc;
};

template <class T>
class NeurekaVectorLoad : public NeurekaStreamAccess {
  public:
    NeurekaVectorLoad(
      Neureka *_this,
      int base_addr,
      int d0_length,
      int d0_stride,
      int d1_length,
      int d1_stride,
      int d2_length,
      int d2_stride,
      bool debug
    );
    NeurekaVectorLoad();
    xt::xarray<T> ex(int width, bool w_demux, int64_t& cycles);
    void foo();
};

template <class T>
class NeurekaVectorStore : public NeurekaStreamAccess {
  public:
    NeurekaVectorStore(
      Neureka *_this,
      int base_addr,
      int d0_length,
      int d0_stride,
      int d1_length,
      int d1_stride,
      int d2_length,
      int d2_stride,
      bool debug
    );
    NeurekaVectorStore();
    xt::xarray<T> ex(xt::xarray<T> data, int width, int64_t& cycles, int32_t enable);
};

class Neureka : public vp::Component
{
    friend class Neureka_base;

public:
    Neureka(vp::ComponentConf &config);

    void reset(bool active);

    // were private before, but did not work with stream.hpp
    vp::IoReq io_req;
    vp::Trace trace;
    vp::IoMaster out;
    vp::IoMaster wmem_out;
    vp::reg_32 state;
    vp::reg_8 activity;
    NeurekaTraceLevel trace_level;
    int trace_format;

private:

    // HARDWARE parameters
    int TP_IN;
    int TP_IN_S;
    int TP_IN_LINEAR;
    int TP_OUT;
    int QA_IN;
    int QA_OUT;
    int H_SIZE;
    int W_SIZE;
    int NR_COLUMN;
    int COLUMN_SIZE;
    int BLOCK_SIZE;
    int F_BUFFER_SIZE;
    int FILTER_SIZE;
    int SHIFT_CYCLES;
    int NORMQUANT_NMULT;
    int OVERHEAD_LD_1X1;
    int OVERHEAD_LD_3X3;
    int OVERHEAD_MV;
    int QUANT_PER_CYCLE;

    static vp::IoReqStatus hwpe_slave(vp::Block *__this, vp::IoReq *req);

    // DEBUG settings
    bool fsm_traces;
    bool accum_traces;
    bool accum_traces_poststreamin;
    bool accum_traces_postmatrixvec;
    bool accum_traces_normquant;
    bool accum_traces_streamout;
    bool psum_block_traces;
    bool x_buffer_traces;
    bool x_buffer_traces_postload;
    bool binconv_traces;
    void debug_x_buffer();
    void debug_x_array();
    void debug_accum();
    void debug_psum_block();

    // EVENT handlers
    static void fsm_start_handler(vp::Block *__this, vp::ClockEvent *event);
    static void fsm_handler(vp::Block *__this, vp::ClockEvent *event);
    static void fsm_end_handler(vp::Block *__this, vp::ClockEvent *event);

    // MAIN FSM and LOOP
    int  fsm();
    void fsm_loop();
    //NeurekaState state;

    // REGISTER FILE member functions
    int  regfile_rd(int);
    void regfile_wr(int, int);
    void regfile_cxt();
    void commit();
    int  acquire();
    bool status();
    void printout();

    // REGISTER FILE and HWPE CTRL
    int  cxt0[NEUREKA_NB_REG];
    int  cxt1[NEUREKA_NB_REG];
    int  cxt_cfg_ptr;
    int  cxt_use_ptr;
    int  job_pending;
    int  job_state;
    unsigned char job_id;
    int cxt_job_id[2];
    char running_job_id;
    int  job_running;

    // REGISTER FILE configuration parameters
    int weights_ptr;
    int infeat_ptr;
    int outfeat_ptr;
    int scale_ptr;
    int scale_shift_ptr;
    int scale_bias_ptr;
    int infeat_d0_stride;
    int infeat_d1_stride;
    int infeat_d2_stride;
    int weights_d0_stride;
    int weights_d1_stride;
    int weights_d2_stride;
    int outfeat_d0_stride;
    int outfeat_d1_stride;
    int outfeat_d2_stride;
    int subtile_nb_ko;
    int subtile_rem_ko;
    int subtile_nb_ki;
    int subtile_rem_ki;
    int subtile_nb_ho;
    int subtile_rem_ho;
    int subtile_nb_wo;
    int subtile_rem_wo;
    int subtile_rem_hi;
    int subtile_rem_wi;
    int padding_top;
    int padding_right;
    int padding_bottom;
    int padding_left;
    int padding_value;
    int Wmin;
    bool norm_option_shift;
    bool norm_option_bias;
    int fs;
    int output_quant;
    int normalization_bits;
    int quantization_bits;
    int quantization_right_shift;
    bool use_relu;
    bool streamin;
    bool signed_activation;
    // int filter_mask_config;
    int filter_mask_top;
    int filter_mask_right;
    int filter_mask_bottom;
    int filter_mask_left;
    bool mode16;
    bool mode_linear;
    bool strided2x2;
    bool weight_demux;
    bool activation_prefetch;
    int qw;
    bool depthwise;
    int matrixvec_latency;
    int load_latency;

    // CONVENIENCE configuration
    int h_out;
    int w_out;
    int k_out;
    int k_in;
    int h_out_int;
    int w_out_int;
    int h_in_int;
    int w_in_int;
    int h_in;
    int w_in;
    int start_cycles;
    int end_cycles;


    // STATEFUL BUFFERS
    xt::xarray<int64_t> psum_block;  // partial sums at the output of a BinConv Block  (no actual storage in NEUREKA)
    xt::xarray<int64_t> psum_column; // partial sums at the output of a BinConv Column (no actual storage in NEUREKA)
    xt::xarray<int64_t> accum;       // accumulators (*actual storage* in NEUREKA)
    xt::xarray<int64_t> accum_save;
    xt::xarray<int8_t> x_buffer;    // feature buffer (*actual storage* in NEUREKA)
    xt::xarray<int8_t> x_buffer_linear; // feature buffer (*actual storage* in NEUREKA -- representation for linear case)
    xt::xarray<int8_t> x_array;     // reordered feature array (no actual storage in NEUREKA)
    xt::xarray<uint8_t> weight;      // input weight stream
    xt::xarray<uint8_t> dw_weight_buffer;//fake weight buffer to save dw weight without refetching it continuously

    // CLEAR
    void clear_all();
    void clear_accum();
    void clear_x_buffer();

    // STREAMIN
    void constant_setup();
    void streamin_setup();
    int  streamin_cycle();
    bool streamin_exit_idx();
    void streamin_update_idx();

    // LOAD
    void load_setup();
    int  load_cycle();
    int  load_cycle_linear();
    void load_do_padding();
    void load_do_extract();
    void load_filter_masking();
    bool load_exit_idx();
    void load_update_idx();

    // MATRIXVEC
    void depthwise_setup();
    void depthwise_update_idx();
    void weightoffs();
    void matrixvec_setup();
    void reset_dw_weight_buffer();
    int  matrixvec_cycle();
    bool matrixvec_exit_idx();
    void matrixvec_update_idx();
    bool matrixvec_to_load_idx();
    bool matrixvec_to_matrixvec_idx();
    // internal functions
    void __BinConvArray(xt::xarray<uint8_t>&, int, int, xt::xarray<int32_t>, xt::xarray<int32_t>, bool=false, bool=false, bool=false);
    void __weightoffs(int, xt::xarray<int32_t>, xt::xarray<int32_t>);
    
    // NORMQUANT
    void normquant_shift_setup();
    int  normquant_shift_cycle();
    void normquant_mult_setup();
    int  normquant_mult_cycle();
    bool normquant_mult_exit_idx();
    void normquant_mult_update_idx();
    void normquant_bias_setup();
    int  normquant_bias_cycle();
    bool normquant_bias_exit_idx();
    void normquant_bias_update_idx();
    
    // STREAMOUT
    void streamout_setup();
    int  streamout_cycle();
    bool streamout_exit_idx();
    void streamout_update_idx();
    bool streamout_to_end_idx();

    // INDEX
    void k_in_major_update_idx();
    void high_update_idx();
    void next_high_update_idx();

    // INDEX state
    int k_out_major;
    int i_major;
    int j_major;
    int k_in_major_iter;
    int k_in_major;
    int h_size_in;
    int w_size_in;
    int h_size_out;
    int w_size_out;
    int h_size_in_hw;
    int w_size_in_hw;
    int h_size_in_X_w_size_in;
    int h_size_out_X_w_size_out;
    int k_out_lim_dw;
    int dw_lim;
    int dw_iter;

    // INDEX next_iter
    int next_k_in_major;
    int next_k_out_major;
    int next_i_major;
    int next_j_major;
    int next_k_in_major_iter;


    // STREAMIN state
    int streamin_ij_out;
    NeurekaVectorLoad<uint8_t> vld_streamin;
    int streamin_i_out_iter;
    int streamin_i_out_lim;
    int streamin_j_out_iter;
    int streamin_j_out_lim;
    int streamin_k_out_iter;
    int streamin_k_out_lim;

    // LOAD state
    int load_fbuf_lim;
    int load_i_fbuf_lim;
    int load_j_fbuf_lim;
    int load_k_in_lim;
    std::vector<uint32_t> load_padding;
    int load_i_fbuf;
    int load_j_fbuf;
    NeurekaVectorLoad<uint8_t> vld_x;
    xt::xarray<int32_t> row_enable;

    // MATRIXVEC state
    int base_addr_W_dw;
    int base_addr_W_3x3;
    int base_addr_W_1x1;
    int base_addr_W_linear;
    NeurekaVectorLoad<uint8_t> vld_W_dw;
    NeurekaVectorLoad<uint8_t> vld_W_3x3;
    NeurekaVectorLoad<uint8_t> vld_W_1x1;
    NeurekaVectorLoad<uint8_t> vld_W_linear;
    int mv_k_out_iter;
    int mv_k_out_lim;
    int mv_qw_iter; // was simply qw
    int mv_qw_lim; // was simply qw
    xt::xarray<int32_t> mac_enable;

    // NORMQUANT state
    NeurekaVectorLoad<uint8_t> vld_nqs;
    NeurekaVectorLoad<uint8_t> vld_nq;
    NeurekaVectorLoad<uint8_t> vld_nqb;
    xt::xarray<uint8_t> nqs;
    int nq_iter;
    int nq_lim;
    int nqb_iter;
    int nqb_lim;

    // STREAMOUT state
    int streamout_i_out_iter;
    int streamout_i_out_lim;
    int streamout_j_out_iter;
    int streamout_j_out_lim;
    int streamout_k_out_iter;
    int streamout_k_out_lim;
    NeurekaVectorStore<uint8_t> vst_y;
    xt::xarray<int32_t> col_enable;

    vp::IoSlave in;
    vp::WireMaster<bool> irq;

    vp::ClockEvent *fsm_start_event;
    vp::ClockEvent *fsm_event;
    vp::ClockEvent *fsm_end_event;
};

#endif /* __NEUREKA_HPP__ */


