

================================================================
== Vivado HLS Report for 'yuv_filter_yuv2rgb'
================================================================
* Date:           Fri May 08 13:11:22 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        yuv_filter.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.72|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40007|  2457607|  40007|  2457607|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |  40004|  2457604|         6|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      5|      0|    280|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     82|
|Register         |        -|      -|    329|     28|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      5|    329|    390|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      6|   ~0  |      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_248_p2                |     *    |      1|  0|   0|          16|          16|
    |tmp_19_fu_358_p2               |     *    |      1|  0|   0|           9|           9|
    |tmp_20_fu_376_p2               |     *    |      1|  0|   0|           8|           9|
    |tmp_23_fu_533_p2               |     *    |      1|  0|   0|           8|           8|
    |tmp_24_fu_418_p2               |     *    |      1|  0|   0|           8|           9|
    |indvar_flatten_next_fu_259_p2  |     +    |      0|  0|  32|          32|           1|
    |p_addr1_fu_329_p2              |     +    |      0|  0|  13|          27|          27|
    |p_addr_fu_323_p2               |     +    |      0|  0|  13|          27|          27|
    |tmp_26_fu_455_p2               |     +    |      0|  0|  18|          18|          18|
    |tmp_27_fu_465_p2               |     +    |      0|  0|  19|          19|          19|
    |x_s_fu_278_p2                  |     +    |      0|  0|  16|          16|           1|
    |y_2_fu_292_p2                  |     +    |      0|  0|  16|          16|           1|
    |B_fu_587_p3                    |  Select  |      0|  0|   8|           1|           8|
    |R_fu_523_p3                    |  Select  |      0|  0|   8|           1|           8|
    |out_channels_ch2_d0            |  Select  |      0|  0|   8|           1|           8|
    |p_phitmp2_fu_599_p3            |  Select  |      0|  0|   2|           1|           2|
    |p_phitmp3_fu_576_p3            |  Select  |      0|  0|   2|           1|           2|
    |p_phitmp_fu_510_p3             |  Select  |      0|  0|   2|           1|           2|
    |x_mid2_fu_284_p3               |  Select  |      0|  0|  16|           1|          16|
    |y_mid2_fu_270_p3               |  Select  |      0|  0|  16|           1|           1|
    |exitcond_flatten_fu_254_p2     |   icmp   |      0|  0|  40|          32|          32|
    |exitcond_fu_265_p2             |   icmp   |      0|  0|  20|          16|          16|
    |icmp1_fu_594_p2                |   icmp   |      0|  0|   2|           2|           1|
    |icmp2_fu_481_p2                |   icmp   |      0|  0|   3|           3|           1|
    |icmp_fu_505_p2                 |   icmp   |      0|  0|   2|           2|           1|
    |ap_sig_bdd_125                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_90                  |    or    |      0|  0|   1|           1|           1|
    |tmp_3_fu_518_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_6_fu_607_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_9_fu_583_p2                |    or    |      0|  0|   1|           1|           1|
    |D_fu_344_p2                    |    xor   |      0|  0|   9|           8|           9|
    |E_fu_349_p2                    |    xor   |      0|  0|   9|           8|           9|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      5|  0| 280|         288|         266|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it5   |   1|          2|    1|          2|
    |indvar_flatten_reg_208  |  32|          2|   32|         64|
    |x_phi_fu_223_p4         |  16|          2|   16|         32|
    |x_reg_219               |  16|          2|   16|         32|
    |y_reg_230               |  16|          2|   16|         32|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  82|         15|   82|        167|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |B_reg_766                       |   8|   0|    8|          0|
    |D_reg_690                       |   8|   0|    8|          0|
    |E_reg_697                       |   8|   0|    8|          0|
    |R_reg_746                       |   8|   0|    8|          0|
    |U_reg_675                       |   8|   0|    8|          0|
    |V_reg_680                       |   8|   0|    8|          0|
    |Y_reg_670                       |   8|   0|    8|          0|
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5           |   1|   0|    1|          0|
    |ap_reg_ppstg_D_reg_690_pp0_it3  |   8|   0|    8|          0|
    |bound_reg_639                   |  32|   0|   32|          0|
    |exitcond_flatten_reg_644        |   1|   0|    1|          0|
    |height_reg_632                  |  16|   0|   16|          0|
    |icmp2_reg_730                   |   1|   0|    1|          0|
    |indvar_flatten_reg_208          |  32|   0|   32|          0|
    |p_addr1_reg_685                 |  27|   0|   27|          0|
    |phitmp2_reg_761                 |   8|   0|    8|          0|
    |phitmp3_reg_741                 |   8|   0|    8|          0|
    |phitmp_reg_720                  |   8|   0|    8|          0|
    |tmp1_reg_725                    |  17|   0|   18|          1|
    |tmp_11_reg_736                  |   1|   0|    1|          0|
    |tmp_1_reg_710                   |   2|   0|    2|          0|
    |tmp_21_reg_703                  |  17|   0|   18|          1|
    |tmp_2_reg_715                   |   1|   0|    1|          0|
    |tmp_4_reg_751                   |   2|   0|    2|          0|
    |tmp_5_reg_756                   |   1|   0|    1|          0|
    |width_reg_626                   |  16|   0|   16|          0|
    |x_mid2_reg_658                  |  16|   0|   16|          0|
    |x_reg_219                       |  16|   0|   16|          0|
    |y_mid2_reg_653                  |  16|   0|   16|          0|
    |y_reg_230                       |  16|   0|   16|          0|
    |exitcond_flatten_reg_644        |   0|   1|    1|          0|
    |p_addr1_reg_685                 |   0|  27|   27|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 329|  28|  359|          2|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_done                    | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|in_channels_ch1_dout       |  in |    8|   ap_fifo  |   in_channels_ch1  |    pointer   |
|in_channels_ch1_empty_n    |  in |    1|   ap_fifo  |   in_channels_ch1  |    pointer   |
|in_channels_ch1_read       | out |    1|   ap_fifo  |   in_channels_ch1  |    pointer   |
|in_channels_ch2_dout       |  in |    8|   ap_fifo  |   in_channels_ch2  |    pointer   |
|in_channels_ch2_empty_n    |  in |    1|   ap_fifo  |   in_channels_ch2  |    pointer   |
|in_channels_ch2_read       | out |    1|   ap_fifo  |   in_channels_ch2  |    pointer   |
|in_channels_ch3_dout       |  in |    8|   ap_fifo  |   in_channels_ch3  |    pointer   |
|in_channels_ch3_empty_n    |  in |    1|   ap_fifo  |   in_channels_ch3  |    pointer   |
|in_channels_ch3_read       | out |    1|   ap_fifo  |   in_channels_ch3  |    pointer   |
|in_width_dout              |  in |   16|   ap_fifo  |      in_width      |    pointer   |
|in_width_empty_n           |  in |    1|   ap_fifo  |      in_width      |    pointer   |
|in_width_read              | out |    1|   ap_fifo  |      in_width      |    pointer   |
|in_height_dout             |  in |   16|   ap_fifo  |      in_height     |    pointer   |
|in_height_empty_n          |  in |    1|   ap_fifo  |      in_height     |    pointer   |
|in_height_read             | out |    1|   ap_fifo  |      in_height     |    pointer   |
|out_channels_ch1_address0  | out |   22|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory |  out_channels_ch3  |     array    |
|out_width                  | out |   16|   ap_vld   |      out_width     |    pointer   |
|out_width_ap_vld           | out |    1|   ap_vld   |      out_width     |    pointer   |
|out_height                 | out |   16|   ap_vld   |     out_height     |    pointer   |
|out_height_ap_vld          | out |    1|   ap_vld   |     out_height     |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	9  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
* FSM state operations: 

 <State 1>: 1.87ns
ST_1: width [1/1] 1.87ns
:5  %width = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_width)

ST_1: height [1/1] 1.87ns
:6  %height = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_height)


 <State 2>: 6.38ns
ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_height, [8 x i8]* @str79, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str79, [8 x i8]* @str79, [8 x i8]* @str79)

ST_2: empty_52 [1/1] 0.00ns
:1  %empty_52 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_width, [8 x i8]* @str78, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str78, [8 x i8]* @str78, [8 x i8]* @str78)

ST_2: empty_53 [1/1] 0.00ns
:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch3, [8 x i8]* @str77, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str77, [8 x i8]* @str77, [8 x i8]* @str77)

ST_2: empty_54 [1/1] 0.00ns
:3  %empty_54 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch2, [8 x i8]* @str76, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str76, [8 x i8]* @str76, [8 x i8]* @str76)

ST_2: empty_55 [1/1] 0.00ns
:4  %empty_55 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch1, [8 x i8]* @str75, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str75, [8 x i8]* @str75, [8 x i8]* @str75)

ST_2: stg_17 [1/1] 0.00ns
:7  call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_width, i16 %width)

ST_2: stg_18 [1/1] 0.00ns
:8  call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_height, i16 %height)

ST_2: cast [1/1] 0.00ns
:9  %cast = zext i16 %width to i32

ST_2: cast1 [1/1] 0.00ns
:10  %cast1 = zext i16 %height to i32

ST_2: bound [1/1] 6.38ns
:11  %bound = mul i32 %cast, %cast1

ST_2: stg_22 [1/1] 1.57ns
:12  br label %1


 <State 3>: 5.61ns
ST_3: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i32 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_3: x [1/1] 0.00ns
:1  %x = phi i16 [ 0, %0 ], [ %x_mid2, %.reset ]

ST_3: y [1/1] 0.00ns
:2  %y = phi i16 [ 0, %0 ], [ %y_2, %.reset ]

ST_3: exitcond_flatten [1/1] 2.52ns
:3  %exitcond_flatten = icmp eq i32 %indvar_flatten, %bound

ST_3: indvar_flatten_next [1/1] 2.44ns
:4  %indvar_flatten_next = add i32 %indvar_flatten, 1

ST_3: stg_28 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_3: exitcond [1/1] 2.28ns
.reset:2  %exitcond = icmp eq i16 %y, %height

ST_3: y_mid2 [1/1] 1.37ns
.reset:3  %y_mid2 = select i1 %exitcond, i16 0, i16 %y

ST_3: x_s [1/1] 1.96ns
.reset:4  %x_s = add i16 %x, 1

ST_3: x_mid2 [1/1] 1.37ns
.reset:5  %x_mid2 = select i1 %exitcond, i16 %x_s, i16 %x

ST_3: y_2 [1/1] 1.96ns
.reset:74  %y_2 = add i16 %y_mid2, 1


 <State 4>: 3.82ns
ST_4: Y [1/1] 1.70ns
.reset:9  %Y = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch1)

ST_4: U [1/1] 1.70ns
.reset:10  %U = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch2)

ST_4: V [1/1] 1.70ns
.reset:11  %V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch3)

ST_4: tmp_trn_cast [1/1] 0.00ns
.reset:59  %tmp_trn_cast = zext i16 %y_mid2 to i27

ST_4: tmp [1/1] 0.00ns
.reset:60  %tmp = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %x_mid2, i10 0)

ST_4: p_shl8_cast [1/1] 0.00ns
.reset:61  %p_shl8_cast = zext i26 %tmp to i27

ST_4: tmp_7 [1/1] 0.00ns
.reset:62  %tmp_7 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %x_mid2, i8 0)

ST_4: p_shl9_cast [1/1] 0.00ns
.reset:63  %p_shl9_cast = zext i24 %tmp_7 to i27

ST_4: p_addr [1/1] 1.91ns
.reset:64  %p_addr = add i27 %p_shl8_cast, %p_shl9_cast

ST_4: p_addr1 [1/1] 1.91ns
.reset:65  %p_addr1 = add i27 %p_addr, %tmp_trn_cast


 <State 5>: 6.38ns
ST_5: tmp_40_cast [1/1] 0.00ns
.reset:12  %tmp_40_cast = zext i8 %Y to i9

ST_5: C [1/1] 0.00ns
.reset:13  %C = add i9 %tmp_40_cast, -16

ST_5: D [1/1] 1.37ns
.reset:14  %D = xor i8 %U, -128

ST_5: E [1/1] 1.37ns
.reset:15  %E = xor i8 %V, -128

ST_5: tmp_43_cast [1/1] 0.00ns
.reset:16  %tmp_43_cast = sext i9 %C to i18

ST_5: tmp_19 [1/1] 3.36ns
.reset:17  %tmp_19 = mul i18 %tmp_43_cast, 298

ST_5: tmp_21 [1/1] 3.02ns
.reset:21  %tmp_21 = add i18 %tmp_19, 128


 <State 6>: 6.72ns
ST_6: tmp_45_cast4 [1/1] 0.00ns
.reset:18  %tmp_45_cast4 = sext i8 %E to i18

ST_6: tmp_45_cast4_cast [1/1] 0.00ns
.reset:19  %tmp_45_cast4_cast = sext i8 %E to i17

ST_6: tmp_20 [1/1] 3.36ns
.reset:20  %tmp_20 = mul i18 %tmp_45_cast4, 409

ST_6: tmp_47_cast [1/1] 0.00ns
.reset:22  %tmp_47_cast = sext i18 %tmp_21 to i19

ST_6: tmp_22 [1/1] 3.02ns
.reset:23  %tmp_22 = add i18 %tmp_20, %tmp_21

ST_6: tmp_1 [1/1] 0.00ns
.reset:24  %tmp_1 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_22, i32 16, i32 17)

ST_6: tmp_2 [1/1] 0.00ns
.reset:26  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_22, i32 17)

ST_6: phitmp [1/1] 0.00ns
.reset:27  %phitmp = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_22, i32 8, i32 15)

ST_6: tmp_24 [1/1] 3.36ns
.reset:34  %tmp_24 = mul i17 %tmp_45_cast4_cast, -208

ST_6: tmp_40_cast2 [1/1] 0.00ns
.reset:35  %tmp_40_cast2 = sext i17 %tmp_24 to i18

ST_6: tmp1 [1/1] 3.02ns
.reset:36  %tmp1 = add i18 %tmp_21, %tmp_40_cast2

ST_6: p_shl [1/1] 0.00ns
.reset:45  %p_shl = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)

ST_6: p_shl_cast [1/1] 0.00ns
.reset:46  %p_shl_cast = sext i17 %p_shl to i18

ST_6: p_shl1 [1/1] 0.00ns
.reset:47  %p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)

ST_6: p_shl1_cast [1/1] 0.00ns
.reset:48  %p_shl1_cast = sext i10 %p_shl1 to i18

ST_6: tmp_26 [1/1] 2.08ns
.reset:49  %tmp_26 = add i18 %p_shl_cast, %p_shl1_cast

ST_6: tmp_62_cast [1/1] 0.00ns
.reset:50  %tmp_62_cast = sext i18 %tmp_26 to i19

ST_6: tmp_27 [1/1] 3.02ns
.reset:51  %tmp_27 = add i19 %tmp_62_cast, %tmp_47_cast

ST_6: tmp_8 [1/1] 0.00ns
.reset:52  %tmp_8 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %tmp_27, i32 16, i32 18)

ST_6: icmp2 [1/1] 1.62ns
.reset:53  %icmp2 = icmp sgt i3 %tmp_8, 0

ST_6: tmp_11 [1/1] 0.00ns
.reset:54  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %tmp_27, i32 18)

ST_6: phitmp3 [1/1] 0.00ns
.reset:55  %phitmp3 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %tmp_27, i32 8, i32 15)


 <State 7>: 6.38ns
ST_7: icmp [1/1] 1.36ns
.reset:25  %icmp = icmp eq i2 %tmp_1, 1

ST_7: p_phitmp [1/1] 1.37ns
.reset:28  %p_phitmp = select i1 %icmp, i8 -1, i8 0

ST_7: tmp_3 [1/1] 1.37ns
.reset:29  %tmp_3 = or i1 %icmp, %tmp_2

ST_7: R [1/1] 1.37ns
.reset:30  %R = select i1 %tmp_3, i8 %p_phitmp, i8 %phitmp

ST_7: tmp_53_cast3_cast [1/1] 0.00ns
.reset:31  %tmp_53_cast3_cast = sext i8 %D to i16

ST_7: tmp_23 [1/1] 3.36ns
.reset:32  %tmp_23 = mul i16 %tmp_53_cast3_cast, -100

ST_7: tmp_39_cast [1/1] 0.00ns
.reset:33  %tmp_39_cast = sext i16 %tmp_23 to i18

ST_7: tmp_25 [1/1] 3.02ns
.reset:37  %tmp_25 = add i18 %tmp1, %tmp_39_cast

ST_7: tmp_4 [1/1] 0.00ns
.reset:38  %tmp_4 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_25, i32 16, i32 17)

ST_7: tmp_5 [1/1] 0.00ns
.reset:40  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_25, i32 17)

ST_7: phitmp2 [1/1] 0.00ns
.reset:41  %phitmp2 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_25, i32 8, i32 15)

ST_7: p_phitmp3 [1/1] 1.37ns
.reset:56  %p_phitmp3 = select i1 %icmp2, i8 -1, i8 0

ST_7: tmp_9 [1/1] 1.37ns
.reset:57  %tmp_9 = or i1 %icmp2, %tmp_11

ST_7: B [1/1] 1.37ns
.reset:58  %B = select i1 %tmp_9, i8 %p_phitmp3, i8 %phitmp3


 <State 8>: 6.49ns
ST_8: stg_87 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @str3)

ST_8: stg_88 [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)

ST_8: stg_89 [1/1] 0.00ns
.reset:6  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind

ST_8: tmp_s [1/1] 0.00ns
.reset:7  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)

ST_8: stg_91 [1/1] 0.00ns
.reset:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_8: icmp1 [1/1] 1.36ns
.reset:39  %icmp1 = icmp eq i2 %tmp_4, 1

ST_8: p_phitmp2 [1/1] 1.37ns
.reset:42  %p_phitmp2 = select i1 %icmp1, i8 -1, i8 0

ST_8: tmp_6 [1/1] 1.37ns
.reset:43  %tmp_6 = or i1 %icmp1, %tmp_5

ST_8: G [1/1] 1.37ns
.reset:44  %G = select i1 %tmp_6, i8 %p_phitmp2, i8 %phitmp2

ST_8: tmp_10 [1/1] 0.00ns
.reset:66  %tmp_10 = zext i27 %p_addr1 to i64

ST_8: out_channels_ch1_addr [1/1] 0.00ns
.reset:67  %out_channels_ch1_addr = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %tmp_10

ST_8: stg_98 [1/1] 2.39ns
.reset:68  store i8 %R, i8* %out_channels_ch1_addr, align 1

ST_8: out_channels_ch2_addr [1/1] 0.00ns
.reset:69  %out_channels_ch2_addr = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %tmp_10

ST_8: stg_100 [1/1] 2.39ns
.reset:70  store i8 %G, i8* %out_channels_ch2_addr, align 1

ST_8: out_channels_ch3_addr [1/1] 0.00ns
.reset:71  %out_channels_ch3_addr = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %tmp_10

ST_8: stg_102 [1/1] 2.39ns
.reset:72  store i8 %B, i8* %out_channels_ch3_addr, align 1

ST_8: empty_56 [1/1] 0.00ns
.reset:73  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_s)

ST_8: stg_104 [1/1] 0.00ns
.reset:75  br label %1


 <State 9>: 0.00ns
ST_9: stg_105 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x9456263190; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x9456264ff0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x94562632b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x94562645d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x94562644b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x94562636a0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x94562649c0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x9456264d20; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x9456264db0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x9456264e40; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
width                 (read             ) [ 0010000000]
height                (read             ) [ 0011111110]
empty                 (specinterface    ) [ 0000000000]
empty_52              (specinterface    ) [ 0000000000]
empty_53              (specinterface    ) [ 0000000000]
empty_54              (specinterface    ) [ 0000000000]
empty_55              (specinterface    ) [ 0000000000]
stg_17                (write            ) [ 0000000000]
stg_18                (write            ) [ 0000000000]
cast                  (zext             ) [ 0000000000]
cast1                 (zext             ) [ 0000000000]
bound                 (mul              ) [ 0001111110]
stg_22                (br               ) [ 0011111110]
indvar_flatten        (phi              ) [ 0001000000]
x                     (phi              ) [ 0001000000]
y                     (phi              ) [ 0001000000]
exitcond_flatten      (icmp             ) [ 0001111110]
indvar_flatten_next   (add              ) [ 0011111110]
stg_28                (br               ) [ 0000000000]
exitcond              (icmp             ) [ 0000000000]
y_mid2                (select           ) [ 0001100000]
x_s                   (add              ) [ 0000000000]
x_mid2                (select           ) [ 0011111110]
y_2                   (add              ) [ 0011111110]
Y                     (read             ) [ 0001010000]
U                     (read             ) [ 0001010000]
V                     (read             ) [ 0001010000]
tmp_trn_cast          (zext             ) [ 0000000000]
tmp                   (bitconcatenate   ) [ 0000000000]
p_shl8_cast           (zext             ) [ 0000000000]
tmp_7                 (bitconcatenate   ) [ 0000000000]
p_shl9_cast           (zext             ) [ 0000000000]
p_addr                (add              ) [ 0000000000]
p_addr1               (add              ) [ 0001011110]
tmp_40_cast           (zext             ) [ 0000000000]
C                     (add              ) [ 0000000000]
D                     (xor              ) [ 0001001100]
E                     (xor              ) [ 0001001000]
tmp_43_cast           (sext             ) [ 0000000000]
tmp_19                (mul              ) [ 0000000000]
tmp_21                (add              ) [ 0001001000]
tmp_45_cast4          (sext             ) [ 0000000000]
tmp_45_cast4_cast     (sext             ) [ 0000000000]
tmp_20                (mul              ) [ 0000000000]
tmp_47_cast           (sext             ) [ 0000000000]
tmp_22                (add              ) [ 0000000000]
tmp_1                 (partselect       ) [ 0001000100]
tmp_2                 (bitselect        ) [ 0001000100]
phitmp                (partselect       ) [ 0001000100]
tmp_24                (mul              ) [ 0000000000]
tmp_40_cast2          (sext             ) [ 0000000000]
tmp1                  (add              ) [ 0001000100]
p_shl                 (bitconcatenate   ) [ 0000000000]
p_shl_cast            (sext             ) [ 0000000000]
p_shl1                (bitconcatenate   ) [ 0000000000]
p_shl1_cast           (sext             ) [ 0000000000]
tmp_26                (add              ) [ 0000000000]
tmp_62_cast           (sext             ) [ 0000000000]
tmp_27                (add              ) [ 0000000000]
tmp_8                 (partselect       ) [ 0000000000]
icmp2                 (icmp             ) [ 0001000100]
tmp_11                (bitselect        ) [ 0001000100]
phitmp3               (partselect       ) [ 0001000100]
icmp                  (icmp             ) [ 0000000000]
p_phitmp              (select           ) [ 0000000000]
tmp_3                 (or               ) [ 0000000000]
R                     (select           ) [ 0001000010]
tmp_53_cast3_cast     (sext             ) [ 0000000000]
tmp_23                (mul              ) [ 0000000000]
tmp_39_cast           (sext             ) [ 0000000000]
tmp_25                (add              ) [ 0000000000]
tmp_4                 (partselect       ) [ 0001000010]
tmp_5                 (bitselect        ) [ 0001000010]
phitmp2               (partselect       ) [ 0001000010]
p_phitmp3             (select           ) [ 0000000000]
tmp_9                 (or               ) [ 0000000000]
B                     (select           ) [ 0001000010]
stg_87                (specloopname     ) [ 0000000000]
stg_88                (speclooptripcount) [ 0000000000]
stg_89                (specloopname     ) [ 0000000000]
tmp_s                 (specregionbegin  ) [ 0000000000]
stg_91                (specpipeline     ) [ 0000000000]
icmp1                 (icmp             ) [ 0000000000]
p_phitmp2             (select           ) [ 0000000000]
tmp_6                 (or               ) [ 0000000000]
G                     (select           ) [ 0000000000]
tmp_10                (zext             ) [ 0000000000]
out_channels_ch1_addr (getelementptr    ) [ 0000000000]
stg_98                (store            ) [ 0000000000]
out_channels_ch2_addr (getelementptr    ) [ 0000000000]
stg_100               (store            ) [ 0000000000]
out_channels_ch3_addr (getelementptr    ) [ 0000000000]
stg_102               (store            ) [ 0000000000]
empty_56              (specregionend    ) [ 0000000000]
stg_104               (br               ) [ 0011111110]
stg_105               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str79"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str78"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str77"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str76"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str75"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="width_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="height_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="stg_17_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="0" index="2" bw="16" slack="1"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_17/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="stg_18_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="0" index="2" bw="16" slack="1"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_18/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="Y_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="U_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="V_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="out_channels_ch1_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="27" slack="0"/>
<pin id="176" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_addr/8 "/>
</bind>
</comp>

<comp id="179" class="1004" name="stg_98_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="22" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="1"/>
<pin id="182" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_98/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="out_channels_ch2_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="27" slack="0"/>
<pin id="188" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_addr/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="stg_100_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="22" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_100/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="out_channels_ch3_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="27" slack="0"/>
<pin id="200" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_addr/8 "/>
</bind>
</comp>

<comp id="203" class="1004" name="stg_102_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="22" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="1"/>
<pin id="206" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_102/8 "/>
</bind>
</comp>

<comp id="208" class="1005" name="indvar_flatten_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="indvar_flatten_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="219" class="1005" name="x_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="1"/>
<pin id="221" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="x_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="16" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="230" class="1005" name="y_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="1"/>
<pin id="232" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="y_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="16" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="cast1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="bound_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="exitcond_flatten_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="indvar_flatten_next_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="exitcond_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="2"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="y_mid2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="0" index="2" bw="16" slack="0"/>
<pin id="274" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="x_s_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_s/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="x_mid2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="0" index="2" bw="16" slack="0"/>
<pin id="288" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_mid2/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="y_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_trn_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="1"/>
<pin id="300" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="26" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="1"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_shl8_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="26" slack="0"/>
<pin id="310" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_7_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="24" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="1"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_shl9_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="24" slack="0"/>
<pin id="321" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_addr_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="26" slack="0"/>
<pin id="325" dir="0" index="1" bw="24" slack="0"/>
<pin id="326" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_addr1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="27" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="1" index="2" bw="27" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_40_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="1"/>
<pin id="337" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="C_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="5" slack="0"/>
<pin id="341" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="D_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="D/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="E_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="1"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="E/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_43_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="0"/>
<pin id="356" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_43_cast/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_19_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="0" index="1" bw="10" slack="0"/>
<pin id="361" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_21_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="18" slack="0"/>
<pin id="366" dir="0" index="1" bw="9" slack="0"/>
<pin id="367" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_45_cast4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_45_cast4/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_45_cast4_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="1"/>
<pin id="375" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_45_cast4_cast/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_20_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="10" slack="0"/>
<pin id="379" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_47_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="18" slack="1"/>
<pin id="384" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_47_cast/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_22_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="18" slack="0"/>
<pin id="387" dir="0" index="1" bw="18" slack="1"/>
<pin id="388" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="18" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="0"/>
<pin id="394" dir="0" index="3" bw="6" slack="0"/>
<pin id="395" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="18" slack="0"/>
<pin id="403" dir="0" index="2" bw="6" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="phitmp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="18" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="0" index="3" bw="5" slack="0"/>
<pin id="413" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_24_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="9" slack="0"/>
<pin id="421" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_40_cast2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="17" slack="0"/>
<pin id="426" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_40_cast2/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="18" slack="1"/>
<pin id="430" dir="0" index="1" bw="17" slack="0"/>
<pin id="431" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_shl_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="17" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="1"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_shl_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="17" slack="0"/>
<pin id="442" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_shl1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="1"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_shl1_cast_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_26_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="17" slack="0"/>
<pin id="457" dir="0" index="1" bw="10" slack="0"/>
<pin id="458" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_62_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="18" slack="0"/>
<pin id="463" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_62_cast/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_27_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="18" slack="0"/>
<pin id="467" dir="0" index="1" bw="18" slack="0"/>
<pin id="468" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_8_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="0" index="1" bw="19" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="0" index="3" bw="6" slack="0"/>
<pin id="476" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="0"/>
<pin id="483" dir="0" index="1" bw="3" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_11_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="19" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="phitmp3_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="19" slack="0"/>
<pin id="498" dir="0" index="2" bw="5" slack="0"/>
<pin id="499" dir="0" index="3" bw="5" slack="0"/>
<pin id="500" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp3/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="1"/>
<pin id="507" dir="0" index="1" bw="2" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_phitmp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="0" index="2" bw="8" slack="0"/>
<pin id="514" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="1"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="R_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="0" index="2" bw="8" slack="1"/>
<pin id="527" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_53_cast3_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="2"/>
<pin id="532" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_53_cast3_cast/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_23_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_39_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39_cast/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_25_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="18" slack="1"/>
<pin id="545" dir="0" index="1" bw="16" slack="0"/>
<pin id="546" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_4_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="0" index="1" bw="18" slack="0"/>
<pin id="551" dir="0" index="2" bw="6" slack="0"/>
<pin id="552" dir="0" index="3" bw="6" slack="0"/>
<pin id="553" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_5_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="18" slack="0"/>
<pin id="561" dir="0" index="2" bw="6" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="phitmp2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="18" slack="0"/>
<pin id="569" dir="0" index="2" bw="5" slack="0"/>
<pin id="570" dir="0" index="3" bw="5" slack="0"/>
<pin id="571" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp2/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_phitmp3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="0" index="1" bw="8" slack="0"/>
<pin id="579" dir="0" index="2" bw="8" slack="0"/>
<pin id="580" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp3/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_9_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="0" index="1" bw="1" slack="1"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="B_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="0" index="2" bw="8" slack="1"/>
<pin id="591" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="1"/>
<pin id="596" dir="0" index="1" bw="2" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="p_phitmp2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="0" index="2" bw="8" slack="0"/>
<pin id="603" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp2/8 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_6_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="1"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="612" class="1004" name="G_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="0" index="2" bw="8" slack="1"/>
<pin id="616" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/8 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_10_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="27" slack="4"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="626" class="1005" name="width_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="1"/>
<pin id="628" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width "/>
</bind>
</comp>

<comp id="632" class="1005" name="height_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="1"/>
<pin id="634" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="639" class="1005" name="bound_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="644" class="1005" name="exitcond_flatten_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="648" class="1005" name="indvar_flatten_next_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="653" class="1005" name="y_mid2_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="16" slack="1"/>
<pin id="655" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_mid2 "/>
</bind>
</comp>

<comp id="658" class="1005" name="x_mid2_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="0"/>
<pin id="660" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x_mid2 "/>
</bind>
</comp>

<comp id="665" class="1005" name="y_2_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="0"/>
<pin id="667" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="Y_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="1"/>
<pin id="672" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y "/>
</bind>
</comp>

<comp id="675" class="1005" name="U_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="1"/>
<pin id="677" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="U "/>
</bind>
</comp>

<comp id="680" class="1005" name="V_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="1"/>
<pin id="682" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V "/>
</bind>
</comp>

<comp id="685" class="1005" name="p_addr1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="27" slack="4"/>
<pin id="687" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="p_addr1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="D_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="D "/>
</bind>
</comp>

<comp id="697" class="1005" name="E_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="1"/>
<pin id="699" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="E "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_21_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="18" slack="1"/>
<pin id="705" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmp_1_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="2" slack="1"/>
<pin id="712" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp_2_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="720" class="1005" name="phitmp_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="1"/>
<pin id="722" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="18" slack="1"/>
<pin id="727" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="730" class="1005" name="icmp2_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="tmp_11_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="741" class="1005" name="phitmp3_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="1"/>
<pin id="743" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phitmp3 "/>
</bind>
</comp>

<comp id="746" class="1005" name="R_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="1"/>
<pin id="748" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_4_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="2" slack="1"/>
<pin id="753" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_5_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="761" class="1005" name="phitmp2_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="1"/>
<pin id="763" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phitmp2 "/>
</bind>
</comp>

<comp id="766" class="1005" name="B_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="1"/>
<pin id="768" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="124" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="124" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="124" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="212" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="212" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="234" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="234" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="223" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="265" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="223" pin="4"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="270" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="48" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="311"><net_src comp="301" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="308" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="298" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="342"><net_src comp="335" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="56" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="338" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="60" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="62" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="389"><net_src comp="376" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="64" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="385" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="66" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="68" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="405"><net_src comp="70" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="385" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="68" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="414"><net_src comp="72" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="385" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="74" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="76" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="422"><net_src comp="373" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="78" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="80" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="82" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="443"><net_src comp="433" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="84" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="86" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="454"><net_src comp="444" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="440" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="382" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="88" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="66" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="90" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="485"><net_src comp="471" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="92" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="94" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="465" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="90" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="501"><net_src comp="96" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="465" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="74" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="76" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="509"><net_src comp="98" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="100" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="52" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="505" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="510" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="537"><net_src comp="530" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="102" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="64" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="543" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="66" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="68" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="563"><net_src comp="70" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="543" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="68" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="572"><net_src comp="72" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="543" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="74" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="76" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="581"><net_src comp="100" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="582"><net_src comp="52" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="576" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="98" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="100" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="52" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="611"><net_src comp="594" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="617"><net_src comp="607" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="599" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="612" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="623"><net_src comp="620" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="629"><net_src comp="128" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="635"><net_src comp="134" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="642"><net_src comp="248" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="647"><net_src comp="254" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="259" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="656"><net_src comp="270" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="661"><net_src comp="284" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="668"><net_src comp="292" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="673"><net_src comp="154" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="678"><net_src comp="160" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="683"><net_src comp="166" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="688"><net_src comp="329" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="693"><net_src comp="344" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="700"><net_src comp="349" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="706"><net_src comp="364" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="713"><net_src comp="390" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="718"><net_src comp="400" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="723"><net_src comp="408" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="728"><net_src comp="428" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="733"><net_src comp="481" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="739"><net_src comp="487" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="744"><net_src comp="495" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="749"><net_src comp="523" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="754"><net_src comp="548" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="759"><net_src comp="558" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="764"><net_src comp="566" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="769"><net_src comp="587" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="203" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {}
	Port: out_channels_ch2 | {}
	Port: out_channels_ch3 | {}
	Port: out_width | {2 }
	Port: out_height | {2 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_28 : 2
		exitcond : 1
		y_mid2 : 2
		x_s : 1
		x_mid2 : 2
		y_2 : 3
	State 4
		p_shl8_cast : 1
		p_shl9_cast : 1
		p_addr : 2
		p_addr1 : 3
	State 5
		C : 1
		tmp_43_cast : 2
		tmp_19 : 3
		tmp_21 : 4
	State 6
		tmp_20 : 1
		tmp_22 : 2
		tmp_1 : 3
		tmp_2 : 3
		phitmp : 3
		tmp_24 : 1
		tmp_40_cast2 : 2
		tmp1 : 3
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp_26 : 2
		tmp_62_cast : 3
		tmp_27 : 4
		tmp_8 : 5
		icmp2 : 6
		tmp_11 : 5
		phitmp3 : 5
	State 7
		p_phitmp : 1
		tmp_3 : 1
		R : 1
		tmp_23 : 1
		tmp_39_cast : 2
		tmp_25 : 3
		tmp_4 : 4
		tmp_5 : 4
		phitmp2 : 4
	State 8
		p_phitmp2 : 1
		tmp_6 : 1
		G : 1
		out_channels_ch1_addr : 1
		stg_98 : 2
		out_channels_ch2_addr : 1
		stg_100 : 2
		out_channels_ch3_addr : 1
		stg_102 : 2
		empty_56 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_259 |    0    |    0    |    32   |
|          |         x_s_fu_278         |    0    |    0    |    16   |
|          |         y_2_fu_292         |    0    |    0    |    16   |
|          |        p_addr_fu_323       |    0    |    0    |   13.5  |
|          |       p_addr1_fu_329       |    0    |    0    |   13.5  |
|    add   |          C_fu_338          |    0    |    0    |    0    |
|          |        tmp_21_fu_364       |    0    |    0    |    0    |
|          |        tmp_22_fu_385       |    0    |    0    |    0    |
|          |         tmp1_fu_428        |    0    |    0    |    0    |
|          |        tmp_26_fu_455       |    0    |    0    |    17   |
|          |        tmp_27_fu_465       |    0    |    0    |    18   |
|          |        tmp_25_fu_543       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        y_mid2_fu_270       |    0    |    0    |    16   |
|          |        x_mid2_fu_284       |    0    |    0    |    16   |
|          |       p_phitmp_fu_510      |    0    |    0    |    8    |
|  select  |          R_fu_523          |    0    |    0    |    8    |
|          |      p_phitmp3_fu_576      |    0    |    0    |    8    |
|          |          B_fu_587          |    0    |    0    |    8    |
|          |      p_phitmp2_fu_599      |    0    |    0    |    8    |
|          |          G_fu_612          |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_254  |    0    |    0    |    40   |
|          |       exitcond_fu_265      |    0    |    0    |    20   |
|   icmp   |        icmp2_fu_481        |    0    |    0    |    3    |
|          |         icmp_fu_505        |    0    |    0    |    2    |
|          |        icmp1_fu_594        |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    xor   |          D_fu_344          |    0    |    0    |    8    |
|          |          E_fu_349          |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_3_fu_518        |    0    |    0    |    1    |
|    or    |        tmp_9_fu_583        |    0    |    0    |    1    |
|          |        tmp_6_fu_607        |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|          |        bound_fu_248        |    1    |    0    |    0    |
|          |        tmp_19_fu_358       |    0    |    0    |    0    |
|    mul   |        tmp_20_fu_376       |    0    |    0    |    0    |
|          |        tmp_24_fu_418       |    0    |    0    |    0    |
|          |        tmp_23_fu_533       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      width_read_fu_128     |    0    |    0    |    0    |
|          |     height_read_fu_134     |    0    |    0    |    0    |
|   read   |        Y_read_fu_154       |    0    |    0    |    0    |
|          |        U_read_fu_160       |    0    |    0    |    0    |
|          |        V_read_fu_166       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |     stg_17_write_fu_140    |    0    |    0    |    0    |
|          |     stg_18_write_fu_147    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         cast_fu_242        |    0    |    0    |    0    |
|          |        cast1_fu_245        |    0    |    0    |    0    |
|          |     tmp_trn_cast_fu_298    |    0    |    0    |    0    |
|   zext   |     p_shl8_cast_fu_308     |    0    |    0    |    0    |
|          |     p_shl9_cast_fu_319     |    0    |    0    |    0    |
|          |     tmp_40_cast_fu_335     |    0    |    0    |    0    |
|          |        tmp_10_fu_620       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_301         |    0    |    0    |    0    |
|bitconcatenate|        tmp_7_fu_312        |    0    |    0    |    0    |
|          |        p_shl_fu_433        |    0    |    0    |    0    |
|          |        p_shl1_fu_444       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     tmp_43_cast_fu_354     |    0    |    0    |    0    |
|          |     tmp_45_cast4_fu_370    |    0    |    0    |    0    |
|          |  tmp_45_cast4_cast_fu_373  |    0    |    0    |    0    |
|          |     tmp_47_cast_fu_382     |    0    |    0    |    0    |
|   sext   |     tmp_40_cast2_fu_424    |    0    |    0    |    0    |
|          |      p_shl_cast_fu_440     |    0    |    0    |    0    |
|          |     p_shl1_cast_fu_451     |    0    |    0    |    0    |
|          |     tmp_62_cast_fu_461     |    0    |    0    |    0    |
|          |  tmp_53_cast3_cast_fu_530  |    0    |    0    |    0    |
|          |     tmp_39_cast_fu_539     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_390        |    0    |    0    |    0    |
|          |        phitmp_fu_408       |    0    |    0    |    0    |
|partselect|        tmp_8_fu_471        |    0    |    0    |    0    |
|          |       phitmp3_fu_495       |    0    |    0    |    0    |
|          |        tmp_4_fu_548        |    0    |    0    |    0    |
|          |       phitmp2_fu_566       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_2_fu_400        |    0    |    0    |    0    |
| bitselect|        tmp_11_fu_487       |    0    |    0    |    0    |
|          |        tmp_5_fu_558        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   292   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         B_reg_766         |    8   |
|         D_reg_690         |    8   |
|         E_reg_697         |    8   |
|         R_reg_746         |    8   |
|         U_reg_675         |    8   |
|         V_reg_680         |    8   |
|         Y_reg_670         |    8   |
|       bound_reg_639       |   32   |
|  exitcond_flatten_reg_644 |    1   |
|       height_reg_632      |   16   |
|       icmp2_reg_730       |    1   |
|indvar_flatten_next_reg_648|   32   |
|   indvar_flatten_reg_208  |   32   |
|      p_addr1_reg_685      |   27   |
|      phitmp2_reg_761      |    8   |
|      phitmp3_reg_741      |    8   |
|       phitmp_reg_720      |    8   |
|        tmp1_reg_725       |   18   |
|       tmp_11_reg_736      |    1   |
|       tmp_1_reg_710       |    2   |
|       tmp_21_reg_703      |   18   |
|       tmp_2_reg_715       |    1   |
|       tmp_4_reg_751       |    2   |
|       tmp_5_reg_756       |    1   |
|       width_reg_626       |   16   |
|       x_mid2_reg_658      |   16   |
|         x_reg_219         |   16   |
|        y_2_reg_665        |   16   |
|       y_mid2_reg_653      |   16   |
|         y_reg_230         |   16   |
+---------------------------+--------+
|           Total           |   360  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   292  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   360  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   360  |   292  |
+-----------+--------+--------+--------+
