Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jan 30 12:42:11 2020
| Host         : HTC219-714-SPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_top_level_wrapper_timing_summary_routed.rpt -rpx system_top_level_wrapper_timing_summary_routed.rpx
| Design       : system_top_level_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 226 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.818        0.000                      0                  277        0.026        0.000                      0                  277        2.000        0.000                       0                   234  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
pin_clk125mhz                              {0.000 4.000}        8.000           125.000         
  clk_out1_system_top_level_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clk_out2_system_top_level_clk_wiz_0_0    {0.000 40.690}       81.379          12.288          
  clkfbout_system_top_level_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                                {0.000 4.000}        8.000           125.000         
  clk_out1_system_top_level_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clk_out2_system_top_level_clk_wiz_0_0_1  {0.000 40.690}       81.379          12.288          
  clkfbout_system_top_level_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pin_clk125mhz                                                                                                                                                                                2.000        0.000                       0                     1  
  clk_out1_system_top_level_clk_wiz_0_0         14.818        0.000                      0                  102        0.194        0.000                      0                  102        9.500        0.000                       0                    75  
  clk_out2_system_top_level_clk_wiz_0_0         76.081        0.000                      0                  175        0.244        0.000                      0                  175       40.190        0.000                       0                   156  
  clkfbout_system_top_level_clk_wiz_0_0                                                                                                                                                     38.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_top_level_clk_wiz_0_0_1       14.827        0.000                      0                  102        0.194        0.000                      0                  102        9.500        0.000                       0                    75  
  clk_out2_system_top_level_clk_wiz_0_0_1       76.097        0.000                      0                  175        0.244        0.000                      0                  175       40.190        0.000                       0                   156  
  clkfbout_system_top_level_clk_wiz_0_0_1                                                                                                                                                   38.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_top_level_clk_wiz_0_0_1  clk_out1_system_top_level_clk_wiz_0_0         14.818        0.000                      0                  102        0.026        0.000                      0                  102  
clk_out2_system_top_level_clk_wiz_0_0_1  clk_out2_system_top_level_clk_wiz_0_0         76.081        0.000                      0                  175        0.029        0.000                      0                  175  
clk_out1_system_top_level_clk_wiz_0_0    clk_out1_system_top_level_clk_wiz_0_0_1       14.818        0.000                      0                  102        0.026        0.000                      0                  102  
clk_out2_system_top_level_clk_wiz_0_0    clk_out2_system_top_level_clk_wiz_0_0_1       76.081        0.000                      0                  175        0.029        0.000                      0                  175  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pin_clk125mhz
  To Clock:  pin_clk125mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pin_clk125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pin_clk125mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_0
  To Clock:  clk_out1_system_top_level_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.818ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.292ns (26.813%)  route 3.527ns (73.187%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.807    12.062    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X112Y58        FDCE (Setup_fdce_C_CE)      -0.169    26.880    system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]
  -------------------------------------------------------------------
                         required time                         26.880    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                 14.818    

Slack (MET) :             14.818ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.292ns (26.813%)  route 3.527ns (73.187%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.807    12.062    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X112Y58        FDCE (Setup_fdce_C_CE)      -0.169    26.880    system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]
  -------------------------------------------------------------------
                         required time                         26.880    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                 14.818    

Slack (MET) :             14.958ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.292ns (27.620%)  route 3.386ns (72.380%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.666    11.921    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X112Y57        FDCE (Setup_fdce_C_CE)      -0.169    26.880    system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]
  -------------------------------------------------------------------
                         required time                         26.880    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                 14.958    

Slack (MET) :             14.958ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.292ns (27.620%)  route 3.386ns (72.380%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.666    11.921    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X112Y57        FDCE (Setup_fdce_C_CE)      -0.169    26.880    system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]
  -------------------------------------------------------------------
                         required time                         26.880    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                 14.958    

Slack (MET) :             15.141ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.292ns (28.968%)  route 3.168ns (71.032%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 26.638 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.734    10.845    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y53        LUT5 (Prop_lut5_I0_O)        0.326    11.171 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1/O
                         net (fo=4, routed)           0.533    11.704    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1_n_0
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.686    26.638    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C
                         clock pessimism              0.579    27.218    
                         clock uncertainty           -0.168    27.050    
    SLICE_X110Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.845    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.845    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                 15.141    

Slack (MET) :             15.141ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.292ns (28.968%)  route 3.168ns (71.032%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 26.638 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.734    10.845    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y53        LUT5 (Prop_lut5_I0_O)        0.326    11.171 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1/O
                         net (fo=4, routed)           0.533    11.704    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1_n_0
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.686    26.638    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/C
                         clock pessimism              0.579    27.218    
                         clock uncertainty           -0.168    27.050    
    SLICE_X110Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.845    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.845    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                 15.141    

Slack (MET) :             15.166ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.292ns (29.136%)  route 3.142ns (70.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.534    10.645    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I0_O)        0.326    10.971 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.707    11.678    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X110Y57        FDCE (Setup_fdce_C_CE)      -0.205    26.844    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         26.844    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 15.166    

Slack (MET) :             15.166ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.292ns (29.136%)  route 3.142ns (70.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.534    10.645    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I0_O)        0.326    10.971 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.707    11.678    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X110Y57        FDCE (Setup_fdce_C_CE)      -0.205    26.844    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.844    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 15.166    

Slack (MET) :             15.166ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.292ns (29.136%)  route 3.142ns (70.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.534    10.645    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I0_O)        0.326    10.971 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.707    11.678    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X110Y57        FDCE (Setup_fdce_C_CE)      -0.205    26.844    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         26.844    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 15.166    

Slack (MET) :             15.196ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.292ns (29.619%)  route 3.070ns (70.381%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 26.635 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.619    10.730    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X109Y53        LUT5 (Prop_lut5_I0_O)        0.326    11.056 r  system_top_level_i/i2c_config_0/inst/bit_counter_r[4]_i_1/O
                         net (fo=5, routed)           0.549    11.606    system_top_level_i/i2c_config_0/inst/bit_counter_r[4]_i_1_n_0
    SLICE_X106Y53        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    26.635    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X106Y53        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]/C
                         clock pessimism              0.539    27.175    
                         clock uncertainty           -0.168    27.007    
    SLICE_X106Y53        FDPE (Setup_fdpe_C_CE)      -0.205    26.802    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.802    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                 15.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.164     2.286 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/Q
                         net (fo=1, routed)           0.110     2.396    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[7]_42
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/C
                         clock pessimism             -0.549     2.138    
    SLICE_X108Y54        FDCE (Hold_fdce_C_D)         0.064     2.202    system_top_level_i/i2c_config_0/inst/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.164     2.286 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[0]/Q
                         net (fo=1, routed)           0.116     2.402    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[0]_31
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[0]/C
                         clock pessimism             -0.549     2.138    
    SLICE_X108Y53        FDCE (Hold_fdce_C_D)         0.059     2.197    system_top_level_i/i2c_config_0/inst/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.756%)  route 0.174ns (55.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X109Y54        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.141     2.263 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/Q
                         net (fo=1, routed)           0.174     2.437    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[12]_34
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.690    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/C
                         clock pessimism             -0.529     2.161    
    SLICE_X110Y54        FDCE (Hold_fdce_C_D)         0.070     2.231    system_top_level_i/i2c_config_0/inst/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.636     2.123    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y55        FDRE (Prop_fdre_C_Q)         0.141     2.264 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[4]/Q
                         net (fo=1, routed)           0.172     2.436    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[4]_40
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.690    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[4]/C
                         clock pessimism             -0.551     2.139    
    SLICE_X110Y54        FDCE (Hold_fdce_C_D)         0.070     2.209    system_top_level_i/i2c_config_0/inst/data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.468%)  route 0.176ns (55.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDRE (Prop_fdre_C_Q)         0.141     2.263 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/Q
                         net (fo=1, routed)           0.176     2.439    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[5]_41
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.690    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[5]/C
                         clock pessimism             -0.551     2.139    
    SLICE_X110Y54        FDCE (Hold_fdce_C_D)         0.072     2.211    system_top_level_i/i2c_config_0/inst/data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.409     1.118    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.138 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.408    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.536 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.655    system_top_level_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.454     1.393    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.436 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.931    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.523     1.408    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.017     1.425    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.816%)  route 0.169ns (47.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141     2.263 f  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/Q
                         net (fo=16, routed)          0.169     2.432    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]
    SLICE_X111Y57        LUT4 (Prop_lut4_I2_O)        0.048     2.480 r  system_top_level_i/i2c_config_0/inst/rom_data_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.480    system_top_level_i/i2c_config_0/inst/rom_data_r[2]
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.907     2.689    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]/C
                         clock pessimism             -0.554     2.135    
    SLICE_X111Y57        FDRE (Hold_fdre_C_D)         0.105     2.240    system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.325%)  route 0.168ns (50.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.164     2.286 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/Q
                         net (fo=1, routed)           0.168     2.455    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[14]_36
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[14]/C
                         clock pessimism             -0.549     2.138    
    SLICE_X108Y54        FDCE (Hold_fdce_C_D)         0.076     2.214    system_top_level_i/i2c_config_0/inst/data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141     2.263 r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/Q
                         net (fo=17, routed)          0.172     2.435    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]
    SLICE_X111Y57        LUT4 (Prop_lut4_I3_O)        0.045     2.480 r  system_top_level_i/i2c_config_0/inst/rom_data_r[5]_i_1/O
                         net (fo=1, routed)           0.000     2.480    system_top_level_i/i2c_config_0/inst/rom_data_r[5]
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.907     2.689    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/C
                         clock pessimism             -0.554     2.135    
    SLICE_X111Y57        FDRE (Hold_fdre_C_D)         0.104     2.239    system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.148     2.270 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/Q
                         net (fo=1, routed)           0.120     2.390    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[9]_44
    SLICE_X109Y55        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X109Y55        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[9]/C
                         clock pessimism             -0.552     2.135    
    SLICE_X109Y55        FDCE (Hold_fdce_C_D)         0.012     2.147    system_top_level_i/i2c_config_0/inst/data_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_top_level_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   system_top_level_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         20.000      17.845     BUFHCE_X0Y24     system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X112Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X111Y52    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X111Y52    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y51    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y51    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y52    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y54    system_top_level_i/i2c_config_0/inst/data_r_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y54    system_top_level_i/i2c_config_0/inst/data_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y54    system_top_level_i/i2c_config_0/inst/rom_data_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y54    system_top_level_i/i2c_config_0/inst/rom_data_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y55    system_top_level_i/i2c_config_0/inst/rom_data_r_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_0
  To Clock:  clk_out2_system_top_level_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       76.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.081ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.121ns (23.561%)  route 3.637ns (76.439%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          1.361    10.614    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.362    10.976 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[3]_i_1/O
                         net (fo=1, routed)           0.565    11.541    system_top_level_i/synthesizer_0/U0/i_aud/p_0_in__1[3]
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_D)       -0.265    87.621    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.621    
                         arrival time                         -11.541    
  -------------------------------------------------------------------
                         slack                                 76.081    

Slack (MET) :             76.317ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.215ns (24.806%)  route 3.683ns (75.194%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.207ns = ( 87.586 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          1.075    10.328    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I2_O)        0.332    10.660 r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_8/O
                         net (fo=1, routed)           0.897    11.557    system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_8_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.681 r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_2/O
                         net (fo=1, routed)           0.000    11.681    system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_2_n_0
    SLICE_X34Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.479    87.586    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg/C
                         clock pessimism              0.549    88.136    
                         clock uncertainty           -0.216    87.920    
    SLICE_X34Y57         FDCE (Setup_fdce_C_D)        0.077    87.997    system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg
  -------------------------------------------------------------------
                         required time                         87.997    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                 76.317    

Slack (MET) :             76.522ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_CE)      -0.205    87.681    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         87.681    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.522    

Slack (MET) :             76.522ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_CE)      -0.205    87.681    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         87.681    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.522    

Slack (MET) :             76.522ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_CE)      -0.205    87.681    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.681    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.522    

Slack (MET) :             76.522ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y57         FDCE (Setup_fdce_C_CE)      -0.205    87.681    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         87.681    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.522    

Slack (MET) :             76.662ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.091ns (25.753%)  route 3.145ns (74.247%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.484    11.019    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y58         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y58         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y58         FDPE (Setup_fdpe_C_CE)      -0.205    87.681    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         87.681    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                 76.662    

Slack (MET) :             76.873ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/current_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.776ns (41.691%)  route 2.484ns (58.309%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.197ns = ( 87.576 - 81.379 ) 
    Source Clock Delay      (SCD):    6.776ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.645     6.776    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/clk
    SLICE_X38Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/current_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.518     7.294 f  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/current_value_reg[3]/Q
                         net (fo=6, routed)           1.529     8.822    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/result_reg[14][0]
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.124     8.946 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.946    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/i__carry_i_4__1_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.459 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.459    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir1_inferred__0/i__carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.713 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir1_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.955    10.669    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir12_in
    SLICE_X40Y68         LUT4 (Prop_lut4_I2_O)        0.367    11.036 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_i_1__2/O
                         net (fo=1, routed)           0.000    11.036    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_i_1__2_n_0
    SLICE_X40Y68         FDPE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.469    87.576    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/clk
    SLICE_X40Y68         FDPE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg/C
                         clock pessimism              0.516    88.093    
                         clock uncertainty           -0.216    87.877    
    SLICE_X40Y68         FDPE (Setup_fdpe_C_D)        0.031    87.908    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg
  -------------------------------------------------------------------
                         required time                         87.908    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                 76.873    

Slack (MET) :             76.957ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.091ns (27.197%)  route 2.920ns (72.803%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.207ns = ( 87.586 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.569     9.822    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X34Y56         LUT2 (Prop_lut2_I0_O)        0.332    10.154 r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.640    10.794    system_top_level_i/synthesizer_0/U0/i_aud/left_sample_r_0
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.479    87.586    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]/C
                         clock pessimism              0.549    88.136    
                         clock uncertainty           -0.216    87.920    
    SLICE_X34Y58         FDCE (Setup_fdce_C_CE)      -0.169    87.751    system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]
  -------------------------------------------------------------------
                         required time                         87.751    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 76.957    

Slack (MET) :             76.957ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.091ns (27.197%)  route 2.920ns (72.803%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.207ns = ( 87.586 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.569     9.822    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X34Y56         LUT2 (Prop_lut2_I0_O)        0.332    10.154 r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.640    10.794    system_top_level_i/synthesizer_0/U0/i_aud/left_sample_r_0
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.479    87.586    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]/C
                         clock pessimism              0.549    88.136    
                         clock uncertainty           -0.216    87.920    
    SLICE_X34Y58         FDCE (Setup_fdce_C_CE)      -0.169    87.751    system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]
  -------------------------------------------------------------------
                         required time                         87.751    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 76.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.558     1.989    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     2.130 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/Q
                         net (fo=5, routed)           0.168     2.298    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[2]
    SLICE_X35Y54         LUT5 (Prop_lut5_I4_O)        0.042     2.340 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.340    system_top_level_i/synthesizer_0/U0/i_aud/p_0_in[3]
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.825     2.545    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]/C
                         clock pessimism             -0.556     1.989    
    SLICE_X35Y54         FDCE (Hold_fdce_C_D)         0.107     2.096    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.557     1.988    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.164     2.152 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/Q
                         net (fo=4, routed)           0.175     2.327    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg_n_0_[1]
    SLICE_X32Y57         LUT4 (Prop_lut4_I0_O)        0.043     2.370 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_1/O
                         net (fo=1, routed)           0.000     2.370    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_1_n_0
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.824     2.544    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg/C
                         clock pessimism             -0.556     1.988    
    SLICE_X32Y57         FDCE (Hold_fdce_C_D)         0.131     2.119    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.943%)  route 0.212ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.554     1.985    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/clk
    SLICE_X39Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.141     2.126 r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[2]/Q
                         net (fo=2, routed)           0.212     2.338    system_top_level_i/synthesizer_0/U0/i_aud/result_reg[15][2]
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.824     2.544    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]/C
                         clock pessimism             -0.523     2.021    
    SLICE_X34Y58         FDCE (Hold_fdce_C_D)         0.063     2.084    system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_mul/adder_1/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.279ns (74.738%)  route 0.094ns (25.262%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.554     1.985    system_top_level_i/synthesizer_0/U0/i_mul/adder_1/clk
    SLICE_X38Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDCE (Prop_fdce_C_Q)         0.164     2.149 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_1/result_reg[0]/Q
                         net (fo=2, routed)           0.094     2.243    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[15]_0[0]
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.045     2.288 r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result[3]_i_5/O
                         net (fo=1, routed)           0.000     2.288    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result[3]_i_5_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.358 r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.358    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[3]_i_1_n_7
    SLICE_X39Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.822     2.542    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/clk
    SLICE_X39Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]/C
                         clock pessimism             -0.544     1.998    
    SLICE_X39Y61         FDCE (Hold_fdce_C_D)         0.105     2.103    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.252ns (62.484%)  route 0.151ns (37.516%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.551     1.982    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y66         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141     2.123 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[10]/Q
                         net (fo=5, routed)           0.151     2.274    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result_reg[15][9]
    SLICE_X42Y66         LUT2 (Prop_lut2_I0_O)        0.045     2.319 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.319    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[12][1]
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.385 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.385    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__1_n_6
    SLICE_X42Y66         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.817     2.537    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y66         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]/C
                         clock pessimism             -0.542     1.995    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.134     2.129    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.270ns (65.949%)  route 0.139ns (34.051%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.550     1.981    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y67         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141     2.122 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[13]/Q
                         net (fo=5, routed)           0.139     2.262    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[14][12]
    SLICE_X42Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.391 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.391    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__2_n_6
    SLICE_X42Y67         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.816     2.536    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y67         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]/C
                         clock pessimism             -0.542     1.994    
    SLICE_X42Y67         FDCE (Hold_fdce_C_D)         0.134     2.128    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.270ns (65.949%)  route 0.139ns (34.051%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.552     1.983    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141     2.124 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[5]/Q
                         net (fo=5, routed)           0.139     2.264    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[14][4]
    SLICE_X42Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.393 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.393    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__0_n_6
    SLICE_X42Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.818     2.538    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]/C
                         clock pessimism             -0.542     1.996    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.134     2.130    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.558     1.989    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     2.130 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/Q
                         net (fo=5, routed)           0.168     2.298    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[2]
    SLICE_X35Y54         LUT4 (Prop_lut4_I1_O)        0.045     2.343 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.343    system_top_level_i/synthesizer_0/U0/i_aud/p_0_in[2]
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.825     2.545    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
                         clock pessimism             -0.556     1.989    
    SLICE_X35Y54         FDCE (Hold_fdce_C_D)         0.091     2.080    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.557     1.988    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.164     2.152 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/Q
                         net (fo=4, routed)           0.175     2.327    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg_n_0_[1]
    SLICE_X32Y57         LUT3 (Prop_lut3_I1_O)        0.045     2.372 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.372    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r[1]_i_1_n_0
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.824     2.544    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
                         clock pessimism             -0.556     1.988    
    SLICE_X32Y57         FDCE (Hold_fdce_C_D)         0.120     2.108    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.251ns (60.902%)  route 0.161ns (39.098%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.552     1.983    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y64         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDCE (Prop_fdce_C_Q)         0.141     2.124 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[3]/Q
                         net (fo=5, routed)           0.161     2.285    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result_reg[15][2]
    SLICE_X42Y64         LUT2 (Prop_lut2_I0_O)        0.045     2.330 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result0_carry_i_2/O
                         net (fo=1, routed)           0.000     2.330    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[4][2]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.395 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry/O[2]
                         net (fo=1, routed)           0.000     2.395    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry_n_5
    SLICE_X42Y64         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.819     2.539    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y64         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]/C
                         clock pessimism             -0.543     1.996    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.134     2.130    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_top_level_clk_wiz_0_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16   system_top_level_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         81.379      79.224     BUFHCE_X0Y25     system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X49Y100    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.379      80.379     SLICE_X46Y66     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.379      80.379     SLICE_X46Y66     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.379      80.379     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.379      80.379     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.379      80.379     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.379      80.379     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       81.379      131.981    MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X49Y100    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y64     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y64     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y64     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X47Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/dir_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X43Y65     system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X49Y100    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X49Y100    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y66     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y66     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y66     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y66     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_top_level_clk_wiz_0_0
  To Clock:  clkfbout_system_top_level_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_top_level_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pin_clk125mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_0_1
  To Clock:  clk_out1_system_top_level_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.827ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.292ns (26.813%)  route 3.527ns (73.187%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.807    12.062    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.159    27.058    
    SLICE_X112Y58        FDCE (Setup_fdce_C_CE)      -0.169    26.889    system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]
  -------------------------------------------------------------------
                         required time                         26.889    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                 14.827    

Slack (MET) :             14.827ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.292ns (26.813%)  route 3.527ns (73.187%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.807    12.062    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.159    27.058    
    SLICE_X112Y58        FDCE (Setup_fdce_C_CE)      -0.169    26.889    system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]
  -------------------------------------------------------------------
                         required time                         26.889    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                 14.827    

Slack (MET) :             14.967ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.292ns (27.620%)  route 3.386ns (72.380%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.666    11.921    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.159    27.058    
    SLICE_X112Y57        FDCE (Setup_fdce_C_CE)      -0.169    26.889    system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]
  -------------------------------------------------------------------
                         required time                         26.889    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                 14.967    

Slack (MET) :             14.967ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.292ns (27.620%)  route 3.386ns (72.380%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.666    11.921    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.159    27.058    
    SLICE_X112Y57        FDCE (Setup_fdce_C_CE)      -0.169    26.889    system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]
  -------------------------------------------------------------------
                         required time                         26.889    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                 14.967    

Slack (MET) :             15.150ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.292ns (28.968%)  route 3.168ns (71.032%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 26.638 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.734    10.845    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y53        LUT5 (Prop_lut5_I0_O)        0.326    11.171 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1/O
                         net (fo=4, routed)           0.533    11.704    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1_n_0
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.686    26.638    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C
                         clock pessimism              0.579    27.218    
                         clock uncertainty           -0.159    27.059    
    SLICE_X110Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.854    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.854    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                 15.150    

Slack (MET) :             15.150ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.292ns (28.968%)  route 3.168ns (71.032%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 26.638 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.734    10.845    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y53        LUT5 (Prop_lut5_I0_O)        0.326    11.171 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1/O
                         net (fo=4, routed)           0.533    11.704    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1_n_0
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.686    26.638    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/C
                         clock pessimism              0.579    27.218    
                         clock uncertainty           -0.159    27.059    
    SLICE_X110Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.854    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.854    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                 15.150    

Slack (MET) :             15.175ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.292ns (29.136%)  route 3.142ns (70.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.534    10.645    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I0_O)        0.326    10.971 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.707    11.678    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.159    27.058    
    SLICE_X110Y57        FDCE (Setup_fdce_C_CE)      -0.205    26.853    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         26.853    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 15.175    

Slack (MET) :             15.175ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.292ns (29.136%)  route 3.142ns (70.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.534    10.645    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I0_O)        0.326    10.971 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.707    11.678    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.159    27.058    
    SLICE_X110Y57        FDCE (Setup_fdce_C_CE)      -0.205    26.853    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.853    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 15.175    

Slack (MET) :             15.175ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.292ns (29.136%)  route 3.142ns (70.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.534    10.645    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I0_O)        0.326    10.971 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.707    11.678    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.159    27.058    
    SLICE_X110Y57        FDCE (Setup_fdce_C_CE)      -0.205    26.853    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         26.853    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 15.175    

Slack (MET) :             15.205ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.292ns (29.619%)  route 3.070ns (70.381%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 26.635 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.619    10.730    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X109Y53        LUT5 (Prop_lut5_I0_O)        0.326    11.056 r  system_top_level_i/i2c_config_0/inst/bit_counter_r[4]_i_1/O
                         net (fo=5, routed)           0.549    11.606    system_top_level_i/i2c_config_0/inst/bit_counter_r[4]_i_1_n_0
    SLICE_X106Y53        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    26.635    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X106Y53        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]/C
                         clock pessimism              0.539    27.175    
                         clock uncertainty           -0.159    27.016    
    SLICE_X106Y53        FDPE (Setup_fdpe_C_CE)      -0.205    26.811    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.811    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                 15.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.164     2.286 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/Q
                         net (fo=1, routed)           0.110     2.396    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[7]_42
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/C
                         clock pessimism             -0.549     2.138    
    SLICE_X108Y54        FDCE (Hold_fdce_C_D)         0.064     2.202    system_top_level_i/i2c_config_0/inst/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.164     2.286 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[0]/Q
                         net (fo=1, routed)           0.116     2.402    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[0]_31
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[0]/C
                         clock pessimism             -0.549     2.138    
    SLICE_X108Y53        FDCE (Hold_fdce_C_D)         0.059     2.197    system_top_level_i/i2c_config_0/inst/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.756%)  route 0.174ns (55.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X109Y54        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.141     2.263 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/Q
                         net (fo=1, routed)           0.174     2.437    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[12]_34
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.690    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/C
                         clock pessimism             -0.529     2.161    
    SLICE_X110Y54        FDCE (Hold_fdce_C_D)         0.070     2.231    system_top_level_i/i2c_config_0/inst/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.636     2.123    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y55        FDRE (Prop_fdre_C_Q)         0.141     2.264 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[4]/Q
                         net (fo=1, routed)           0.172     2.436    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[4]_40
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.690    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[4]/C
                         clock pessimism             -0.551     2.139    
    SLICE_X110Y54        FDCE (Hold_fdce_C_D)         0.070     2.209    system_top_level_i/i2c_config_0/inst/data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.468%)  route 0.176ns (55.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDRE (Prop_fdre_C_Q)         0.141     2.263 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/Q
                         net (fo=1, routed)           0.176     2.439    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[5]_41
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.690    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[5]/C
                         clock pessimism             -0.551     2.139    
    SLICE_X110Y54        FDCE (Hold_fdce_C_D)         0.072     2.211    system_top_level_i/i2c_config_0/inst/data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.409     1.118    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.138 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.408    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.536 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.655    system_top_level_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.454     1.393    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.436 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.931    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.523     1.408    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.017     1.425    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.816%)  route 0.169ns (47.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141     2.263 f  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/Q
                         net (fo=16, routed)          0.169     2.432    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]
    SLICE_X111Y57        LUT4 (Prop_lut4_I2_O)        0.048     2.480 r  system_top_level_i/i2c_config_0/inst/rom_data_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.480    system_top_level_i/i2c_config_0/inst/rom_data_r[2]
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.907     2.689    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]/C
                         clock pessimism             -0.554     2.135    
    SLICE_X111Y57        FDRE (Hold_fdre_C_D)         0.105     2.240    system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.325%)  route 0.168ns (50.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.164     2.286 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/Q
                         net (fo=1, routed)           0.168     2.455    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[14]_36
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[14]/C
                         clock pessimism             -0.549     2.138    
    SLICE_X108Y54        FDCE (Hold_fdce_C_D)         0.076     2.214    system_top_level_i/i2c_config_0/inst/data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141     2.263 r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/Q
                         net (fo=17, routed)          0.172     2.435    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]
    SLICE_X111Y57        LUT4 (Prop_lut4_I3_O)        0.045     2.480 r  system_top_level_i/i2c_config_0/inst/rom_data_r[5]_i_1/O
                         net (fo=1, routed)           0.000     2.480    system_top_level_i/i2c_config_0/inst/rom_data_r[5]
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.907     2.689    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/C
                         clock pessimism             -0.554     2.135    
    SLICE_X111Y57        FDRE (Hold_fdre_C_D)         0.104     2.239    system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.148     2.270 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/Q
                         net (fo=1, routed)           0.120     2.390    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[9]_44
    SLICE_X109Y55        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X109Y55        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[9]/C
                         clock pessimism             -0.552     2.135    
    SLICE_X109Y55        FDCE (Hold_fdce_C_D)         0.012     2.147    system_top_level_i/i2c_config_0/inst/data_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_top_level_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   system_top_level_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         20.000      17.845     BUFHCE_X0Y24     system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X112Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X111Y52    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X111Y52    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y51    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y51    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y52    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y54    system_top_level_i/i2c_config_0/inst/data_r_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y54    system_top_level_i/i2c_config_0/inst/data_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y54    system_top_level_i/i2c_config_0/inst/rom_data_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y54    system_top_level_i/i2c_config_0/inst/rom_data_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y55    system_top_level_i/i2c_config_0/inst/rom_data_r_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y100    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y53    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_0_1
  To Clock:  clk_out2_system_top_level_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.097ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.121ns (23.561%)  route 3.637ns (76.439%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          1.361    10.614    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.362    10.976 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[3]_i_1/O
                         net (fo=1, routed)           0.565    11.541    system_top_level_i/synthesizer_0/U0/i_aud/p_0_in__1[3]
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.199    87.903    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_D)       -0.265    87.638    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.638    
                         arrival time                         -11.541    
  -------------------------------------------------------------------
                         slack                                 76.097    

Slack (MET) :             76.333ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.215ns (24.806%)  route 3.683ns (75.194%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.207ns = ( 87.586 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          1.075    10.328    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I2_O)        0.332    10.660 r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_8/O
                         net (fo=1, routed)           0.897    11.557    system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_8_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.681 r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_2/O
                         net (fo=1, routed)           0.000    11.681    system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_2_n_0
    SLICE_X34Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.479    87.586    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg/C
                         clock pessimism              0.549    88.136    
                         clock uncertainty           -0.199    87.937    
    SLICE_X34Y57         FDCE (Setup_fdce_C_D)        0.077    88.014    system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg
  -------------------------------------------------------------------
                         required time                         88.014    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                 76.333    

Slack (MET) :             76.539ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.199    87.903    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_CE)      -0.205    87.698    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         87.698    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.539    

Slack (MET) :             76.539ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.199    87.903    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_CE)      -0.205    87.698    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         87.698    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.539    

Slack (MET) :             76.539ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.199    87.903    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_CE)      -0.205    87.698    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.698    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.539    

Slack (MET) :             76.539ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.199    87.903    
    SLICE_X33Y57         FDCE (Setup_fdce_C_CE)      -0.205    87.698    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         87.698    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.539    

Slack (MET) :             76.679ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.091ns (25.753%)  route 3.145ns (74.247%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.484    11.019    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y58         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y58         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.199    87.903    
    SLICE_X33Y58         FDPE (Setup_fdpe_C_CE)      -0.205    87.698    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         87.698    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                 76.679    

Slack (MET) :             76.889ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/current_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.776ns (41.691%)  route 2.484ns (58.309%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.197ns = ( 87.576 - 81.379 ) 
    Source Clock Delay      (SCD):    6.776ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.645     6.776    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/clk
    SLICE_X38Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/current_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.518     7.294 f  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/current_value_reg[3]/Q
                         net (fo=6, routed)           1.529     8.822    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/result_reg[14][0]
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.124     8.946 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.946    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/i__carry_i_4__1_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.459 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.459    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir1_inferred__0/i__carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.713 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir1_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.955    10.669    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir12_in
    SLICE_X40Y68         LUT4 (Prop_lut4_I2_O)        0.367    11.036 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_i_1__2/O
                         net (fo=1, routed)           0.000    11.036    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_i_1__2_n_0
    SLICE_X40Y68         FDPE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.469    87.576    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/clk
    SLICE_X40Y68         FDPE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg/C
                         clock pessimism              0.516    88.093    
                         clock uncertainty           -0.199    87.894    
    SLICE_X40Y68         FDPE (Setup_fdpe_C_D)        0.031    87.925    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg
  -------------------------------------------------------------------
                         required time                         87.925    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                 76.889    

Slack (MET) :             76.974ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.091ns (27.197%)  route 2.920ns (72.803%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.207ns = ( 87.586 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.569     9.822    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X34Y56         LUT2 (Prop_lut2_I0_O)        0.332    10.154 r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.640    10.794    system_top_level_i/synthesizer_0/U0/i_aud/left_sample_r_0
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.479    87.586    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]/C
                         clock pessimism              0.549    88.136    
                         clock uncertainty           -0.199    87.937    
    SLICE_X34Y58         FDCE (Setup_fdce_C_CE)      -0.169    87.768    system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]
  -------------------------------------------------------------------
                         required time                         87.768    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 76.974    

Slack (MET) :             76.974ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.091ns (27.197%)  route 2.920ns (72.803%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.207ns = ( 87.586 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.569     9.822    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X34Y56         LUT2 (Prop_lut2_I0_O)        0.332    10.154 r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.640    10.794    system_top_level_i/synthesizer_0/U0/i_aud/left_sample_r_0
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.479    87.586    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]/C
                         clock pessimism              0.549    88.136    
                         clock uncertainty           -0.199    87.937    
    SLICE_X34Y58         FDCE (Setup_fdce_C_CE)      -0.169    87.768    system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]
  -------------------------------------------------------------------
                         required time                         87.768    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 76.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.558     1.989    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     2.130 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/Q
                         net (fo=5, routed)           0.168     2.298    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[2]
    SLICE_X35Y54         LUT5 (Prop_lut5_I4_O)        0.042     2.340 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.340    system_top_level_i/synthesizer_0/U0/i_aud/p_0_in[3]
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.825     2.545    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]/C
                         clock pessimism             -0.556     1.989    
    SLICE_X35Y54         FDCE (Hold_fdce_C_D)         0.107     2.096    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.557     1.988    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.164     2.152 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/Q
                         net (fo=4, routed)           0.175     2.327    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg_n_0_[1]
    SLICE_X32Y57         LUT4 (Prop_lut4_I0_O)        0.043     2.370 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_1/O
                         net (fo=1, routed)           0.000     2.370    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_1_n_0
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.824     2.544    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg/C
                         clock pessimism             -0.556     1.988    
    SLICE_X32Y57         FDCE (Hold_fdce_C_D)         0.131     2.119    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.943%)  route 0.212ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.554     1.985    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/clk
    SLICE_X39Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.141     2.126 r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[2]/Q
                         net (fo=2, routed)           0.212     2.338    system_top_level_i/synthesizer_0/U0/i_aud/result_reg[15][2]
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.824     2.544    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]/C
                         clock pessimism             -0.523     2.021    
    SLICE_X34Y58         FDCE (Hold_fdce_C_D)         0.063     2.084    system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_mul/adder_1/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.279ns (74.738%)  route 0.094ns (25.262%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.554     1.985    system_top_level_i/synthesizer_0/U0/i_mul/adder_1/clk
    SLICE_X38Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDCE (Prop_fdce_C_Q)         0.164     2.149 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_1/result_reg[0]/Q
                         net (fo=2, routed)           0.094     2.243    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[15]_0[0]
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.045     2.288 r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result[3]_i_5/O
                         net (fo=1, routed)           0.000     2.288    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result[3]_i_5_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.358 r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.358    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[3]_i_1_n_7
    SLICE_X39Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.822     2.542    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/clk
    SLICE_X39Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]/C
                         clock pessimism             -0.544     1.998    
    SLICE_X39Y61         FDCE (Hold_fdce_C_D)         0.105     2.103    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.252ns (62.484%)  route 0.151ns (37.516%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.551     1.982    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y66         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141     2.123 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[10]/Q
                         net (fo=5, routed)           0.151     2.274    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result_reg[15][9]
    SLICE_X42Y66         LUT2 (Prop_lut2_I0_O)        0.045     2.319 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.319    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[12][1]
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.385 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.385    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__1_n_6
    SLICE_X42Y66         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.817     2.537    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y66         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]/C
                         clock pessimism             -0.542     1.995    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.134     2.129    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.270ns (65.949%)  route 0.139ns (34.051%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.550     1.981    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y67         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141     2.122 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[13]/Q
                         net (fo=5, routed)           0.139     2.262    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[14][12]
    SLICE_X42Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.391 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.391    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__2_n_6
    SLICE_X42Y67         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.816     2.536    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y67         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]/C
                         clock pessimism             -0.542     1.994    
    SLICE_X42Y67         FDCE (Hold_fdce_C_D)         0.134     2.128    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.270ns (65.949%)  route 0.139ns (34.051%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.552     1.983    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141     2.124 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[5]/Q
                         net (fo=5, routed)           0.139     2.264    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[14][4]
    SLICE_X42Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.393 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.393    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__0_n_6
    SLICE_X42Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.818     2.538    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]/C
                         clock pessimism             -0.542     1.996    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.134     2.130    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.558     1.989    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     2.130 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/Q
                         net (fo=5, routed)           0.168     2.298    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[2]
    SLICE_X35Y54         LUT4 (Prop_lut4_I1_O)        0.045     2.343 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.343    system_top_level_i/synthesizer_0/U0/i_aud/p_0_in[2]
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.825     2.545    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
                         clock pessimism             -0.556     1.989    
    SLICE_X35Y54         FDCE (Hold_fdce_C_D)         0.091     2.080    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.557     1.988    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.164     2.152 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/Q
                         net (fo=4, routed)           0.175     2.327    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg_n_0_[1]
    SLICE_X32Y57         LUT3 (Prop_lut3_I1_O)        0.045     2.372 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.372    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r[1]_i_1_n_0
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.824     2.544    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
                         clock pessimism             -0.556     1.988    
    SLICE_X32Y57         FDCE (Hold_fdce_C_D)         0.120     2.108    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.251ns (60.902%)  route 0.161ns (39.098%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.552     1.983    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y64         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDCE (Prop_fdce_C_Q)         0.141     2.124 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[3]/Q
                         net (fo=5, routed)           0.161     2.285    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result_reg[15][2]
    SLICE_X42Y64         LUT2 (Prop_lut2_I0_O)        0.045     2.330 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result0_carry_i_2/O
                         net (fo=1, routed)           0.000     2.330    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[4][2]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.395 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry/O[2]
                         net (fo=1, routed)           0.000     2.395    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry_n_5
    SLICE_X42Y64         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.819     2.539    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y64         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]/C
                         clock pessimism             -0.543     1.996    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.134     2.130    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_top_level_clk_wiz_0_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16   system_top_level_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         81.379      79.224     BUFHCE_X0Y25     system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X49Y100    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.379      80.379     SLICE_X46Y66     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.379      80.379     SLICE_X46Y66     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.379      80.379     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.379      80.379     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.379      80.379     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.379      80.379     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       81.379      131.981    MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X49Y100    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y64     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y64     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y64     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X47Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/dir_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X43Y65     system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X49Y100    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X49Y100    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y66     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y66     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y66     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y66     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X46Y67     system_top_level_i/synthesizer_0/U0/g_wave_gens[0].i_wav/current_value_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_top_level_clk_wiz_0_0_1
  To Clock:  clkfbout_system_top_level_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_top_level_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_0_1
  To Clock:  clk_out1_system_top_level_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.818ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.292ns (26.813%)  route 3.527ns (73.187%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.807    12.062    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X112Y58        FDCE (Setup_fdce_C_CE)      -0.169    26.880    system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]
  -------------------------------------------------------------------
                         required time                         26.880    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                 14.818    

Slack (MET) :             14.818ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.292ns (26.813%)  route 3.527ns (73.187%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.807    12.062    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X112Y58        FDCE (Setup_fdce_C_CE)      -0.169    26.880    system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]
  -------------------------------------------------------------------
                         required time                         26.880    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                 14.818    

Slack (MET) :             14.958ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.292ns (27.620%)  route 3.386ns (72.380%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.666    11.921    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X112Y57        FDCE (Setup_fdce_C_CE)      -0.169    26.880    system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]
  -------------------------------------------------------------------
                         required time                         26.880    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                 14.958    

Slack (MET) :             14.958ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.292ns (27.620%)  route 3.386ns (72.380%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.666    11.921    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X112Y57        FDCE (Setup_fdce_C_CE)      -0.169    26.880    system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]
  -------------------------------------------------------------------
                         required time                         26.880    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                 14.958    

Slack (MET) :             15.141ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.292ns (28.968%)  route 3.168ns (71.032%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 26.638 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.734    10.845    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y53        LUT5 (Prop_lut5_I0_O)        0.326    11.171 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1/O
                         net (fo=4, routed)           0.533    11.704    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1_n_0
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.686    26.638    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C
                         clock pessimism              0.579    27.218    
                         clock uncertainty           -0.168    27.050    
    SLICE_X110Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.845    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.845    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                 15.141    

Slack (MET) :             15.141ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.292ns (28.968%)  route 3.168ns (71.032%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 26.638 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.734    10.845    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y53        LUT5 (Prop_lut5_I0_O)        0.326    11.171 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1/O
                         net (fo=4, routed)           0.533    11.704    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1_n_0
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.686    26.638    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/C
                         clock pessimism              0.579    27.218    
                         clock uncertainty           -0.168    27.050    
    SLICE_X110Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.845    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.845    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                 15.141    

Slack (MET) :             15.166ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.292ns (29.136%)  route 3.142ns (70.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.534    10.645    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I0_O)        0.326    10.971 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.707    11.678    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X110Y57        FDCE (Setup_fdce_C_CE)      -0.205    26.844    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         26.844    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 15.166    

Slack (MET) :             15.166ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.292ns (29.136%)  route 3.142ns (70.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.534    10.645    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I0_O)        0.326    10.971 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.707    11.678    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X110Y57        FDCE (Setup_fdce_C_CE)      -0.205    26.844    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.844    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 15.166    

Slack (MET) :             15.166ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.292ns (29.136%)  route 3.142ns (70.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.534    10.645    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I0_O)        0.326    10.971 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.707    11.678    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X110Y57        FDCE (Setup_fdce_C_CE)      -0.205    26.844    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         26.844    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 15.166    

Slack (MET) :             15.196ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.292ns (29.619%)  route 3.070ns (70.381%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 26.635 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.619    10.730    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X109Y53        LUT5 (Prop_lut5_I0_O)        0.326    11.056 r  system_top_level_i/i2c_config_0/inst/bit_counter_r[4]_i_1/O
                         net (fo=5, routed)           0.549    11.606    system_top_level_i/i2c_config_0/inst/bit_counter_r[4]_i_1_n_0
    SLICE_X106Y53        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    26.635    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X106Y53        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]/C
                         clock pessimism              0.539    27.175    
                         clock uncertainty           -0.168    27.007    
    SLICE_X106Y53        FDPE (Setup_fdpe_C_CE)      -0.205    26.802    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.802    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                 15.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.164     2.286 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/Q
                         net (fo=1, routed)           0.110     2.396    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[7]_42
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/C
                         clock pessimism             -0.549     2.138    
                         clock uncertainty            0.168     2.306    
    SLICE_X108Y54        FDCE (Hold_fdce_C_D)         0.064     2.370    system_top_level_i/i2c_config_0/inst/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.164     2.286 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[0]/Q
                         net (fo=1, routed)           0.116     2.402    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[0]_31
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[0]/C
                         clock pessimism             -0.549     2.138    
                         clock uncertainty            0.168     2.306    
    SLICE_X108Y53        FDCE (Hold_fdce_C_D)         0.059     2.365    system_top_level_i/i2c_config_0/inst/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.756%)  route 0.174ns (55.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X109Y54        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.141     2.263 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/Q
                         net (fo=1, routed)           0.174     2.437    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[12]_34
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.690    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/C
                         clock pessimism             -0.529     2.161    
                         clock uncertainty            0.168     2.329    
    SLICE_X110Y54        FDCE (Hold_fdce_C_D)         0.070     2.399    system_top_level_i/i2c_config_0/inst/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.636     2.123    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y55        FDRE (Prop_fdre_C_Q)         0.141     2.264 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[4]/Q
                         net (fo=1, routed)           0.172     2.436    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[4]_40
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.690    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[4]/C
                         clock pessimism             -0.551     2.139    
                         clock uncertainty            0.168     2.307    
    SLICE_X110Y54        FDCE (Hold_fdce_C_D)         0.070     2.377    system_top_level_i/i2c_config_0/inst/data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.468%)  route 0.176ns (55.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDRE (Prop_fdre_C_Q)         0.141     2.263 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/Q
                         net (fo=1, routed)           0.176     2.439    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[5]_41
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.690    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[5]/C
                         clock pessimism             -0.551     2.139    
                         clock uncertainty            0.168     2.307    
    SLICE_X110Y54        FDCE (Hold_fdce_C_D)         0.072     2.379    system_top_level_i/i2c_config_0/inst/data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.409     1.118    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.138 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.408    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.536 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.655    system_top_level_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.454     1.393    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.436 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.931    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.523     1.408    
                         clock uncertainty            0.168     1.576    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.017     1.593    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.816%)  route 0.169ns (47.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141     2.263 f  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/Q
                         net (fo=16, routed)          0.169     2.432    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]
    SLICE_X111Y57        LUT4 (Prop_lut4_I2_O)        0.048     2.480 r  system_top_level_i/i2c_config_0/inst/rom_data_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.480    system_top_level_i/i2c_config_0/inst/rom_data_r[2]
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.907     2.689    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]/C
                         clock pessimism             -0.554     2.135    
                         clock uncertainty            0.168     2.303    
    SLICE_X111Y57        FDRE (Hold_fdre_C_D)         0.105     2.408    system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.325%)  route 0.168ns (50.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.164     2.286 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/Q
                         net (fo=1, routed)           0.168     2.455    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[14]_36
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[14]/C
                         clock pessimism             -0.549     2.138    
                         clock uncertainty            0.168     2.306    
    SLICE_X108Y54        FDCE (Hold_fdce_C_D)         0.076     2.382    system_top_level_i/i2c_config_0/inst/data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141     2.263 r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/Q
                         net (fo=17, routed)          0.172     2.435    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]
    SLICE_X111Y57        LUT4 (Prop_lut4_I3_O)        0.045     2.480 r  system_top_level_i/i2c_config_0/inst/rom_data_r[5]_i_1/O
                         net (fo=1, routed)           0.000     2.480    system_top_level_i/i2c_config_0/inst/rom_data_r[5]
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.907     2.689    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/C
                         clock pessimism             -0.554     2.135    
                         clock uncertainty            0.168     2.303    
    SLICE_X111Y57        FDRE (Hold_fdre_C_D)         0.104     2.407    system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.148     2.270 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/Q
                         net (fo=1, routed)           0.120     2.390    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[9]_44
    SLICE_X109Y55        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X109Y55        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[9]/C
                         clock pessimism             -0.552     2.135    
                         clock uncertainty            0.168     2.303    
    SLICE_X109Y55        FDCE (Hold_fdce_C_D)         0.012     2.315    system_top_level_i/i2c_config_0/inst/data_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_0_1
  To Clock:  clk_out2_system_top_level_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       76.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.081ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.121ns (23.561%)  route 3.637ns (76.439%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          1.361    10.614    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.362    10.976 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[3]_i_1/O
                         net (fo=1, routed)           0.565    11.541    system_top_level_i/synthesizer_0/U0/i_aud/p_0_in__1[3]
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_D)       -0.265    87.621    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.621    
                         arrival time                         -11.541    
  -------------------------------------------------------------------
                         slack                                 76.081    

Slack (MET) :             76.317ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.215ns (24.806%)  route 3.683ns (75.194%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.207ns = ( 87.586 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          1.075    10.328    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I2_O)        0.332    10.660 r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_8/O
                         net (fo=1, routed)           0.897    11.557    system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_8_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.681 r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_2/O
                         net (fo=1, routed)           0.000    11.681    system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_2_n_0
    SLICE_X34Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.479    87.586    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg/C
                         clock pessimism              0.549    88.136    
                         clock uncertainty           -0.216    87.920    
    SLICE_X34Y57         FDCE (Setup_fdce_C_D)        0.077    87.997    system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg
  -------------------------------------------------------------------
                         required time                         87.997    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                 76.317    

Slack (MET) :             76.522ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_CE)      -0.205    87.681    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         87.681    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.522    

Slack (MET) :             76.522ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_CE)      -0.205    87.681    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         87.681    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.522    

Slack (MET) :             76.522ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_CE)      -0.205    87.681    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.681    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.522    

Slack (MET) :             76.522ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y57         FDCE (Setup_fdce_C_CE)      -0.205    87.681    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         87.681    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.522    

Slack (MET) :             76.662ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.091ns (25.753%)  route 3.145ns (74.247%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.484    11.019    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y58         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y58         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y58         FDPE (Setup_fdpe_C_CE)      -0.205    87.681    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         87.681    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                 76.662    

Slack (MET) :             76.873ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/current_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.776ns (41.691%)  route 2.484ns (58.309%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.197ns = ( 87.576 - 81.379 ) 
    Source Clock Delay      (SCD):    6.776ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.645     6.776    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/clk
    SLICE_X38Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/current_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.518     7.294 f  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/current_value_reg[3]/Q
                         net (fo=6, routed)           1.529     8.822    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/result_reg[14][0]
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.124     8.946 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.946    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/i__carry_i_4__1_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.459 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.459    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir1_inferred__0/i__carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.713 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir1_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.955    10.669    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir12_in
    SLICE_X40Y68         LUT4 (Prop_lut4_I2_O)        0.367    11.036 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_i_1__2/O
                         net (fo=1, routed)           0.000    11.036    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_i_1__2_n_0
    SLICE_X40Y68         FDPE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.469    87.576    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/clk
    SLICE_X40Y68         FDPE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg/C
                         clock pessimism              0.516    88.093    
                         clock uncertainty           -0.216    87.877    
    SLICE_X40Y68         FDPE (Setup_fdpe_C_D)        0.031    87.908    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg
  -------------------------------------------------------------------
                         required time                         87.908    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                 76.873    

Slack (MET) :             76.957ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.091ns (27.197%)  route 2.920ns (72.803%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.207ns = ( 87.586 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.569     9.822    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X34Y56         LUT2 (Prop_lut2_I0_O)        0.332    10.154 r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.640    10.794    system_top_level_i/synthesizer_0/U0/i_aud/left_sample_r_0
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.479    87.586    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]/C
                         clock pessimism              0.549    88.136    
                         clock uncertainty           -0.216    87.920    
    SLICE_X34Y58         FDCE (Setup_fdce_C_CE)      -0.169    87.751    system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]
  -------------------------------------------------------------------
                         required time                         87.751    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 76.957    

Slack (MET) :             76.957ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.091ns (27.197%)  route 2.920ns (72.803%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.207ns = ( 87.586 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.569     9.822    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X34Y56         LUT2 (Prop_lut2_I0_O)        0.332    10.154 r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.640    10.794    system_top_level_i/synthesizer_0/U0/i_aud/left_sample_r_0
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.479    87.586    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]/C
                         clock pessimism              0.549    88.136    
                         clock uncertainty           -0.216    87.920    
    SLICE_X34Y58         FDCE (Setup_fdce_C_CE)      -0.169    87.751    system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]
  -------------------------------------------------------------------
                         required time                         87.751    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 76.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.558     1.989    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     2.130 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/Q
                         net (fo=5, routed)           0.168     2.298    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[2]
    SLICE_X35Y54         LUT5 (Prop_lut5_I4_O)        0.042     2.340 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.340    system_top_level_i/synthesizer_0/U0/i_aud/p_0_in[3]
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.825     2.545    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]/C
                         clock pessimism             -0.556     1.989    
                         clock uncertainty            0.216     2.205    
    SLICE_X35Y54         FDCE (Hold_fdce_C_D)         0.107     2.312    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.557     1.988    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.164     2.152 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/Q
                         net (fo=4, routed)           0.175     2.327    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg_n_0_[1]
    SLICE_X32Y57         LUT4 (Prop_lut4_I0_O)        0.043     2.370 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_1/O
                         net (fo=1, routed)           0.000     2.370    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_1_n_0
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.824     2.544    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg/C
                         clock pessimism             -0.556     1.988    
                         clock uncertainty            0.216     2.204    
    SLICE_X32Y57         FDCE (Hold_fdce_C_D)         0.131     2.335    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.943%)  route 0.212ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.554     1.985    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/clk
    SLICE_X39Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.141     2.126 r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[2]/Q
                         net (fo=2, routed)           0.212     2.338    system_top_level_i/synthesizer_0/U0/i_aud/result_reg[15][2]
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.824     2.544    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]/C
                         clock pessimism             -0.523     2.021    
                         clock uncertainty            0.216     2.237    
    SLICE_X34Y58         FDCE (Hold_fdce_C_D)         0.063     2.300    system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_mul/adder_1/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.279ns (74.738%)  route 0.094ns (25.262%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.554     1.985    system_top_level_i/synthesizer_0/U0/i_mul/adder_1/clk
    SLICE_X38Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDCE (Prop_fdce_C_Q)         0.164     2.149 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_1/result_reg[0]/Q
                         net (fo=2, routed)           0.094     2.243    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[15]_0[0]
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.045     2.288 r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result[3]_i_5/O
                         net (fo=1, routed)           0.000     2.288    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result[3]_i_5_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.358 r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.358    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[3]_i_1_n_7
    SLICE_X39Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.822     2.542    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/clk
    SLICE_X39Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]/C
                         clock pessimism             -0.544     1.998    
                         clock uncertainty            0.216     2.214    
    SLICE_X39Y61         FDCE (Hold_fdce_C_D)         0.105     2.319    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.252ns (62.484%)  route 0.151ns (37.516%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.551     1.982    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y66         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141     2.123 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[10]/Q
                         net (fo=5, routed)           0.151     2.274    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result_reg[15][9]
    SLICE_X42Y66         LUT2 (Prop_lut2_I0_O)        0.045     2.319 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.319    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[12][1]
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.385 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.385    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__1_n_6
    SLICE_X42Y66         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.817     2.537    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y66         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]/C
                         clock pessimism             -0.542     1.995    
                         clock uncertainty            0.216     2.211    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.134     2.345    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.270ns (65.949%)  route 0.139ns (34.051%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.550     1.981    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y67         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141     2.122 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[13]/Q
                         net (fo=5, routed)           0.139     2.262    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[14][12]
    SLICE_X42Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.391 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.391    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__2_n_6
    SLICE_X42Y67         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.816     2.536    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y67         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]/C
                         clock pessimism             -0.542     1.994    
                         clock uncertainty            0.216     2.210    
    SLICE_X42Y67         FDCE (Hold_fdce_C_D)         0.134     2.344    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.270ns (65.949%)  route 0.139ns (34.051%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.552     1.983    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141     2.124 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[5]/Q
                         net (fo=5, routed)           0.139     2.264    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[14][4]
    SLICE_X42Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.393 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.393    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__0_n_6
    SLICE_X42Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.818     2.538    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]/C
                         clock pessimism             -0.542     1.996    
                         clock uncertainty            0.216     2.212    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.134     2.346    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.558     1.989    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     2.130 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/Q
                         net (fo=5, routed)           0.168     2.298    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[2]
    SLICE_X35Y54         LUT4 (Prop_lut4_I1_O)        0.045     2.343 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.343    system_top_level_i/synthesizer_0/U0/i_aud/p_0_in[2]
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.825     2.545    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
                         clock pessimism             -0.556     1.989    
                         clock uncertainty            0.216     2.205    
    SLICE_X35Y54         FDCE (Hold_fdce_C_D)         0.091     2.296    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.557     1.988    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.164     2.152 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/Q
                         net (fo=4, routed)           0.175     2.327    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg_n_0_[1]
    SLICE_X32Y57         LUT3 (Prop_lut3_I1_O)        0.045     2.372 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.372    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r[1]_i_1_n_0
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.824     2.544    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
                         clock pessimism             -0.556     1.988    
                         clock uncertainty            0.216     2.204    
    SLICE_X32Y57         FDCE (Hold_fdce_C_D)         0.120     2.324    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.251ns (60.902%)  route 0.161ns (39.098%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.552     1.983    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y64         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDCE (Prop_fdce_C_Q)         0.141     2.124 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[3]/Q
                         net (fo=5, routed)           0.161     2.285    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result_reg[15][2]
    SLICE_X42Y64         LUT2 (Prop_lut2_I0_O)        0.045     2.330 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result0_carry_i_2/O
                         net (fo=1, routed)           0.000     2.330    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[4][2]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.395 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry/O[2]
                         net (fo=1, routed)           0.000     2.395    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry_n_5
    SLICE_X42Y64         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.819     2.539    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y64         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]/C
                         clock pessimism             -0.543     1.996    
                         clock uncertainty            0.216     2.212    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.134     2.346    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_0
  To Clock:  clk_out1_system_top_level_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.818ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.292ns (26.813%)  route 3.527ns (73.187%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.807    12.062    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X112Y58        FDCE (Setup_fdce_C_CE)      -0.169    26.880    system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]
  -------------------------------------------------------------------
                         required time                         26.880    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                 14.818    

Slack (MET) :             14.818ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.292ns (26.813%)  route 3.527ns (73.187%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.807    12.062    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X112Y58        FDCE (Setup_fdce_C_CE)      -0.169    26.880    system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]
  -------------------------------------------------------------------
                         required time                         26.880    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                 14.818    

Slack (MET) :             14.958ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.292ns (27.620%)  route 3.386ns (72.380%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.666    11.921    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X112Y57        FDCE (Setup_fdce_C_CE)      -0.169    26.880    system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]
  -------------------------------------------------------------------
                         required time                         26.880    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                 14.958    

Slack (MET) :             14.958ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.292ns (27.620%)  route 3.386ns (72.380%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.818    10.929    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.326    11.255 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.666    11.921    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X112Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X112Y57        FDCE (Setup_fdce_C_CE)      -0.169    26.880    system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]
  -------------------------------------------------------------------
                         required time                         26.880    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                 14.958    

Slack (MET) :             15.141ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.292ns (28.968%)  route 3.168ns (71.032%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 26.638 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.734    10.845    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y53        LUT5 (Prop_lut5_I0_O)        0.326    11.171 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1/O
                         net (fo=4, routed)           0.533    11.704    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1_n_0
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.686    26.638    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C
                         clock pessimism              0.579    27.218    
                         clock uncertainty           -0.168    27.050    
    SLICE_X110Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.845    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.845    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                 15.141    

Slack (MET) :             15.141ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.292ns (28.968%)  route 3.168ns (71.032%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 26.638 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.734    10.845    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X111Y53        LUT5 (Prop_lut5_I0_O)        0.326    11.171 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1/O
                         net (fo=4, routed)           0.533    11.704    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1_n_0
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.686    26.638    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/C
                         clock pessimism              0.579    27.218    
                         clock uncertainty           -0.168    27.050    
    SLICE_X110Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.845    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.845    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                 15.141    

Slack (MET) :             15.166ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.292ns (29.136%)  route 3.142ns (70.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.534    10.645    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I0_O)        0.326    10.971 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.707    11.678    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X110Y57        FDCE (Setup_fdce_C_CE)      -0.205    26.844    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         26.844    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 15.166    

Slack (MET) :             15.166ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.292ns (29.136%)  route 3.142ns (70.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.534    10.645    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I0_O)        0.326    10.971 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.707    11.678    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X110Y57        FDCE (Setup_fdce_C_CE)      -0.205    26.844    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.844    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 15.166    

Slack (MET) :             15.166ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.292ns (29.136%)  route 3.142ns (70.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 26.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.534    10.645    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I0_O)        0.326    10.971 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.707    11.678    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.685    26.637    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
                         clock pessimism              0.579    27.217    
                         clock uncertainty           -0.168    27.049    
    SLICE_X110Y57        FDCE (Setup_fdce_C_CE)      -0.205    26.844    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         26.844    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 15.166    

Slack (MET) :             15.196ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.292ns (29.619%)  route 3.070ns (70.381%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 26.635 - 20.000 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     5.277    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.378 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.866     7.244    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.456     7.700 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           1.110     8.809    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y52        LUT4 (Prop_lut4_I2_O)        0.152     8.961 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.792     9.753    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.358    10.111 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.619    10.730    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X109Y53        LUT5 (Prop_lut5_I0_O)        0.326    11.056 r  system_top_level_i/i2c_config_0/inst/bit_counter_r[4]_i_1/O
                         net (fo=5, routed)           0.549    11.606    system_top_level_i/i2c_config_0/inst/bit_counter_r[4]_i_1_n_0
    SLICE_X106Y53        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.625 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    24.637    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.728 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    24.861    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.952 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    26.635    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X106Y53        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]/C
                         clock pessimism              0.539    27.175    
                         clock uncertainty           -0.168    27.007    
    SLICE_X106Y53        FDPE (Setup_fdpe_C_CE)      -0.205    26.802    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.802    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                 15.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.164     2.286 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/Q
                         net (fo=1, routed)           0.110     2.396    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[7]_42
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/C
                         clock pessimism             -0.549     2.138    
                         clock uncertainty            0.168     2.306    
    SLICE_X108Y54        FDCE (Hold_fdce_C_D)         0.064     2.370    system_top_level_i/i2c_config_0/inst/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.164     2.286 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[0]/Q
                         net (fo=1, routed)           0.116     2.402    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[0]_31
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[0]/C
                         clock pessimism             -0.549     2.138    
                         clock uncertainty            0.168     2.306    
    SLICE_X108Y53        FDCE (Hold_fdce_C_D)         0.059     2.365    system_top_level_i/i2c_config_0/inst/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.756%)  route 0.174ns (55.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X109Y54        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.141     2.263 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/Q
                         net (fo=1, routed)           0.174     2.437    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[12]_34
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.690    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/C
                         clock pessimism             -0.529     2.161    
                         clock uncertainty            0.168     2.329    
    SLICE_X110Y54        FDCE (Hold_fdce_C_D)         0.070     2.399    system_top_level_i/i2c_config_0/inst/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.636     2.123    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y55        FDRE (Prop_fdre_C_Q)         0.141     2.264 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[4]/Q
                         net (fo=1, routed)           0.172     2.436    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[4]_40
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.690    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[4]/C
                         clock pessimism             -0.551     2.139    
                         clock uncertainty            0.168     2.307    
    SLICE_X110Y54        FDCE (Hold_fdce_C_D)         0.070     2.377    system_top_level_i/i2c_config_0/inst/data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.468%)  route 0.176ns (55.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDRE (Prop_fdre_C_Q)         0.141     2.263 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/Q
                         net (fo=1, routed)           0.176     2.439    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[5]_41
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.690    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[5]/C
                         clock pessimism             -0.551     2.139    
                         clock uncertainty            0.168     2.307    
    SLICE_X110Y54        FDCE (Hold_fdce_C_D)         0.072     2.379    system_top_level_i/i2c_config_0/inst/data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.409     1.118    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.138 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.408    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.536 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.655    system_top_level_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.454     1.393    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.436 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.931    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.523     1.408    
                         clock uncertainty            0.168     1.576    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.017     1.593    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.816%)  route 0.169ns (47.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141     2.263 f  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/Q
                         net (fo=16, routed)          0.169     2.432    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]
    SLICE_X111Y57        LUT4 (Prop_lut4_I2_O)        0.048     2.480 r  system_top_level_i/i2c_config_0/inst/rom_data_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.480    system_top_level_i/i2c_config_0/inst/rom_data_r[2]
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.907     2.689    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]/C
                         clock pessimism             -0.554     2.135    
                         clock uncertainty            0.168     2.303    
    SLICE_X111Y57        FDRE (Hold_fdre_C_D)         0.105     2.408    system_top_level_i/i2c_config_0/inst/rom_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.325%)  route 0.168ns (50.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.164     2.286 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/Q
                         net (fo=1, routed)           0.168     2.455    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[14]_36
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y54        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[14]/C
                         clock pessimism             -0.549     2.138    
                         clock uncertainty            0.168     2.306    
    SLICE_X108Y54        FDCE (Hold_fdce_C_D)         0.076     2.382    system_top_level_i/i2c_config_0/inst/data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141     2.263 r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/Q
                         net (fo=17, routed)          0.172     2.435    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]
    SLICE_X111Y57        LUT4 (Prop_lut4_I3_O)        0.045     2.480 r  system_top_level_i/i2c_config_0/inst/rom_data_r[5]_i_1/O
                         net (fo=1, routed)           0.000     2.480    system_top_level_i/i2c_config_0/inst/rom_data_r[5]
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.907     2.689    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]/C
                         clock pessimism             -0.554     2.135    
                         clock uncertainty            0.168     2.303    
    SLICE_X111Y57        FDRE (Hold_fdre_C_D)         0.104     2.407    system_top_level_i/i2c_config_0/inst/rom_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.461    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.487 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.635     2.122    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X108Y55        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.148     2.270 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/Q
                         net (fo=1, routed)           0.120     2.390    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[9]_44
    SLICE_X109Y55        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.753    system_top_level_i/i2c_config_0/inst/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.782 r  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.905     2.687    system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG
    SLICE_X109Y55        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[9]/C
                         clock pessimism             -0.552     2.135    
                         clock uncertainty            0.168     2.303    
    SLICE_X109Y55        FDCE (Hold_fdce_C_D)         0.012     2.315    system_top_level_i/i2c_config_0/inst/data_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_0
  To Clock:  clk_out2_system_top_level_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.081ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.121ns (23.561%)  route 3.637ns (76.439%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          1.361    10.614    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.362    10.976 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[3]_i_1/O
                         net (fo=1, routed)           0.565    11.541    system_top_level_i/synthesizer_0/U0/i_aud/p_0_in__1[3]
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_D)       -0.265    87.621    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.621    
                         arrival time                         -11.541    
  -------------------------------------------------------------------
                         slack                                 76.081    

Slack (MET) :             76.317ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.215ns (24.806%)  route 3.683ns (75.194%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.207ns = ( 87.586 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          1.075    10.328    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I2_O)        0.332    10.660 r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_8/O
                         net (fo=1, routed)           0.897    11.557    system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_8_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.681 r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_2/O
                         net (fo=1, routed)           0.000    11.681    system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_i_2_n_0
    SLICE_X34Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.479    87.586    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg/C
                         clock pessimism              0.549    88.136    
                         clock uncertainty           -0.216    87.920    
    SLICE_X34Y57         FDCE (Setup_fdce_C_D)        0.077    87.997    system_top_level_i/synthesizer_0/U0/i_aud/data_out_r_reg
  -------------------------------------------------------------------
                         required time                         87.997    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                 76.317    

Slack (MET) :             76.522ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_CE)      -0.205    87.681    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         87.681    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.522    

Slack (MET) :             76.522ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_CE)      -0.205    87.681    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         87.681    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.522    

Slack (MET) :             76.522ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y57         FDPE (Setup_fdpe_C_CE)      -0.205    87.681    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.681    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.522    

Slack (MET) :             76.522ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.091ns (24.930%)  route 3.285ns (75.070%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.624    11.159    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y57         FDCE (Setup_fdce_C_CE)      -0.205    87.681    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         87.681    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 76.522    

Slack (MET) :             76.662ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.091ns (25.753%)  route 3.145ns (74.247%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 87.585 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.950    10.203    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.535 r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.484    11.019    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0
    SLICE_X33Y58         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.478    87.585    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X33Y58         FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]/C
                         clock pessimism              0.516    88.102    
                         clock uncertainty           -0.216    87.886    
    SLICE_X33Y58         FDPE (Setup_fdpe_C_CE)      -0.205    87.681    system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         87.681    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                 76.662    

Slack (MET) :             76.873ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/current_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.776ns (41.691%)  route 2.484ns (58.309%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.197ns = ( 87.576 - 81.379 ) 
    Source Clock Delay      (SCD):    6.776ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.645     6.776    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/clk
    SLICE_X38Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/current_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.518     7.294 f  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/current_value_reg[3]/Q
                         net (fo=6, routed)           1.529     8.822    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/result_reg[14][0]
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.124     8.946 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.946    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/i__carry_i_4__1_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.459 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.459    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir1_inferred__0/i__carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.713 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir1_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.955    10.669    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir12_in
    SLICE_X40Y68         LUT4 (Prop_lut4_I2_O)        0.367    11.036 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_i_1__2/O
                         net (fo=1, routed)           0.000    11.036    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_i_1__2_n_0
    SLICE_X40Y68         FDPE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.469    87.576    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/clk
    SLICE_X40Y68         FDPE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg/C
                         clock pessimism              0.516    88.093    
                         clock uncertainty           -0.216    87.877    
    SLICE_X40Y68         FDPE (Setup_fdpe_C_D)        0.031    87.908    system_top_level_i/synthesizer_0/U0/g_wave_gens[3].i_wav/dir_reg
  -------------------------------------------------------------------
                         required time                         87.908    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                 76.873    

Slack (MET) :             76.957ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.091ns (27.197%)  route 2.920ns (72.803%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.207ns = ( 87.586 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.569     9.822    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X34Y56         LUT2 (Prop_lut2_I0_O)        0.332    10.154 r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.640    10.794    system_top_level_i/synthesizer_0/U0/i_aud/left_sample_r_0
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.479    87.586    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]/C
                         clock pessimism              0.549    88.136    
                         clock uncertainty           -0.216    87.920    
    SLICE_X34Y58         FDCE (Setup_fdce_C_CE)      -0.169    87.751    system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[10]
  -------------------------------------------------------------------
                         required time                         87.751    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 76.957    

Slack (MET) :             76.957ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.091ns (27.197%)  route 2.920ns (72.803%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.207ns = ( 87.586 - 81.379 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206     5.030    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.131 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.652     6.783    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     7.301 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[1]/Q
                         net (fo=6, routed)           1.140     8.441    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.565 f  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2/O
                         net (fo=2, routed)           0.571     9.136    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[6]_i_2_n_0
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.117     9.253 f  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3/O
                         net (fo=20, routed)          0.569     9.822    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_3_n_0
    SLICE_X34Y56         LUT2 (Prop_lut2_I0_O)        0.332    10.154 r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r[15]_i_1/O
                         net (fo=16, routed)          0.640    10.794    system_top_level_i/synthesizer_0/U0/i_aud/left_sample_r_0
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.922    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.005 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    86.017    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.108 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.479    87.586    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]/C
                         clock pessimism              0.549    88.136    
                         clock uncertainty           -0.216    87.920    
    SLICE_X34Y58         FDCE (Setup_fdce_C_CE)      -0.169    87.751    system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[14]
  -------------------------------------------------------------------
                         required time                         87.751    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 76.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.558     1.989    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     2.130 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/Q
                         net (fo=5, routed)           0.168     2.298    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[2]
    SLICE_X35Y54         LUT5 (Prop_lut5_I4_O)        0.042     2.340 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.340    system_top_level_i/synthesizer_0/U0/i_aud/p_0_in[3]
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.825     2.545    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]/C
                         clock pessimism             -0.556     1.989    
                         clock uncertainty            0.216     2.205    
    SLICE_X35Y54         FDCE (Hold_fdce_C_D)         0.107     2.312    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.557     1.988    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.164     2.152 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/Q
                         net (fo=4, routed)           0.175     2.327    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg_n_0_[1]
    SLICE_X32Y57         LUT4 (Prop_lut4_I0_O)        0.043     2.370 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_1/O
                         net (fo=1, routed)           0.000     2.370    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_i_1_n_0
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.824     2.544    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg/C
                         clock pessimism             -0.556     1.988    
                         clock uncertainty            0.216     2.204    
    SLICE_X32Y57         FDCE (Hold_fdce_C_D)         0.131     2.335    system_top_level_i/synthesizer_0/U0/i_aud/bclk_r_reg
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.943%)  route 0.212ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.554     1.985    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/clk
    SLICE_X39Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.141     2.126 r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[2]/Q
                         net (fo=2, routed)           0.212     2.338    system_top_level_i/synthesizer_0/U0/i_aud/result_reg[15][2]
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.824     2.544    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X34Y58         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]/C
                         clock pessimism             -0.523     2.021    
                         clock uncertainty            0.216     2.237    
    SLICE_X34Y58         FDCE (Hold_fdce_C_D)         0.063     2.300    system_top_level_i/synthesizer_0/U0/i_aud/right_sample_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_mul/adder_1/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.279ns (74.738%)  route 0.094ns (25.262%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.554     1.985    system_top_level_i/synthesizer_0/U0/i_mul/adder_1/clk
    SLICE_X38Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDCE (Prop_fdce_C_Q)         0.164     2.149 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_1/result_reg[0]/Q
                         net (fo=2, routed)           0.094     2.243    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[15]_0[0]
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.045     2.288 r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result[3]_i_5/O
                         net (fo=1, routed)           0.000     2.288    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result[3]_i_5_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.358 r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.358    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[3]_i_1_n_7
    SLICE_X39Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.822     2.542    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/clk
    SLICE_X39Y61         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]/C
                         clock pessimism             -0.544     1.998    
                         clock uncertainty            0.216     2.214    
    SLICE_X39Y61         FDCE (Hold_fdce_C_D)         0.105     2.319    system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.252ns (62.484%)  route 0.151ns (37.516%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.551     1.982    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y66         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141     2.123 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[10]/Q
                         net (fo=5, routed)           0.151     2.274    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result_reg[15][9]
    SLICE_X42Y66         LUT2 (Prop_lut2_I0_O)        0.045     2.319 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.319    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[12][1]
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.385 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.385    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__1_n_6
    SLICE_X42Y66         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.817     2.537    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y66         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]/C
                         clock pessimism             -0.542     1.995    
                         clock uncertainty            0.216     2.211    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.134     2.345    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.270ns (65.949%)  route 0.139ns (34.051%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.550     1.981    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y67         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141     2.122 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[13]/Q
                         net (fo=5, routed)           0.139     2.262    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[14][12]
    SLICE_X42Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.391 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.391    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__2_n_6
    SLICE_X42Y67         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.816     2.536    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y67         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]/C
                         clock pessimism             -0.542     1.994    
                         clock uncertainty            0.216     2.210    
    SLICE_X42Y67         FDCE (Hold_fdce_C_D)         0.134     2.344    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.270ns (65.949%)  route 0.139ns (34.051%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.552     1.983    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141     2.124 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[5]/Q
                         net (fo=5, routed)           0.139     2.264    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[14][4]
    SLICE_X42Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.393 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.393    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry__0_n_6
    SLICE_X42Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.818     2.538    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y65         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]/C
                         clock pessimism             -0.542     1.996    
                         clock uncertainty            0.216     2.212    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.134     2.346    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.558     1.989    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     2.130 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/Q
                         net (fo=5, routed)           0.168     2.298    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg__0[2]
    SLICE_X35Y54         LUT4 (Prop_lut4_I1_O)        0.045     2.343 r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.343    system_top_level_i/synthesizer_0/U0/i_aud/p_0_in[2]
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.825     2.545    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X35Y54         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]/C
                         clock pessimism             -0.556     1.989    
                         clock uncertainty            0.216     2.205    
    SLICE_X35Y54         FDCE (Hold_fdce_C_D)         0.091     2.296    system_top_level_i/synthesizer_0/U0/i_aud/lrclk_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.557     1.988    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.164     2.152 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/Q
                         net (fo=4, routed)           0.175     2.327    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg_n_0_[1]
    SLICE_X32Y57         LUT3 (Prop_lut3_I1_O)        0.045     2.372 r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.372    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r[1]_i_1_n_0
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.824     2.544    system_top_level_i/synthesizer_0/U0/i_aud/clk
    SLICE_X32Y57         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]/C
                         clock pessimism             -0.556     1.988    
                         clock uncertainty            0.216     2.204    
    SLICE_X32Y57         FDCE (Hold_fdce_C_D)         0.120     2.324    system_top_level_i/synthesizer_0/U0/i_aud/bclk_counter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.251ns (60.902%)  route 0.161ns (39.098%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696     1.405    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.431 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.552     1.983    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/clk
    SLICE_X43Y64         FDCE                                         r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDCE (Prop_fdce_C_Q)         0.141     2.124 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/current_value_reg[3]/Q
                         net (fo=5, routed)           0.161     2.285    system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result_reg[15][2]
    SLICE_X42Y64         LUT2 (Prop_lut2_I0_O)        0.045     2.330 r  system_top_level_i/synthesizer_0/U0/g_wave_gens[1].i_wav/result0_carry_i_2/O
                         net (fo=1, routed)           0.000     2.330    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/current_value_reg[4][2]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.395 r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry/O[2]
                         net (fo=1, routed)           0.000     2.395    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result0_carry_n_5
    SLICE_X42Y64         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  system_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752     1.691    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.720 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.819     2.539    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/clk
    SLICE_X42Y64         FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]/C
                         clock pessimism             -0.543     1.996    
                         clock uncertainty            0.216     2.212    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.134     2.346    system_top_level_i/synthesizer_0/U0/i_mul/adder_2/result_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.049    





