[{"DBLP title": "Configurable Network Protocol Accelerator (COPA).", "DBLP authors": ["Venkata Krishnan", "Olivier Serres", "Michael Blocksome"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2020.3042167", "OA papers": [{"PaperId": "https://openalex.org/W3107015997", "PaperTitle": "Configurable Network Protocol Accelerator (COPA)", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Venkata Krishnan", "Olivier Serres", "Michael A. Blocksome"]}]}, {"DBLP title": "Distributed Deep Learning With GPU-FPGA Heterogeneous Computing.", "DBLP authors": ["Kenji Tanaka", "Yuki Arikawa", "Tsuyoshi Ito", "Kazutaka Morita", "Naru Nemoto", "Kazuhiko Terada", "Junji Teramoto", "Takeshi Sakamoto"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2020.3039835", "OA papers": [{"PaperId": "https://openalex.org/W3106981120", "PaperTitle": "Distributed Deep Learning With GPU-FPGA Heterogeneous Computing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NTT (Japan)": 8.0}, "Authors": ["Kenji F. Tanaka", "Yuki Arikawa", "Tsuyoshi Ito", "Kazutaka Morita", "Naru Nemoto", "Kazuhiko Terada", "Junji Teramoto", "Takeshi Sakamoto"]}]}, {"DBLP title": "PCI Express 6.0 Specification: A Low-Latency, High-Bandwidth, High-Reliability, and Cost-Effective Interconnect With 64.0 GT/s PAM-4 Signaling.", "DBLP authors": ["Debendra Das Sharma"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2020.3039925", "OA papers": [{"PaperId": "https://openalex.org/W3107819383", "PaperTitle": "PCI Express 6.0 Specification: A Low-Latency, High-Bandwidth, High-Reliability, and Cost-Effective Interconnect With 64.0 GT/s PAM-4 Signaling", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Intel (United States)": 1.0}, "Authors": ["Debendra Das Sharma"]}]}, {"DBLP title": "The Open Domain-Specific Architecture.", "DBLP authors": ["Bapiraju Vinnakota", "Ishwar Agarwal", "Kevin Drucker", "Dharmesh Jani", "Gary Miller", "Millind Mittal", "Robert Wang"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2020.3042383", "OA papers": [{"PaperId": "https://openalex.org/W3106880484", "PaperTitle": "The Open Domain-Specific Architecture", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"San Jose State University": 1.0, "Microsoft (United States)": 1.0, "Meta (United States)": 1.0, "Menlo School": 1.0, "NXP Semiconductors Austin Oak Hill, Austin, TX, USA": 1.0, "Xilinx (United States)": 1.0, "Analogx, Toronto, ON, Canada": 1.0}, "Authors": ["Bapi Vinnakota", "Ishwar Agarwal", "Kevin Drucker", "Dharmesh J. Jani", "Gary Miller", "Millind Mittal", "Wei Wang"]}]}, {"DBLP title": "DVL-Lossy: Isolating Congesting Flows to Optimize Packet Dropping in Lossy Data-Center Networks.", "DBLP authors": ["Cristina Olmedilla", "Jes\u00fas Escudero-Sahuquillo", "Pedro Javier Garc\u00eda", "Francisco J. Alfaro-Cort\u00e9s", "Jos\u00e9 L. S\u00e1nchez", "Francisco J. Quiles", "Wenhao Sun", "Xiang Yu", "Yonghui Xu", "Jos\u00e9 Duato"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2020.3042263", "OA papers": [{"PaperId": "https://openalex.org/W3107047595", "PaperTitle": "DVL-Lossy: Isolating Congesting Flows to Optimize Packet Dropping in Lossy Data-Center Networks", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Castilla-La Mancha": 6.0, "Huawei Technologies (China)": 3.0, "Universitat Polit&#x00E8;cnica de Val&#x00E8;ncia, Valencia, Spain": 1.0}, "Authors": ["Cristina Olmedilla", "Jesus Escudero-Sahuquillo", "Pedro Garc\u00eda-Garc\u00eda", "Francisco J. Alfaro-Cort\u00e9s", "Jos\u00e9 Luis S\u00e1nchez", "Francisco J. Quiles", "Wenhao Sun", "Xiang Yu", "Yonghui Xu", "Jos\u00e9 Duato"]}]}, {"DBLP title": "Reliable and Time-Efficient Virtualized Function Placement.", "DBLP authors": ["Roi Ben Haim", "Ori Rottenstreich"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2020.3040348", "OA papers": [{"PaperId": "https://openalex.org/W3108041399", "PaperTitle": "Reliable and Time-Efficient Virtualized Function Placement", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0}, "Authors": ["Roi Ben Haim", "Ori Rottenstreich"]}]}, {"DBLP title": "An Open Inter-Chiplet Communication Link: Bunch of Wires (BoW).", "DBLP authors": ["Shahab Ardalan", "Ramin Farjadrad", "Mark Kuemerle", "Ken Poulton", "Suresh Subramaniam", "Bapiraju Vinnakota"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2020.3040410", "OA papers": [{"PaperId": "https://openalex.org/W3108101844", "PaperTitle": "An Open Inter-Chiplet Communication Link: Bunch of Wires (BoW)", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Ayar Labs (United States)": 1.0, "Marvell Semiconductor, Inc., Santa Clara, CA USA": 1.0, "[Marvell Semiconductor, Inc., Essex Junction, VT, USA]": 1.0, "Keysight Technologies (United States)": 1.0, "Apex Semiconductors, San Jose, CA, USA": 1.0, "Broadcom (United States)": 1.0}, "Authors": ["Shahab Ardalan", "Ramin Farjadrad", "Mark Kuemerle", "Ken Poulton", "Suresh Subramaniam", "B. Vinnakota"]}]}, {"DBLP title": "ExHero: Execution History-Aware Error-Rate Estimation in Pipelined Designs.", "DBLP authors": ["Ioannis Tsiokanos", "Georgios Karakonstantis"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2020.3012045", "OA papers": [{"PaperId": "https://openalex.org/W3045739028", "PaperTitle": "ExHero: Execution History-Aware Error-Rate Estimation in Pipelined Designs", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Queen's University Belfast": 2.0}, "Authors": ["Ioannis Tsiokanos", "Georgios Karakonstantis"]}]}, {"DBLP title": "Cost-Effective and Flexible Asynchronous Interconnect Technology for GALS Systems.", "DBLP authors": ["Davide Bertozzi", "Gabriele Miorandi", "Alberto Ghiribaldi", "Wayne P. Burleson", "Greg Sadowski", "Kshitij Bhardwaj", "Weiwei Jiang", "Steven M. Nowick"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2020.3002790", "OA papers": [{"PaperId": "https://openalex.org/W3036607789", "PaperTitle": "Cost-Effective and Flexible Asynchronous Interconnect Technology for GALS Systems", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Ferrara": 3.0, "University of Massachusetts Amherst": 1.0, "Advanced Micro Devices (Canada)": 1.0, "Columbia University": 3.0}, "Authors": ["Davide Bertozzi", "Gabriele Miorandi", "Alberto Ghiribaldi", "Wayne Burleson", "Greg Sadowski", "Kshitij Bhardwaj", "Weiwei Jiang", "Steven M. Nowick"]}]}, {"DBLP title": "IBM's POWER10 Processor.", "DBLP authors": ["William J. Starke", "Brian W. Thompto", "Jeffrey Stuecheli", "Jos\u00e9 E. Moreira"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3058632", "OA papers": [{"PaperId": "https://openalex.org/W3130236035", "PaperTitle": "IBM's POWER10 Processor", "Year": 2021, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"IBM (United States)": 4.0}, "Authors": ["William J. Starke", "Thompto Brian W", "Jeffrey A. Stuecheli", "Jos\u00e9 Cl\u00e1udio Fonseca Moreira"]}]}, {"DBLP title": "Marvell ThunderX3: Next-Generation Arm-Based Server Processor.", "DBLP authors": ["Rabin Sugumar", "Mehul Shah", "Ricardo Ramirez"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3055451", "OA papers": [{"PaperId": "https://openalex.org/W3127172286", "PaperTitle": "Marvell ThunderX3: Next-Generation Arm-Based Server Processor", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Marvell (United States)": 3.0}, "Authors": ["Rabin Sugumar", "Mehul A Shah", "Ricardo Ramirez"]}]}, {"DBLP title": "The Xbox Series X System Architecture.", "DBLP authors": ["Mark Grossman", "Jeff Andrews"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3058629", "OA papers": [{"PaperId": "https://openalex.org/W3132832791", "PaperTitle": "The Xbox Series X System Architecture", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Microsoft (United States)": 2.0}, "Authors": ["Mark Grossman", "Jeffrey G. Andrews"]}]}, {"DBLP title": "NVIDIA A100 Tensor Core GPU: Performance and Innovation.", "DBLP authors": ["Jack Choquette", "Wishwesh Gandhi", "Olivier Giroux", "Nick Stam", "Ronny Krashinsky"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3061394", "OA papers": [{"PaperId": "https://openalex.org/W3130554079", "PaperTitle": "NVIDIA A100 Tensor Core GPU: Performance and Innovation", "Year": 2021, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"[Nvidia, Singapore]": 5.0}, "Authors": ["Jack Hilaire Choquette", "Gandhi Wishwesh Anil", "Olivier Giroux", "Nick Stam", "Ronny Krashinsky"]}]}, {"DBLP title": "Manticore: A 4096-Core RISC-V Chiplet Architecture for Ultraefficient Floating-Point Computing.", "DBLP authors": ["Florian Zaruba", "Fabian Schuiki", "Luca Benini"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2020.3045564", "OA papers": [{"PaperId": "https://openalex.org/W3112773671", "PaperTitle": "Manticore: A 4096-Core RISC-V Chiplet Architecture for Ultraefficient Floating-Point Computing", "Year": 2021, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ETH Zurich": 2.0, "University of Bologna": 1.0}, "Authors": ["Florian Zaruba", "Fabian Schuiki", "Luca Benini"]}]}, {"DBLP title": "Pensando Distributed Services Architecture.", "DBLP authors": ["Michael Galles", "Francis Matus"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3058560", "OA papers": [{"PaperId": "https://openalex.org/W3133401219", "PaperTitle": "Pensando Distributed Services Architecture", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pensando Systems, Inc., Milpitas, CA, USA": 2.0}, "Authors": ["Michael Galles", "Francis Matus"]}]}, {"DBLP title": "Compute Substrate for Software 2.0.", "DBLP authors": ["Jasmina Vasiljevic", "Ljubisa Bajic", "Davor Capalija", "Stanislav Sokorac", "Dragoljub Ignjatovic", "Lejla Bajic", "Milos Trajkovic", "Ivan Hamer", "Ivan Matosevic", "Aleksandar Cejkov", "Utku Aydonat", "Tony Zhou", "Syed Zohaib Gilani", "Armond Paiva", "Joseph Chu", "Djordje Maksimovic", "Stephen Alexander Chin", "Zahi Moudallal", "Akhmed Rakhmati", "Sean Nijjar", "Almeet Bhullar", "Boris Drazic", "Charles Lee", "James Sun", "Kei-Ming Kwong", "James Connolly", "Miles Dooley", "Hassan Farooq", "Joy Yu Ting Chen", "Matthew Walker", "Keivan Dabiri", "Kyle Mabee", "Rakesh Shaji Lal", "Namal Rajatheva", "Renjith Retnamma", "Shripad Karodi", "Daniel Rosen", "Emilio Munoz", "Andrew Lewycky", "Aleksandar Knezevic", "Raymond Kim", "Allan Rui", "Alexander Drouillard", "David Thompson"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3061912", "OA papers": [{"PaperId": "https://openalex.org/W3135242540", "PaperTitle": "Compute Substrate for Software 2.0", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tenstorrent Inc., Toronto, ON, Canada": 44.0}, "Authors": ["Jasmina Vasiljevic", "Ljubisa Bajic", "Davor Capalija", "Stanislav Sokorac", "Dragoljub Ignjatovic", "Lejla Bajic", "Milos Trajkovic", "Ivan Hamer", "Ivan Matosevic", "Aleksandar Cejkov", "Utku Aydonat", "Tony X. Zhou", "Syed Amir Gilani", "Armond Paiva", "Joseph Chu", "Djordje Maksimovic", "Stephen Alexander Chin", "Zahi Moudallal", "Akhmed Rakhmati", "Sean Nijjar", "Almeet Bhullar", "Boris Drazic", "Charles Lee", "James Sun", "Kei-Ming Kwong", "James Connolly", "Miles Dooley", "Hassan Farooq", "Joy Iong-Zong Chen", "Matthew C. Walker", "Keivan Dabiri", "Kyle Mabee", "Rakesh Lal", "Namal Rajatheva", "Renjith Retnamma", "Shripad Karodi", "Daniel G. Rosen", "Emilio Munoz", "Andrew Lewycky", "A. Knezevic", "Raymond J. Kim", "Allan Rui", "Alexander Drouillard", "David R. Thompson"]}]}, {"DBLP title": "The Design Process for Google's Training Chips: TPUv2 and TPUv3.", "DBLP authors": ["Thomas Norrie", "Nishant Patil", "Doe Hyun Yoon", "George Kurian", "Sheng Li", "James Laudon", "Cliff Young", "Norman P. Jouppi", "David A. Patterson"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3058217", "OA papers": [{"PaperId": "https://openalex.org/W3127736057", "PaperTitle": "The Design Process for Google's Training Chips: TPUv2 and TPUv3", "Year": 2021, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Google (United States)": 8.5, "University of California, Berkeley": 0.5}, "Authors": ["Thomas Norrie", "Nishant Patil", "Doe Hyun Yoon", "George Kurian", "Sheng Li", "James Laudon", "Cliff Young", "Norman P. Jouppi", "David A. Patterson"]}]}, {"DBLP title": "Klessydra-T: Designing Vector Coprocessors for Multithreaded Edge-Computing Cores.", "DBLP authors": ["Abdallah Cheikh", "Stefano Sordillo", "Antonio Mastrandrea", "Francesco Menichelli", "Giuseppe Scotti", "Mauro Olivieri"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3050962", "OA papers": [{"PaperId": "https://openalex.org/W3118606186", "PaperTitle": "Klessydra-T: Designing Vector Coprocessors for Multithreaded Edge-Computing Cores", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Sapienza University of Rome": 6.0}, "Authors": ["Abdallah Cheikh", "Stefano Sordillo", "Antonio Mastrandrea", "Francesco Menichelli", "Giuseppe Scotti", "Mauro Olivieri"]}]}, {"DBLP title": "Hidden Potential Within Video Game Consoles.", "DBLP authors": ["Michael Mattioli", "Atte Lahtiranta"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3055681", "OA papers": [{"PaperId": "https://openalex.org/W3122436507", "PaperTitle": "Hidden Potential Within Video Game Consoles", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Goldman Sachs (United States)": 2.0}, "Authors": ["Michael Mattioli", "Atte Lahtiranta"]}]}, {"DBLP title": "A Brief History of Warehouse-Scale Computing.", "DBLP authors": ["Luiz Andr\u00e9 Barroso"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3055379", "OA papers": [{"PaperId": "https://openalex.org/W3146349974", "PaperTitle": "A Brief History of Warehouse-Scale Computing", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Google (United States)": 1.0}, "Authors": ["Luiz Barroso"]}]}, {"DBLP title": "Top Picks From the 2020 Computer Architecture Conferences.", "DBLP authors": ["Daniel A. Jim\u00e9nez"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3074795", "OA papers": [{"PaperId": "https://openalex.org/W3165858800", "PaperTitle": "Top Picks From the 2020 Computer Architecture Conferences", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas A&M University": 1.0}, "Authors": ["Daniel E. Jimenez"]}]}, {"DBLP title": "The Vision Behind MLPerf: Understanding AI Inference Performance.", "DBLP authors": ["Vijay Janapa Reddi", "Christine Cheng", "David Kanter", "Peter Mattson", "Guenther Schmuelling", "Carole-Jean Wu"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3066343", "OA papers": [{"PaperId": "https://openalex.org/W3138037053", "PaperTitle": "The Vision Behind MLPerf: Understanding AI Inference Performance", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Harvard University Press": 1.0, "Intel (United States)": 1.0, "MLCommons, Mountain View, CA, USA": 1.0, "Google (United States)": 1.0, "Microsoft (United States)": 1.0, "Meta (United States)": 0.5, "Menlo School": 0.5}, "Authors": ["Vijay Janapa Reddi", "Christine S. Cheng", "David R. Kanter", "Peter Mattson", "Guenther Schmuelling", "Carole-Jean Wu"]}]}, {"DBLP title": "Superconductor Computing for Neural Networks.", "DBLP authors": ["Koki Ishida", "Ilkwon Byun", "Ikki Nagaoka", "Kosuke Fukumitsu", "Masamitsu Tanaka", "Satoshi Kawakami", "Teruo Tanimoto", "Takatsugu Ono", "Jangwoo Kim", "Koji Inoue"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3070488", "OA papers": [{"PaperId": "https://openalex.org/W3139694755", "PaperTitle": "Superconductor Computing for Neural Networks", "Year": 2021, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Kyushu University": 6.0, "Seoul National University": 2.0, "Nagoya University": 2.0}, "Authors": ["Koki Ishida", "Ilkwon Byun", "Ikki Nagaoka", "Kosuke Fukumitsu", "Akira Fujimaki", "Satoshi Kawakami", "Teruo Tanimoto", "Takatsugu Ono", "Jangwoo Kim", "Koji Inoue"]}]}, {"DBLP title": "Leaking Secrets Through Compressed Caches.", "DBLP authors": ["Po-An Tsai", "Andr\u00e9s S\u00e1nchez", "Christopher W. Fletcher", "Daniel S\u00e1nchez"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3069158", "OA papers": [{"PaperId": "https://openalex.org/W3140468754", "PaperTitle": "Leaking Secrets Through Compressed Caches", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nvidia (United States)": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, "University of Illinois Urbana-Champaign": 1.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Po-An Tsai", "Andr\u00e9s L\u00f3pez S\u00e1nchez", "Christopher D.M. Fletcher", "Daniel S. Sanchez"]}]}, {"DBLP title": "Understanding Acceleration Opportunities at Hyperscale.", "DBLP authors": ["Akshitha Sriraman", "Abhishek Dhanotia"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3066615", "OA papers": [{"PaperId": "https://openalex.org/W3146584298", "PaperTitle": "Understanding Acceleration Opportunities at Hyperscale", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Michigan\u2013Ann Arbor": 1.0, "Meta (United States)": 0.5, "Menlo School": 0.5}, "Authors": ["Akshitha Sriraman", "Abhishek Dhanotia"]}]}, {"DBLP title": "Accelerating Genomic Data Analytics With Composable Hardware Acceleration Framework.", "DBLP authors": ["Tae Jun Ham", "Yejin Lee", "Seong Hoon Seo", "U. Gyeong Song", "Jae W. Lee", "David Bruns-Smith", "Brendan Sweeney", "Krste Asanovic", "Young H. Oh", "Lisa Wu Wills"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3072385", "OA papers": [{"PaperId": "https://openalex.org/W3156896167", "PaperTitle": "Accelerating Genomic Data Analytics With Composable Hardware Acceleration Framework", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"SEOUL NATIONAL UNIVERSITY Seoul, South Korea": 5.0, "University of California, Berkeley": 3.0, "Sungkyunkwan University": 1.0, "Duke University": 1.0}, "Authors": ["Tae Jun Ham", "Ye-Jin Lee", "Seong-Hoon Seo", "U Gyeong Song", "Jae Sung Lee", "David Bruns-Smith", "Brendan Sweeney", "Krste Asanovic", "Jae Hoon Chung", "Lisa Wu Wills"]}]}, {"DBLP title": "uGEMM: Unary Computing for GEMM Applications.", "DBLP authors": ["Di Wu", "Jingjie Li", "Ruokai Yin", "Hsuan Hsiao", "Younghyun Kim", "Joshua San Miguel"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3065369", "OA papers": [{"PaperId": "https://openalex.org/W3137680490", "PaperTitle": "uGEMM: Unary Computing for GEMM Applications", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Wisconsin\u2013Madison": 5.0, "University of Toronto": 1.0}, "Authors": ["Di Wu", "Jingjie Li", "Ruokai Yin", "Hsuan Hsiao Ma", "Younghyun Kim", "Joshua San Miguel"]}]}, {"DBLP title": "BabelFish: Fusing Address Translations for Containers.", "DBLP authors": ["Dimitrios Skarlatos", "Umur Darbaz", "Bhargava Gopireddy", "Nam Sung Kim", "Josep Torrellas"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3073194", "OA papers": [{"PaperId": "https://openalex.org/W3155813922", "PaperTitle": "BabelFish: Fusing Address Translations for Containers", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Illinois Urbana-Champaign": 5.0}, "Authors": ["Dimitrios Skarlatos", "Umur Darbaz", "Bhargava Gopireddy", "Nam Kim", "Josep Torrellas"]}]}, {"DBLP title": "Characterizing and Modeling Nonvolatile Memory Systems.", "DBLP authors": ["Zixuan Wang", "Xiao Liu", "Jian Yang", "Theodore Michailidis", "Steven Swanson", "Jishen Zhao"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3065305", "OA papers": [{"PaperId": "https://openalex.org/W3165152505", "PaperTitle": "Characterizing and Modeling Nonvolatile Memory Systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, San Diego": 5.0, "Google (United States)": 1.0}, "Authors": ["Zixuan Wang", "Xiao Liu", "Jian Yang", "Theodore Michailidis", "Steven M. Swanson", "Jishen Zhao"]}]}, {"DBLP title": "Temporal Computing With Superconductors.", "DBLP authors": ["Georgios Tzimpragos", "Jennifer Volk", "Dilip Vasudevan", "Nestan Tsiskaridze", "George Michelogiannakis", "Advait Madhavan", "John Shalf", "Timothy Sherwood"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3066377", "OA papers": [{"PaperId": "https://openalex.org/W3138700451", "PaperTitle": "Temporal Computing With Superconductors", "Year": 2021, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Santa Barbara": 3.0, "Lawrence Berkeley National Laboratory": 3.0, "Stanford University": 1.0, "University of Maryland, College Park": 1.0}, "Authors": ["Georgios Tzimpragos", "Jennifer Volk", "Dilip Vasudevan", "Nestan Tsiskaridze", "George Michelogiannakis", "Advait Madhavan", "John Shalf", "Timothy Sherwood"]}]}, {"DBLP title": "A Next-Generation Cryogenic Processor Architecture.", "DBLP authors": ["Ilkwon Byun", "Dongmoon Min", "Gyu-hyeon Lee", "Seongmin Na", "Jangwoo Kim"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3070133", "OA papers": [{"PaperId": "https://openalex.org/W3151271224", "PaperTitle": "A Next-Generation Cryogenic Processor Architecture", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 5.0}, "Authors": ["Ilkwon Byun", "Dongmoon Min", "Gyu-hyeon Lee", "Seongmin Na", "Jangwoo Kim"]}]}, {"DBLP title": "Balancing Specialized Versus Flexible Computation in Brain-Computer Interfaces.", "DBLP authors": ["Ioannis Karageorgos", "Karthik Sriram", "J\u00e1n Vesel\u00fd", "Nick Lindsay", "Xiayuan Wen", "Michael Wu", "Marc Powell", "David A. Borton", "Rajit Manohar", "Abhishek Bhattacharjee"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3065455", "OA papers": [{"PaperId": "https://openalex.org/W3136225654", "PaperTitle": "Balancing Specialized Versus Flexible Computation in Brain\u2013Computer Interfaces", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Yale University": 6.0, "Rutgers, The State University of New Jersey": 2.0, "University of Pittsburgh": 1.0, "Brown University": 0.5, "Providence College": 0.5}, "Authors": ["Ioannis Karageorgos", "Karthik Sriram", "Jan Vesely", "Nick Lindsay", "Xiayuan Wen", "Michael Wu", "Marc Powell", "David A. Borton", "Rajit Manohar", "Abhishek Bhattacharjee"]}]}, {"DBLP title": "Virtual Logical Qubits: A Compact Architecture for Fault-Tolerant Quantum Computing.", "DBLP authors": ["Jonathan M. Baker", "Casey Duckering", "David I. Schuster", "Frederic T. Chong"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3072789", "OA papers": [{"PaperId": "https://openalex.org/W3154480245", "PaperTitle": "Virtual Logical Qubits: A Compact Architecture for Fault-Tolerant Quantum Computing", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Chicago": 4.0}, "Authors": ["Jonathan B. Baker", "Casey Duckering", "David Schuster", "Frederic T. Chong"]}]}, {"DBLP title": "The Next Security Frontier: Taking the Mystery Out of the Supply Chain.", "DBLP authors": ["Michael Mattioli", "Tom Garrison", "Baiju V. Patel"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3072174", "OA papers": [{"PaperId": "https://openalex.org/W3164754849", "PaperTitle": "The Next Security Frontier: Taking the Mystery Out of the Supply Chain", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Goldman Sachs (United States)": 1.0, "Intel (United States)": 2.0}, "Authors": ["Michael Mattioli", "Tom Garrison", "Baiju Patel"]}]}, {"DBLP title": "Accelerator Integration for Open-Source SoC Design.", "DBLP authors": ["Davide Giri", "Kuan-Lin Chiu", "Guy Eichler", "Paolo Mantovani", "Luca P. Carloni"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3073893", "OA papers": [{"PaperId": "https://openalex.org/W3153263805", "PaperTitle": "Accelerator Integration for Open-Source SoC Design", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Columbia University": 5.0}, "Authors": ["Davide Giri", "Kuan-Lin Chiu", "Guy Eichler", "Paolo Mantovani", "Luca P. Carloni"]}]}, {"DBLP title": "A Binary Translation Framework for Automated Hardware Generation.", "DBLP authors": ["Nuno Paulino", "Jo\u00e3o Bispo", "Jo\u00e3o Canas Ferreira", "Jo\u00e3o M. P. Cardoso"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3088670", "OA papers": [{"PaperId": "https://openalex.org/W3171744009", "PaperTitle": "A Binary Translation Framework for Automated Hardware Generation", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute for Systems Engineering and Computers": 1.0, "University of Porto": 3.0}, "Authors": ["Nuno Paulino", "Jo\u00e3o Bispo", "Jo\u00e3o J. Ferreira", "Jo\u00e3o Lu\u00eds Cardoso"]}]}, {"DBLP title": "Accelerating Phylogenetics Using FPGAs in the Cloud.", "DBLP authors": ["Nikolaos Alachiotis", "Andreas Brokalakis", "Vasilis Amourgianos", "Sotiris Ioannidis", "Pavlos Malakonakis", "Tasos Bokalidis"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3075848", "OA papers": [{"PaperId": "https://openalex.org/W3157074869", "PaperTitle": "Accelerating Phylogenetics Using FPGAs in the Cloud", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Twente": 1.0, "Technical University of Crete": 5.0}, "Authors": ["Nikolaos Alachiotis", "Andreas Brokalakis", "Vasilis Amourgianos", "Sotiris Ioannidis", "Pavlos Malakonakis", "Tasos Bokalidis"]}]}, {"DBLP title": "High-Performance Mixed-Low-Precision CNN Inference Accelerator on FPGA.", "DBLP authors": ["Junbin Wang", "Shaoxia Fang", "Xi Wang", "Jiangsha Ma", "Taobo Wang", "Yi Shan"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3081735", "OA papers": [{"PaperId": "https://openalex.org/W3163798119", "PaperTitle": "High-Performance Mixed-Low-Precision CNN Inference Accelerator on FPGA", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"[Xilinx Inc., Beijing, China]": 6.0}, "Authors": ["Junbin Wang", "Fang Shaoxia", "Xi Wang", "Jiangsha Ma", "Taobo Wang", "Yi Shan"]}]}, {"DBLP title": "FPGA-Based Near-Memory Acceleration of Modern Data-Intensive Applications.", "DBLP authors": ["Gagandeep Singh", "Mohammed Alser", "Damla Senol Cali", "Dionysios Diamantopoulos", "Juan G\u00f3mez-Luna", "Henk Corporaal", "Onur Mutlu"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3088396", "OA papers": [{"PaperId": "https://openalex.org/W3167833281", "PaperTitle": "FPGA-Based Near-Memory Acceleration of Modern Data-Intensive Applications", "Year": 2021, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ETH Z&#x00FC;rich, Z&#x00FC;rich, Switzerland": 3.5, "Carnegie Mellon University": 1.5, "IBM Research - Zurich": 1.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Gagandeep Singh", "Mohammed Alser", "Onur Mutlu", "Dionysios Diamantopoulos", "Juan G\u00f3mez-Luna", "Henk Corporaal", "Onur Mutlu"]}]}, {"DBLP title": "FPGA-Accelerated Quantum Computing Emulation and Quantum Key Distillation.", "DBLP authors": ["He Li", "Yaru Pang"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3085431", "OA papers": [{"PaperId": "https://openalex.org/W3166575325", "PaperTitle": "FPGA-Accelerated Quantum Computing Emulation and Quantum Key Distillation", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Cambridge": 1.0, "University College London": 1.0}, "Authors": ["He Li", "Yaru Pang"]}]}, {"DBLP title": "Accessible, FPGA Resource-Optimized Simulation of Multiclock Systems in FireSim.", "DBLP authors": ["David Biancolin", "Albert Magyar", "Sagar Karandikar", "Alon Amid", "Borivoje Nikolic", "Jonathan Bachrach", "Krste Asanovic"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3085537", "OA papers": [{"PaperId": "https://openalex.org/W3170614861", "PaperTitle": "Accessible, FPGA Resource-Optimized Simulation of Multiclock Systems in FireSim", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Berkeley": 7.0}, "Authors": ["David Biancolin", "Albert Magyar", "Sagar Karandikar", "Alon Amid", "Borivoje Nikolic", "Jonathan Bachrach", "Krste Asanovic"]}]}, {"DBLP title": "On-Demand Mobile CPU Cooling With Thin-Film Thermoelectric Array.", "DBLP authors": ["Hammam Kattan", "Sung Woo Chung", "J\u00f6rg Henkel", "Hussam Amrouch"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3061335", "OA papers": [{"PaperId": "https://openalex.org/W3132769547", "PaperTitle": "On-Demand Mobile CPU Cooling With Thin-Film Thermoelectric Array", "Year": 2021, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "Korea University": 1.0, "University of Stuttgart": 1.0}, "Authors": ["Hammam Kattan", "Sung Phil Chung", "Jorg Henkel", "Hussam Amrouch"]}]}, {"DBLP title": "Recent Patents for Leading Computer Architecture Companies.", "DBLP authors": ["Joshua J. Yi"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3087210", "OA papers": [{"PaperId": "https://openalex.org/W3180454222", "PaperTitle": "Recent Patents for Leading Computer Architecture Companies", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The Law Office of Joshua J. Yi, PLLC, Austin, TX, USA": 1.0}, "Authors": ["Joshua J. Yi"]}]}, {"DBLP title": "Rome to Milan, AMD Continues Its Tour of Italy.", "DBLP authors": ["Michael Mattioli"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3086541", "OA papers": [{"PaperId": "https://openalex.org/W3182263566", "PaperTitle": "Rome to Milan, AMD Continues Its Tour of Italy", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Goldman Sachs (United States)": 1.0}, "Authors": ["Michael Mattioli"]}]}, {"DBLP title": "Quantum Computing and the Design of the Ultimate Accelerator.", "DBLP authors": ["Moinuddin K. Qureshi", "Swamit S. Tannu"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3099196", "OA papers": [{"PaperId": "https://openalex.org/W3200884399", "PaperTitle": "Quantum Computing and the Design of the Ultimate Accelerator", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 1.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Moinuddin K. Qureshi", "Swamit S. Tannu"]}]}, {"DBLP title": "Quantum Computers for High-Performance Computing.", "DBLP authors": ["Travis S. Humble", "Alexander McCaskey", "Dmitry I. Lyakh", "Meenambika Gowrishankar", "Albert Frisch", "Thomas Monz"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3099140", "OA papers": [{"PaperId": "https://openalex.org/W3199996056", "PaperTitle": "Quantum Computers for High-Performance Computing", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Quantum Science Center": 2.0, "Oak Ridge National Laboratory": 2.0, "Alpine Quantum Technologies (Austria)": 2.0}, "Authors": ["Travis S. Humble", "Alexander McCaskey", "Dmitry I. Lyakh", "Meenambika Gowrishankar", "Albert Frisch", "Thomas Monz"]}]}, {"DBLP title": "Quantum Computing - From NISQ to PISQ.", "DBLP authors": ["Koen Bertels", "Aritra Sarkar", "Imran Ashraf"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3099195", "OA papers": [{"PaperId": "https://openalex.org/W3201262020", "PaperTitle": "Quantum Computing\u2014From NISQ to PISQ", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"KU Leuven": 0.5, "University of Porto": 0.5, "QBeeX Singapore, QBeeX Europe, Belgium": 1.0, "QBeeX Singapore, Singapore": 1.0}, "Authors": ["Koen Bertels", "A. Nagesha", "Imran Ashraf"]}]}, {"DBLP title": "Quantum Codesign.", "DBLP authors": ["Teague Tomesh", "Margaret Martonosi"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3094461", "OA papers": [{"PaperId": "https://openalex.org/W3204771915", "PaperTitle": "Quantum Codesign", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Teague Tomesh", "Margaret Martonosi"]}]}, {"DBLP title": "Emerging Technologies for Quantum Computing.", "DBLP authors": ["Jonathan M. Baker", "Frederic T. Chong"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3099139", "OA papers": [{"PaperId": "https://openalex.org/W3200738097", "PaperTitle": "Emerging Technologies for Quantum Computing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Chicago": 2.0}, "Authors": ["Jonathan B. Baker", "Frederic T. Chong"]}]}, {"DBLP title": "On Double Full-Stack Communication-Enabled Architectures for Multicore Quantum Computers.", "DBLP authors": ["Santiago Rodrigo", "Sergi Abadal", "Eduard Alarc\u00f3n", "Medina Bandic", "Hans van Someren", "Carmen G. Almud\u00e9ver"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3092706", "OA papers": [{"PaperId": "https://openalex.org/W3177257757", "PaperTitle": "On Double Full-Stack Communications-Enabled Architectures for Multi-Core Quantum Computers", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0, "Delft University of Technology": 2.5, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 0.5}, "Authors": ["Santiago Rodrigo", "Sergi Abadal", "Eduard Alarcon", "Medina Bandic", "Hans van Someren", "Carmen G. Almudever"]}]}, {"DBLP title": "Universal Graph-Based Scheduling for Quantum Systems.", "DBLP authors": ["Leon Riesebos", "Brad Bondurant", "Kenneth R. Brown"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3094968", "OA papers": [{"PaperId": "https://openalex.org/W3182871649", "PaperTitle": "Universal Graph-Based Scheduling for Quantum Systems", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Duke University": 3.0}, "Authors": ["L. Riesebos", "Brad Bondurant", "Kenneth H. Brown"]}]}, {"DBLP title": "Kunpeng 920: The First 7-nm Chiplet-Based 64-Core ARM SoC for Cloud Services.", "DBLP authors": ["Jing Xia", "Chuanning Cheng", "Xiping Zhou", "Yuxing Hu", "Peter Chun"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3085578", "OA papers": [{"PaperId": "https://openalex.org/W3166510811", "PaperTitle": "Kunpeng 920: The First 7-nm Chiplet-Based 64-Core ARM SoC for Cloud Services", "Year": 2021, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"HiSilicon Technologies Company, Ltd., Shenzhen, China": 5.0}, "Authors": ["Jing Xia", "Chuanning Cheng", "Xiping Zhou", "Yuxing Hu", "Peter Chun"]}]}, {"DBLP title": "I-DVFS: Instantaneous Frequency Switch During Dynamic Voltage and Frequency Scaling.", "DBLP authors": ["Alex Gendler", "Ernest Knoll", "Yiannakis Sazeides"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3096655", "OA papers": [{"PaperId": "https://openalex.org/W3184655229", "PaperTitle": "I-DVFS: Instantaneous Frequency Switch during Dynamic Voltage and Frequency Scaling", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (Israel)": 1.0, "Marvell (Israel)": 1.0, "University of Cyprus": 1.0}, "Authors": ["Alexander Gendler", "Ernest Knoll", "Yiannakis Sazeides"]}]}, {"DBLP title": "ACCL: Architecting Highly Scalable Distributed Training Systems With Highly Efficient Collective Communication Library.", "DBLP authors": ["Jianbo Dong", "Shaochuang Wang", "Fei Feng", "Zheng Cao", "Heng Pan", "Lingbo Tang", "Pengcheng Li", "Hao Li", "Qianyuan Ran", "Yiqun Guo", "Shanyuan Gao", "Xin Long", "Jie Zhang", "Yong Li", "Zhisheng Xia", "Liuyihan Song", "Yingya Zhang", "Pan Pan", "Guohui Wang", "Xiaowei Jiang"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3091475", "OA papers": [{"PaperId": "https://openalex.org/W3175449831", "PaperTitle": "ACCL: Architecting Highly Scalable Distributed Training Systems With Highly Efficient Collective Communication Library", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Alibaba Group (China)": 20.0}, "Authors": ["Jianbo Dong", "Shaochuang Wang", "Fei Feng", "Zheng Cao", "Heng Pan", "Lingbo Tang", "Pengcheng Li", "Hao Li", "Qianyuan Ran", "Yiqun Guo", "Shanyuan Gao", "Xin Long", "Jie Zhang", "Yong Li", "Xia Zhisheng", "Liuyihan Song", "Yingya Zhang", "Pan Pan", "Guohui Wang", "Xiaowei Jiang"]}]}, {"DBLP title": "Low-Precision Hardware Architectures Meet Recommendation Model Inference at Scale.", "DBLP authors": ["Zhaoxia Deng", "Jongsoo Park", "Ping Tak Peter Tang", "Haixin Liu", "Jie Yang", "Hector Yuen", "Jianyu Huang", "Daya Shanker Khudia", "Xiaohan Wei", "Ellie Wen", "Dhruv Choudhary", "Raghuraman Krishnamoorthi", "Carole-Jean Wu", "Nadathur Satish", "Changkyu Kim", "Maxim Naumov", "Sam Naghshineh", "Mikhail Smelyanskiy"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3081981", "OA papers": [{"PaperId": "https://openalex.org/W3160344148", "PaperTitle": "Low-Precision Hardware Architectures Meet Recommendation Model Inference at Scale", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Meta (United States)": 9.0, "Menlo School": 9.0}, "Authors": ["Zhao-xia Deng", "Jongsoo Park", "Ping Tang", "Haixin Liu", "Jian Yang", "Hector Yuen", "Jian Yu Huang", "Daya Shanker Khudia", "Xiaohan Wei", "Ellie Wen", "Dhruv Choudhary", "Raghuraman Krishnamoorthi", "Carole-Jean Wu", "Satish Nadathur", "Changkyu Kim", "Maxim Naumov", "Sam Naghshineh", "Mikhail Smelyanskiy"]}]}, {"DBLP title": "Datacenter-Scale Analysis and Optimization of GPU Machine Learning Workloads.", "DBLP authors": ["Lukasz Wesolowski", "Bilge Acun", "Valentin Andrei", "Adnan Aziz", "Gisle Dankel", "Christopher Gregg", "Xiaoqiao Meng", "Cyril Meurillon", "Denis Sheahan", "Lei Tian", "Janet Yang", "Peifeng Yu", "Kim M. Hazelwood"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3097287", "OA papers": [{"PaperId": "https://openalex.org/W3189983613", "PaperTitle": "Datacenter-Scale Analysis and Optimization of GPU Machine Learning Workloads", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Meta (United States)": 5.0, "Menlo School": 5.0, "Stanford University": 1.0, "Carnegie Mellon University": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Lukasz Wesolowski", "Bilge Acun", "Valentin Andrei", "Adnan Aziz", "Gisle Dankel", "Christopher Gregg", "Xiaoqiao Meng", "Cyril Meurillon", "Denis Sheahan", "Lei Tian", "Janet Z. Yang", "Peifeng Yu", "Kim Hazelwood"]}]}, {"DBLP title": "Analysis of Historical Patenting Behavior and Patent Characteristics of Computer Architecture Companies.", "DBLP authors": ["Joshua J. Yi"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3099602", "OA papers": [{"PaperId": "https://openalex.org/W3201134138", "PaperTitle": "Analysis of Historical Patenting Behavior and Patent Characteristics of Computer Architecture Companies", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The Law Office of Joshua J. Yi, PLLC, Austin, TX, USA": 2.0}, "Authors": ["Joshua J. Yi", "Joshua J. Yi"]}]}, {"DBLP title": "PCs Take a Page From Xbox With Pluton.", "DBLP authors": ["Michael Mattioli"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3103245", "OA papers": [{"PaperId": "https://openalex.org/W3195963522", "PaperTitle": "PCs Take a Page from Xbox with Pluton", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Goldman Sachs (United States)": 1.0}, "Authors": ["Michael Mattioli"]}]}, {"DBLP title": "Microprocessor at 50: Looking Back and Looking Forward.", "DBLP authors": ["Lizy Kurian John"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3121858", "OA papers": [{"PaperId": "https://openalex.org/W3217259337", "PaperTitle": "Microprocessor at 50: Looking Back and Looking Forward", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 1.0}, "Authors": ["Lizy K. John"]}]}, {"DBLP title": "The Birth of the Microprocessor.", "DBLP authors": ["Federico Faggin"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3112302", "OA papers": [{"PaperId": "https://openalex.org/W3215136495", "PaperTitle": "The Birth of the Microprocessor", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"President, Federico and Elvia Faggin Foundation, USA": 1.0}, "Authors": ["Federico Faggin"]}]}, {"DBLP title": "The Middle-Aged Microprocessor.", "DBLP authors": ["Randy Steck"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3114115", "OA papers": [{"PaperId": "https://openalex.org/W3216864651", "PaperTitle": "The Middle-Aged Microprocessor", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Randy Steck"]}]}, {"DBLP title": "What Made Us Stronger: An Inside Look Back at the History of AMD Microprocessor Development.", "DBLP authors": ["Dave Christie", "Mike Clark", "Mike Schulte"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3115616", "OA papers": [{"PaperId": "https://openalex.org/W3216500462", "PaperTitle": "What Made Us Stronger: An Inside Look Back at the History of AMD Microprocessor Development", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Advanced Micro Devices (United States)": 3.0}, "Authors": ["Dave Christie", "Michael R. Clark", "Mike Schulte"]}]}, {"DBLP title": "The Origin of Intel's Micro-Ops.", "DBLP authors": ["Robert P. Colwell"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3112026", "OA papers": [{"PaperId": "https://openalex.org/W3215381467", "PaperTitle": "The Origin of Intel's Micro-Ops", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"R&E Colwell & Assoc. Inc., Portland, OR, USA": 1.0}, "Authors": ["Robert K. Colwell"]}]}, {"DBLP title": "Evolution of the Graphics Processing Unit (GPU).", "DBLP authors": ["William J. Dally", "Stephen W. Keckler", "David Blair Kirk"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3113475", "OA papers": [{"PaperId": "https://openalex.org/W3217045543", "PaperTitle": "Evolution of the Graphics Processing Unit (GPU)", "Year": 2021, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Nvidia (United States)": 2.0}, "Authors": ["William J. Dally", "Stephen W. Keckler", "David Kirk"]}]}, {"DBLP title": "The Path to Successful Wafer-Scale Integration: The Cerebras Story.", "DBLP authors": ["Gary Lauterbach"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3112025", "OA papers": [{"PaperId": "https://openalex.org/W3216238950", "PaperTitle": "The Path to Successful Wafer-Scale Integration: The Cerebras Story", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"[Cerebras Systems, Sunnyvale, CA, USA]": 1.0}, "Authors": ["Gary Lauterbach"]}]}, {"DBLP title": "The Milestones That Define Arm's Past, Present, and Future.", "DBLP authors": ["Richard Grisenthwaite"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3112024", "OA papers": [{"PaperId": "https://openalex.org/W3216742041", "PaperTitle": "The Milestones That Define Arm's Past, Present, and Future", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ARM (United Kingdom)": 1.0}, "Authors": ["Richard Grisenthwaite"]}]}, {"DBLP title": "The POWER Processor Family: A Historical Perspective From the Viewpoint of Presilicon Modeling.", "DBLP authors": ["Pradip Bose"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3112878", "OA papers": [{"PaperId": "https://openalex.org/W3217472777", "PaperTitle": "The POWER Processor Family: A Historical Perspective From the Viewpoint of Presilicon Modeling", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Pradip Bose"]}]}, {"DBLP title": "Advances in Microprocessor Cache Architectures Over the Last 25 Years.", "DBLP authors": ["Ravi R. Iyer", "Vivek De", "Ramesh Illikkal", "David A. Koufaty", "Bhushan Chitlur", "Andrew Herdrich", "Muhammad M. Khellah", "Fatih Hamzaoglu", "Eric Karl"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3114903", "OA papers": [{"PaperId": "https://openalex.org/W3217596701", "PaperTitle": "Advances in Microprocessor Cache Architectures Over the Last 25 Years", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United States)": 9.0}, "Authors": ["Ravi Iyer", "Vivek De", "Ramesh Illikkal", "David A. Koufaty", "Bhushan Chitlur", "Andrew J. Herdrich", "Muhammad M. Khellah", "Fatih Hamzaoglu", "Eric Karl"]}]}, {"DBLP title": "From Mainframes to Microprocessors.", "DBLP authors": ["G. Glenn Henry"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3112877", "OA papers": [{"PaperId": "https://openalex.org/W3217483637", "PaperTitle": "From Mainframes to Microprocessors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["G. Glenn Henry"]}]}, {"DBLP title": "History of Microcontrollers: First 50 Years.", "DBLP authors": ["K. Raghu Raghunathan"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3114754", "OA papers": [{"PaperId": "https://openalex.org/W3216104590", "PaperTitle": "History of Microcontrollers: First 50 Years", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["K. Raghu Raghunathan"]}]}, {"DBLP title": "Hardware Specialization: From Cell to Heterogeneous Microprocessors Everywhere.", "DBLP authors": ["Karthik Swaminathan", "Augusto Vega"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3114882", "OA papers": [{"PaperId": "https://openalex.org/W3217052109", "PaperTitle": "Hardware Specialization: From Cell to Heterogeneous Microprocessors <i>Everywhere</i>", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Karthik Swaminathan", "Augusto Vega"]}]}, {"DBLP title": "How VLIWs Were Adopted as Digital Signal Processors.", "DBLP authors": ["Ray Simar", "Reid Tatge"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3113739", "OA papers": [{"PaperId": "https://openalex.org/W3214790539", "PaperTitle": "How VLIWs Were Adopted as Digital Signal Processors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Rice University": 1.0, "Google (United States)": 1.0}, "Authors": ["Ray L Simar", "Reid Tatge"]}]}, {"DBLP title": "Interactions, Impacts, and Coincidences of the First Golden Age of Computer Architecture.", "DBLP authors": ["John R. Mashey"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3112876", "OA papers": [{"PaperId": "https://openalex.org/W3217183571", "PaperTitle": "Interactions, Impacts, and Coincidences of the First Golden Age of Computer Architecture", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Techviser, Portola Valley, CA, USA": 1.0}, "Authors": ["John R. Mashey"]}]}, {"DBLP title": "How Many VAXes Fit in the Palms of Your Hands?", "DBLP authors": ["John L. Henning"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3112911", "OA papers": [{"PaperId": "https://openalex.org/W3216446438", "PaperTitle": "How Many VAXes Fit in the Palms of Your Hands?", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Oracle (United States)": 1.0}, "Authors": ["John E. Henning"]}]}, {"DBLP title": "From the Memory Lane!", "DBLP authors": ["Lizy Kurian John"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3121825", "OA papers": [{"PaperId": "https://openalex.org/W3217674764", "PaperTitle": "From the Memory Lane!", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 1.0}, "Authors": ["Lizy K. John"]}]}, {"DBLP title": "Navigating the Seismic Shift of Post-Moore Computer Systems Design.", "DBLP authors": ["Anindya Banerjee", "Sankar Basu", "Erik Brunvand", "Pinaki Mazumder", "Rance Cleaveland", "Gurdip Singh", "Margaret Martonosi", "Fernanda Pembleton"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3114899", "OA papers": [{"PaperId": "https://openalex.org/W3217775140", "PaperTitle": "Navigating the Seismic Shift of Post-Moore Computer Systems Design", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Anindya Banerjee", "Sankar Basu", "Erik Brunvand", "Pinaki Mazumder", "Walter R. Cleaveland", "Gurdip Singh", "Margaret Martonosi", "Fernanda Pembleton"]}]}, {"DBLP title": "Intel Wins in Four Decades, but AMD Catches Up.", "DBLP authors": ["Bagus Hanindhito", "Karthik Swaminathan", "Vijaykrishnan Narayanan", "Lizy Kurian John"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3119825", "OA papers": [{"PaperId": "https://openalex.org/W3216652652", "PaperTitle": "Intel Wins in Four Decades, but AMD Catches Up", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 2.0, "IBM Research - Thomas J. Watson Research Center": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Bagus Hanindhito", "Karthik Swaminathan", "Vijaykrishnan Narayanan", "Lizy K. John"]}]}, {"DBLP title": "Microarchitecture Patents Over Time and Interesting Early Microarchitecture Patents.", "DBLP authors": ["Joshua J. Yi"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3118437", "OA papers": [{"PaperId": "https://openalex.org/W3215342959", "PaperTitle": "Microarchitecture Patents Over Time and Interesting Early Microarchitecture Patents", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"[The Law Office of Joshua J. Yi, PLLC, Austin, TX, USA]": 1.0}, "Authors": ["Joshua J. Yi"]}]}, {"DBLP title": "The Apollo Guidance Computer.", "DBLP authors": ["Michael Mattioli"], "year": 2021, "doi": "https://doi.org/10.1109/MM.2021.3121103", "OA papers": [{"PaperId": "https://openalex.org/W3217363070", "PaperTitle": "The Apollo Guidance Computer", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Goldman Sachs (United States)": 1.0}, "Authors": ["Michael Mattioli"]}]}]