# ** Warning: (vsim-14) Failed to open "C:\intelFPGA_lite\16.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# vsim -L altera_mf_ver test_module 
# Start time: 22:23:30 on Mar 26,2017
# Loading work.test_module
# Loading work.memory
# Loading work.row
# Loading work.fifo
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Warning: (vsim-3017) row.v(32): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/haar_row_0/row_fifo File: fifo.v
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) fifo.v(73): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/haar_row_0/row_fifo/scfifo_component File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) fifo.v(73): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) row.v(32): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/genblk2[1]/haar_row_n/row_fifo File: fifo.v
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) fifo.v(73): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/genblk2[1]/haar_row_n/row_fifo/scfifo_component File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) fifo.v(73): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) row.v(32): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/genblk2[2]/haar_row_n/row_fifo File: fifo.v
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) fifo.v(73): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/genblk2[2]/haar_row_n/row_fifo/scfifo_component File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) fifo.v(73): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position end  sim:/test_module/memory/fifo_reduction_sum
add wave -position end  sim:/test_module/memory/haar_row_0/row_integral
# ** Warning: (vish-14) Failed to open "C:\intelFPGA_lite\16.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vish-14) Failed to open "C:\intelFPGA_lite\16.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vish-14) Failed to open "C:\intelFPGA_lite\16.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
restart -f
# ** Warning: (vsim-3017) row.v(32): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/haar_row_0/row_fifo File: fifo.v
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) fifo.v(73): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/haar_row_0/row_fifo/scfifo_component File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) fifo.v(73): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) row.v(32): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/genblk2[1]/haar_row_n/row_fifo File: fifo.v
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) fifo.v(73): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/genblk2[1]/haar_row_n/row_fifo/scfifo_component File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) fifo.v(73): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) row.v(32): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/genblk2[2]/haar_row_n/row_fifo File: fifo.v
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) fifo.v(73): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/genblk2[2]/haar_row_n/row_fifo/scfifo_component File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) fifo.v(73): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position end  sim:/test_module/memory/genblk2[1]/haar_row_n/row_integral
add wave -position end  sim:/test_module/memory/genblk2[2]/haar_row_n/row_integral
run -next
# GetModuleFileName: The specified module could not be found.
# 
# 
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
