// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
// Date        : Tue Jan 22 12:18:25 2019
// Host        : princeling-HP-Compaq-Pro-6380-MT running 64-bit Ubuntu 16.04.5 LTS
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bin2grey_four_2_input_xor_gate_0_0_stub.v
// Design      : bin2grey_four_2_input_xor_gate_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "four_2_input_xor_gate,Vivado 2018.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(a1, b1, a2, b2, a3, b3, a4, b4, y1, y2, y3, y4)
/* synthesis syn_black_box black_box_pad_pin="a1,b1,a2,b2,a3,b3,a4,b4,y1,y2,y3,y4" */;
  input a1;
  input b1;
  input a2;
  input b2;
  input a3;
  input b3;
  input a4;
  input b4;
  output y1;
  output y2;
  output y3;
  output y4;
endmodule
