Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6aadc534635c4ba5bcd3543b8a856b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot tb_fast_corner_filter_behav xil_defaultlib.tb_fast_corner_filter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fast_corner_filter
Compiling module xil_defaultlib.tb_fast_corner_filter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fast_corner_filter_behav
