Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Sep  3 17:44:31 2020
| Host         : Shears running 64-bit unknown
| Command      : report_drc -file ./rundir/post_imp_drc.rpt
| Design       : top
| Device       : xczu9eg-ffvb1156-3-e-es2
| Speed File   : -3
| Design State : Routed
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: top
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| RTSTAT-10 | Warning  | No routable loads | 1          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
RTSTAT-10#1 Warning
No routable loads  
4097 net(s) have no routable loads. The problem bus(es) and/or net(s) are mem_x_24/M_AXIS_TDATA[31:0], mem_x_10/M_AXIS_TDATA[31:0], mem_x_11/M_AXIS_TDATA[31:0], mem_x_12/M_AXIS_TDATA[31:0], mem_x_13/M_AXIS_TDATA[31:0], mem_x_14/M_AXIS_TDATA[31:0], mem_x_15/M_AXIS_TDATA[31:0], mem_x_16/M_AXIS_TDATA[31:0], mem_x_17/M_AXIS_TDATA[31:0], mem_x_18/M_AXIS_TDATA[31:0], mem_x_19/M_AXIS_TDATA[31:0], mem_x_2/M_AXIS_TDATA[31:0], mem_x_20/M_AXIS_TDATA[31:0], mem_x_21/M_AXIS_TDATA[31:0], mem_x_22/M_AXIS_TDATA[31:0] (the first 15 of 129 listed).
Related violations: <none>


