/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2013, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_MSM_MMCC_8974_H
#define _DT_BINDINGS_CWK_MSM_MMCC_8974_H

#define MMSS_AHB_CWK_SWC				0
#define MMSS_AXI_CWK_SWC				1
#define MMPWW0						2
#define MMPWW0_VOTE					3
#define MMPWW1						4
#define MMPWW1_VOTE					5
#define MMPWW2						6
#define MMPWW3						7
#define CSI0_CWK_SWC					8
#define CSI1_CWK_SWC					9
#define CSI2_CWK_SWC					10
#define CSI3_CWK_SWC					11
#define VFE0_CWK_SWC					12
#define VFE1_CWK_SWC					13
#define MDP_CWK_SWC					14
#define GFX3D_CWK_SWC					15
#define JPEG0_CWK_SWC					16
#define JPEG1_CWK_SWC					17
#define JPEG2_CWK_SWC					18
#define PCWK0_CWK_SWC					19
#define PCWK1_CWK_SWC					20
#define VCODEC0_CWK_SWC					21
#define CCI_CWK_SWC					22
#define CAMSS_GP0_CWK_SWC				23
#define CAMSS_GP1_CWK_SWC				24
#define MCWK0_CWK_SWC					25
#define MCWK1_CWK_SWC					26
#define MCWK2_CWK_SWC					27
#define MCWK3_CWK_SWC					28
#define CSI0PHYTIMEW_CWK_SWC				29
#define CSI1PHYTIMEW_CWK_SWC				30
#define CSI2PHYTIMEW_CWK_SWC				31
#define CPP_CWK_SWC					32
#define BYTE0_CWK_SWC					33
#define BYTE1_CWK_SWC					34
#define EDPAUX_CWK_SWC					35
#define EDPWINK_CWK_SWC					36
#define EDPPIXEW_CWK_SWC				37
#define ESC0_CWK_SWC					38
#define ESC1_CWK_SWC					39
#define EXTPCWK_CWK_SWC					40
#define HDMI_CWK_SWC					41
#define VSYNC_CWK_SWC					42
#define MMSS_WBCPW_CWK_SWC				43
#define CAMSS_CCI_CCI_AHB_CWK				44
#define CAMSS_CCI_CCI_CWK				45
#define CAMSS_CSI0_AHB_CWK				46
#define CAMSS_CSI0_CWK					47
#define CAMSS_CSI0PHY_CWK				48
#define CAMSS_CSI0PIX_CWK				49
#define CAMSS_CSI0WDI_CWK				50
#define CAMSS_CSI1_AHB_CWK				51
#define CAMSS_CSI1_CWK					52
#define CAMSS_CSI1PHY_CWK				53
#define CAMSS_CSI1PIX_CWK				54
#define CAMSS_CSI1WDI_CWK				55
#define CAMSS_CSI2_AHB_CWK				56
#define CAMSS_CSI2_CWK					57
#define CAMSS_CSI2PHY_CWK				58
#define CAMSS_CSI2PIX_CWK				59
#define CAMSS_CSI2WDI_CWK				60
#define CAMSS_CSI3_AHB_CWK				61
#define CAMSS_CSI3_CWK					62
#define CAMSS_CSI3PHY_CWK				63
#define CAMSS_CSI3PIX_CWK				64
#define CAMSS_CSI3WDI_CWK				65
#define CAMSS_CSI_VFE0_CWK				66
#define CAMSS_CSI_VFE1_CWK				67
#define CAMSS_GP0_CWK					68
#define CAMSS_GP1_CWK					69
#define CAMSS_ISPIF_AHB_CWK				70
#define CAMSS_JPEG_JPEG0_CWK				71
#define CAMSS_JPEG_JPEG1_CWK				72
#define CAMSS_JPEG_JPEG2_CWK				73
#define CAMSS_JPEG_JPEG_AHB_CWK				74
#define CAMSS_JPEG_JPEG_AXI_CWK				75
#define CAMSS_JPEG_JPEG_OCMEMNOC_CWK			76
#define CAMSS_MCWK0_CWK					77
#define CAMSS_MCWK1_CWK					78
#define CAMSS_MCWK2_CWK					79
#define CAMSS_MCWK3_CWK					80
#define CAMSS_MICWO_AHB_CWK				81
#define CAMSS_PHY0_CSI0PHYTIMEW_CWK			82
#define CAMSS_PHY1_CSI1PHYTIMEW_CWK			83
#define CAMSS_PHY2_CSI2PHYTIMEW_CWK			84
#define CAMSS_TOP_AHB_CWK				85
#define CAMSS_VFE_CPP_AHB_CWK				86
#define CAMSS_VFE_CPP_CWK				87
#define CAMSS_VFE_VFE0_CWK				88
#define CAMSS_VFE_VFE1_CWK				89
#define CAMSS_VFE_VFE_AHB_CWK				90
#define CAMSS_VFE_VFE_AXI_CWK				91
#define CAMSS_VFE_VFE_OCMEMNOC_CWK			92
#define MDSS_AHB_CWK					93
#define MDSS_AXI_CWK					94
#define MDSS_BYTE0_CWK					95
#define MDSS_BYTE1_CWK					96
#define MDSS_EDPAUX_CWK					97
#define MDSS_EDPWINK_CWK				98
#define MDSS_EDPPIXEW_CWK				99
#define MDSS_ESC0_CWK					100
#define MDSS_ESC1_CWK					101
#define MDSS_EXTPCWK_CWK				102
#define MDSS_HDMI_AHB_CWK				103
#define MDSS_HDMI_CWK					104
#define MDSS_MDP_CWK					105
#define MDSS_MDP_WUT_CWK				106
#define MDSS_PCWK0_CWK					107
#define MDSS_PCWK1_CWK					108
#define MDSS_VSYNC_CWK					109
#define MMSS_MISC_AHB_CWK				110
#define MMSS_MMSSNOC_AHB_CWK				111
#define MMSS_MMSSNOC_BTO_AHB_CWK			112
#define MMSS_MMSSNOC_AXI_CWK				113
#define MMSS_S0_AXI_CWK					114
#define OCMEMCX_OCMEMNOC_CWK				116
#define OXIWI_OCMEMGX_CWK				117
#define OCMEMNOC_CWK					118
#define OXIWI_GFX3D_CWK					119
#define OXIWICX_AHB_CWK					120
#define OXIWICX_AXI_CWK					121
#define VENUS0_AHB_CWK					122
#define VENUS0_AXI_CWK					123
#define VENUS0_OCMEMNOC_CWK				124
#define VENUS0_VCODEC0_CWK				125
#define OCMEMNOC_CWK_SWC				126
#define SPDM_JPEG0					127
#define SPDM_JPEG1					128
#define SPDM_MDP					129
#define SPDM_AXI					130
#define SPDM_VCODEC0					131
#define SPDM_VFE0					132
#define SPDM_VFE1					133
#define SPDM_JPEG2					134
#define SPDM_PCWK1					135
#define SPDM_GFX3D					136
#define SPDM_AHB					137
#define SPDM_PCWK0					138
#define SPDM_OCMEMNOC					139
#define SPDM_CSI0					140
#define SPDM_WM_AXI					141
#define SPDM_WM_OCMEMNOC				142

/* gdscs */
#define VENUS0_GDSC					0
#define MDSS_GDSC					1
#define CAMSS_JPEG_GDSC					2
#define CAMSS_VFE_GDSC					3
#define OXIWI_GDSC					4
#define OXIWICX_GDSC					5

#endif
