#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Apr 25 13:55:17 2025
# Process ID         : 17604
# Current directory  : C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent7576 C:\Users\marce\OneDrive\Dokumente\zynq_project\spi_to_axis_development\spi_to_axis_development.xpr
# Log file           : C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/vivado.log
# Journal file       : C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development\vivado.jou
# Running On         : LAPTOP-UKM8GMC3
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 4800U with Radeon Graphics         
# CPU Frequency      : 1797 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16499 MB
# Swap memory        : 3454 MB
# Total Virtual      : 19953 MB
# Available Virtual  : 4091 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.xpr
update_compile_order -fileset sources_1
ipx::package_project -root_dir C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_fifo_axis_module -vendor xilinx.com -library user -taxonomy /UserIP -module spi_fifo_axis_module -import_files -force
set_property ipi_drc {ignore_freq_hz false} [ipx::find_open_core xilinx.com:user:spi_fifo_axis_module:1.0]
set_property ipi_drc {ignore_freq_hz true} [ipx::find_open_core xilinx.com:user:spi_fifo_axis_module:1.0]
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:spi_fifo_axis_module:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:spi_fifo_axis_module:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:spi_fifo_axis_module:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:spi_fifo_axis_module:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:spi_fifo_axis_module:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/marce/OneDrive/Dokumente/zynq_project/spi_fifo_axis_module
set_property core_revision 3 [ipx::find_open_core xilinx.com:user:spi_fifo_axis_module:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:spi_fifo_axis_module:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:spi_fifo_axis_module:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:spi_fifo_axis_module:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:spi_fifo_axis_module:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/marce/OneDrive/Dokumente/zynq_project/spi_fifo_axis_module
open_project C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_dma/spi_to_dma.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_dma/spi_to_dma.srcs/sources_1/bd/spi_to_dma/spi_to_dma.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:spi_fifo_axis_module:1.0 [get_ips  spi_to_dma_spi_fifo_axis_module_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips spi_to_dma_spi_fifo_axis_module_0_0] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins spi_fifo_axis_module_0/spi_intr] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
disconnect_bd_net /rst_ps7_0_50M_peripheral_aresetn [get_bd_pins spi_fifo_axis_module_0/spi_intr]
connect_bd_net [get_bd_ports spi_interrupt_n] [get_bd_pins spi_fifo_axis_module_0/spi_intr]
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
set_property  ip_repo_paths  c:/Users/marce/OneDrive/Dokumente/zynq_project/spi_fifo_axis_module [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_module [current_project]
update_ip_catalog
validate_bd_design
save_bd_design
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_dma/spi_to_dma.xsa
