0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab3/lab3_3/lab3_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_3/lab3_3.srcs/sim_1/new/binary_up_counter_test.v,1646990352,verilog,,,,binary_up_counter_test,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_3/lab3_3.srcs/sim_1/new/frequency_divider_test.v,1647005983,verilog,,,,frequency_divider_test,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_3/lab3_3.srcs/sim_1/new/lab3_3_test.v,1647002570,verilog,,,,lab3_3_test,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_3/lab3_3.srcs/sources_1/new/binary_up_counter.v,1646990005,verilog,,D:/data/logic_design_lab/labs/lab3/lab3_3/lab3_3.srcs/sources_1/new/frequency_divider.v,,binary_up_counter,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_3/lab3_3.srcs/sources_1/new/frequency_divider.v,1647008030,verilog,,D:/data/logic_design_lab/labs/lab3/lab3_3/lab3_3.srcs/sources_1/new/lab3_3.v,,frequency_divider,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_3/lab3_3.srcs/sources_1/new/lab3_3.v,1647002487,verilog,,D:/data/logic_design_lab/labs/lab3/lab3_3/lab3_3.srcs/sim_1/new/lab3_3_test.v,,lab3_3,,,,,,,,
