$comment
	File created using the following command:
		vcd file LogicCircuit.msim.vcd -direction
$end
$date
	Wed Nov 06 16:21:41 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module four_bit_equal_comparator_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var wire 1 # Dout $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 + B[1]~input_o $end
$var wire 1 , A[1]~input_o $end
$var wire 1 - A[0]~input_o $end
$var wire 1 . A[2]~input_o $end
$var wire 1 / A[3]~input_o $end
$var wire 1 0 B[2]~input_o $end
$var wire 1 1 B[3]~input_o $end
$var wire 1 2 inst5~0_combout $end
$var wire 1 3 B[0]~input_o $end
$var wire 1 4 inst5~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
1#
0$
1%
x&
1'
1(
1)
0*
0+
0,
0-
0.
0/
00
01
12
03
14
$end
#20000
b1000 !
b1000 "
11
1/
#60000
b0 !
b0 "
01
0/
#120000
b100 !
b1100 !
1.
1/
02
04
0#
#140000
b10 "
b11 "
b1000 !
b0 !
0.
0/
13
1+
12
#160000
b10 !
b11 !
b111 !
1-
1,
1.
02
14
1#
04
0#
#170000
b1 "
b0 "
03
0+
#180000
b100 "
b110 "
b111 "
13
1+
10
12
14
1#
#190000
b101 !
b100 !
b0 !
0-
0,
0.
02
04
0#
#200000
b11 "
b1 "
b0 "
03
0+
00
12
14
1#
#1000000
