; Generated by QuickSFV v2.36 on 2015-08-18 at 17:55:31
; http://www.QuickSFV.org
;
;       387839  19:20.32 2014-12-22 Datasheet\ADC\2308fb.pdf
;      1149907  17:10.16 2015-01-06 Datasheet\Bead\742792609.pdf
;      1096300  17:10.16 2015-01-06 Datasheet\Bead\7427927110.pdf
;      1136959  17:10.16 2015-01-06 Datasheet\Bead\742792731.pdf
;      1139460  17:10.16 2015-01-06 Datasheet\Bead\742792780.pdf
;       721498  19:20.32 2014-12-22 Datasheet\Clock_Generator\CDCE937.pdf
;       725924  19:20.32 2014-12-22 Datasheet\Connector\Micro-USB_Type-AB\629105150921.pdf
;       213947  19:20.32 2014-12-22 Datasheet\Connector\Mini-USB_Type-B\651005136521.pdf
;       194542  19:20.32 2014-12-22 Datasheet\Connector\Pin_Header\6130xx11821.pdf
;       768477  19:20.32 2014-12-22 Datasheet\Connector\Pin_Header\6130xx21121.pdf
;       176961  19:20.32 2014-12-22 Datasheet\Connector\Pin_Header\6250xx21621.pdf
;      1295659  17:10.16 2015-01-06 Datasheet\Current_Limited\slvsbd0.pdf
;      2950753  11:52.33 2014-12-29 Datasheet\DDR3_SDRAM\43TR16256A-85120AL(ISSI).pdf
;       106557  19:20.32 2014-12-22 Datasheet\Dip_Switch\4161311608xx.pdf
;      1396982  17:20.04 2015-01-06 Datasheet\ESD\tpd2e001.pdf
;      1519226  17:20.04 2015-01-06 Datasheet\ESD\tpd2eusb30.pdf
;      1258910  11:52.33 2014-12-29 Datasheet\Ethernet\KSZ9031RNX.pdf
;       337408  19:20.32 2014-12-22 Datasheet\FPGA\5CSEMA4.xls
;      1419054  19:20.32 2014-12-22 Datasheet\FPGA\5CSEMA4U23C6_pin_view.pdf
;       668853  19:20.32 2014-12-22 Datasheet\FPGA\C5_pin_connection_guide.pdf
;       938348  19:20.32 2014-12-22 Datasheet\FPGA\Cyclone V Device Overview.pdf
;     22965158  19:20.32 2014-12-22 Datasheet\FPGA\cyclone5_handbook.pdf
;       790662  19:20.32 2014-12-22 Datasheet\FPGA\cyclone_5_datasheet.pdf
;       223788  19:20.32 2014-12-22 Datasheet\FPGA\UBGA_672pin_package_spec.pdf
;       487845  11:52.33 2014-12-29 Datasheet\G-Sensor\ADXL345.pdf
;      1480159  19:20.32 2014-12-22 Datasheet\LED\150060BS75000.pdf
;      1468134  19:20.32 2014-12-22 Datasheet\LED\150060SS75000.pdf
;      1460429  19:20.32 2014-12-22 Datasheet\LED\150060VS75000.pdf
;      1444515  19:20.32 2014-12-22 Datasheet\LED\150060YS75000.pdf
;       891494  19:20.32 2014-12-22 Datasheet\MicroSD_Socket\693071010811.pdf
;       333382  19:20.32 2014-12-22 Datasheet\Panasonic\AAA8000CE5(POSCAP_TPE_Serial).pdf
;        82140  19:20.32 2014-12-22 Datasheet\Panasonic\AOA0000CE2(Chip Resistors).pdf
;        87979  19:20.32 2014-12-22 Datasheet\Panasonic\AOC0000CE1(Chip Resistor Array).pdf
;       384757  19:20.32 2014-12-22 Datasheet\Power\LT3080.pdf
;       283489  19:20.32 2014-12-22 Datasheet\Power\LT3580.pdf
;       494518  19:20.32 2014-12-22 Datasheet\Power\LTC3612.pdf
;      1514355  19:20.32 2014-12-22 Datasheet\Power\tps51200.pdf
;      1179253  19:20.32 2014-12-22 Datasheet\Power_Inductor\744383340033.pdf
;      1184708  19:20.32 2014-12-22 Datasheet\Power_Inductor\744383340047.pdf
;      1171041  19:20.32 2014-12-22 Datasheet\Power_Inductor\74438335022.pdf
;       899192  17:20.04 2015-01-06 Datasheet\Reset_IC\tlv809k33.pdf
;      1060898  17:20.04 2015-01-06 Datasheet\Reset_IC\tps3831k33.pdf
;      2037625  19:20.32 2014-12-22 Datasheet\SPI_FLASH(EPCS)\S25FL128S_256S_00.pdf
;       789084  11:52.33 2014-12-29 Datasheet\UART_to_USB\DS_FT232R.pdf
;       940106  11:52.33 2014-12-29 Datasheet\USB_PHY\USB3300-EZK.pdf
;         3857  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\c5_pin_model_dump.txt
;           26  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.done
;          482  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.fit.smsg
;          675  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.fit.summary
;        38163  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.htm
;        21863  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.jdi
;         2200  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.map.smsg
;          549  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.map.summary
;        79965  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.pin
;          119  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.qpf
;        23457  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.qsf
;         1371  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.qws
;         2883  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.sdc
;      4057906  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.sof
;         9376  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.sta.summary
;         3603  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.v
;        46709  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS.qsys
;       347420  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS.sopcinfo
;          503  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\PLLJ_PLLSPE_INFO.txt
;           66  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\.qsys_edit\filters.xml
;          385  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\.qsys_edit\preferences.xml
;         5706  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.bsf
;          961  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.cmp
;       137417  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.html
;       660384  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.xml
;       646773  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.debuginfo
;       261170  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.qip
;        13892  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.regmap
;        39397  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.v
;         7190  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\adc_data_fifo.v
;         4856  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\adc_ltc2308.v
;         4891  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\adc_ltc2308_fifo.v
;        34467  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v
;         4705  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         9530  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv
;        13717  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        12517  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv
;        21304  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv
;        11347  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29113  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv
;        17186  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv
;        38703  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv
;         1734  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_reset_controller.sdc
;        12329  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_reset_controller.v
;         3553  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_reset_synchronizer.v
;         1836  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_irq_mapper.sv
;        18033  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_jtag_uart.v
;       239261  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0.v
;         4195  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux.sv
;         6708  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001.sv
;        10705  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux.sv
;         2984  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_002.sv
;         8124  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv
;         9436  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv
;         7845  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv
;         7484  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004.sv
;         4189  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux.sv
;         3565  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_002.sv
;        11439  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux.sv
;        14671  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001.sv
;          864  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys.ocp
;         4687  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys.sdc
;       459296  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys.v
;         2451  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_bht_ram.mif
;          851  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_ram.mif
;         1684  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_ram.mif
;         7380  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v
;         8841  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck.v
;        11027  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v
;         6551  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v
;         1580  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench.v
;         4244  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_ociram_default_contents.mif
;          600  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_a.mif
;          600  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_b.mif
;        30453  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_test_bench.v
;       840013  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_onchip_memory2.hex
;         3181  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_onchip_memory2.v
;          349  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_pll_sys.qip
;         2313  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_pll_sys.v
;         6245  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_sw.v
;         1461  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_sysid_qsys.v
;          822  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.bat
;       758927  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.elf
;          203  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.sh
;      4057906  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.sof
;          287  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo.qip
;         7190  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo.v
;         6086  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo_bb.v
;         4856  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308.v
;         4891  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308_fifo.v
;         5134  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308_hw.tcl
;          346  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\greybox_tmp\cbx_args.txt
;            0  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.lock
;          983  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.log
;           26  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\version.ini
;          438  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.mylyn\repositories.xml.zip
;           84  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\.log
;       237568  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE0_NANO_SOC_ADC.1418890176262.pdom
;       245760  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE0_NANO_SOC_ADC_bsp.1418890162480.pdom
;            0  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log
;        25176  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE0_NANO_SOC_ADC.sc
;        24212  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE0_NANO_SOC_ADC_bsp.sc
;            1  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
;            1  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
;          260  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE0_NANO_SOC_ADC.build.log
;          136  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE0_NANO_SOC_ADC_bsp.build.log
;          226  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
;        31656  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log
;          564  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE0_NANO_SOC_ADC\.indexes\properties.index
;          390  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE0_NANO_SOC_ADC_bsp\.indexes\properties.index
;        19447  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\1.tree
;            1  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
;          104  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
;            1  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
;          691  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
;          377  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs
;           58  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE0_NANO_SOC_ADC.prefs
;           58  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE0_NANO_SOC_ADC_bsp.prefs
;          751  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
;         4128  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;           75  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs
;          249  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
;           74  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
;          631  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs
;          283  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs
;           94  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs
;           62  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs
;           97  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs
;           57  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs
;           69  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs
;           69  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
;          129  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
;           48  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
;         1036  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs
;        18823  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv
;          434  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml
;           80  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
;        18387  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
;          257  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml
;        36237  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\.cproject
;            0  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\.force_relink
;         3018  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\.project
;         3601  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\create-this-app
;       758927  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.elf
;       250073  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.map
;       565201  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.objdump
;          890  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\main.c
;        35410  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\Makefile
;          974  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\readme.txt
;        35100  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\.cproject
;         2702  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\.project
;         2956  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\alt_sys_init.c
;         1267  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\create-this-bsp
;         2807  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\linker.h
;        13090  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\linker.x
;        29280  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\Makefile
;         9863  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\mem_init.mk
;         2080  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\memory.gdb
;        18123  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\public.mk
;        56978  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\settings.bsp
;        67401  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\summary.html
;         8389  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\system.h
;         8094  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart.h
;         6020  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h
;         4612  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h
;         4098  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_pio_regs.h
;         3174  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys.h
;         2844  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h
;         4096  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_fd.c
;        10266  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_init.c
;         3606  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c
;         6979  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_read.c
;         7970  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_write.c
;         4362  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_sysid_qsys.c
;         3111  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\alt_types.h
;         3887  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\altera_nios2_qsys_irq.h
;         3982  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\io.h
;        11141  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\nios2.h
;         4994  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_flag.h
;         3503  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_hooks.h
;         4846  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_sem.h
;         3778  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_syscall.h
;         4788  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_alarm.h
;         1560  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_busy_sleep.h
;         3750  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_dev_llist.h
;         2695  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_exception_handler_registry.h
;         6935  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_file.h
;         2631  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_iic_isr_register.h
;         3354  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_irq_table.h
;         5779  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_legacy_irq.h
;         4088  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_no_error.h
;         2793  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\nios2_gmon_data.h
;         5056  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_alarm.h
;         4197  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_cache.h
;         2775  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_debug.h
;         4880  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_dev.h
;         8401  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_dma.h
;         8823  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_dma_dev.h
;         7314  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_driver.h
;         4812  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_errno.h
;         7800  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_exceptions.h
;         7306  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_flash.h
;         5439  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_flash_dev.h
;         3906  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_flash_types.h
;         8677  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_irq.h
;         2578  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_irq_entry.h
;         5446  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h
;         5153  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_llist.h
;         4109  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_load.h
;        15978  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_log_printf.h
;         3637  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_set_args.h
;         3843  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_sim.h
;         4374  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_stack.h
;         3276  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_stdio.h
;         3496  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_sys_init.h
;         4752  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_sys_wrappers.h
;         3308  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_timestamp.h
;         3633  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_warning.h
;         4247  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\ioctl.h
;         6063  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\termios.h
;         4792  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_alarm_start.c
;         4130  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_busy_sleep.c
;         4124  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_close.c
;         4110  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dcache_flush.c
;         2791  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dcache_flush_all.c
;         4163  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dcache_flush_no_writeback.c
;         5726  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dev.c
;         2930  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dev_llist_insert.c
;         3191  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dma_rxchan_open.c
;         3187  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dma_txchan_open.c
;         3802  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_do_ctors.c
;         3797  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_do_dtors.c
;         5347  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_ecc_fatal_entry.S
;         3832  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_ecc_fatal_exception.c
;         2999  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_env_lock.c
;         2795  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_environ.c
;         2773  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_errno.c
;        15253  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exception_entry.S
;        21898  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exception_muldiv.S
;         3675  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exception_trap.S
;         3116  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_execve.c
;         3820  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exit.c
;         4566  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fcntl.c
;         3521  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fd_lock.c
;         3111  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fd_unlock.c
;         3761  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_find_dev.c
;         3884  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_find_file.c
;         3660  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_flash_dev.c
;         3120  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fork.c
;         3773  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fs_reg.c
;         5018  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fstat.c
;         4250  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_get_fd.c
;         3138  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_getchar.c
;         2863  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_getpid.c
;         5033  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_gettod.c
;         9524  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_gmon.c
;         3490  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_icache_flush.c
;         2655  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_icache_flush_all.c
;         5155  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_iic.c
;         4781  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_iic_isr_register.c
;         9329  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_instruction_exception_entry.c
;         4290  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_instruction_exception_register.c
;         4553  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_io_redirect.c
;         6065  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_ioctl.c
;         4793  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_entry.S
;         6589  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_handler.c
;         4566  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_register.c
;         2673  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_vars.c
;         4810  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_isatty.c
;         4283  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_kill.c
;         3117  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_link.c
;         3839  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_load.c
;         1798  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_log_macro.S
;        14854  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_log_printf.c
;         4339  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_lseek.c
;         6349  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_main.c
;         2975  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_malloc_lock.c
;         8491  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_mcount.S
;         5786  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_open.c
;         5218  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_printf.c
;         3092  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_putchar.c
;         3049  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_putstr.c
;         4773  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_read.c
;         3035  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_release_fd.c
;         2856  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_remap_cached.c
;         2898  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_remap_uncached.c
;         3112  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_rename.c
;         5486  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_sbrk.c
;         4286  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_settod.c
;         3042  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_software_exception.S
;         3123  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_stat.c
;         5541  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_tick.c
;         3565  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_times.c
;         2792  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_uncached_free.c
;         2899  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_uncached_malloc.c
;         3110  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_unlink.c
;         1919  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_usleep.c
;         2949  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_wait.c
;         5214  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_write.c
;         1574  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\altera_nios2_qsys_irq.c
;        16941  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\crt0.S
;         3857  11:59.38 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\c5_pin_model_dump.txt
;           26  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.done
;          482  09:46.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.fit.smsg
;          669  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.fit.summary
;        41181  09:46.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.htm
;          239  11:59.38 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.jdi
;     16777443  15:58.04 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.jic
;          189  15:58.04 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.map
;          190  09:46.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.map.smsg
;          547  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.map.summary
;        79312  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.pin
;          123  09:46.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.qpf
;        26051  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.qsf
;          674  15:58.04 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.qws
;         2883  09:46.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.sdc
;      3992689  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.sof
;         1281  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.sta.summary
;         3389  09:46.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.v
;        48641  11:59.38 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default_assignment_defaults.qdf
;     16777443  15:58.04 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\DE0_NANO_SOC_Default.jic
;      3992689  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\DE0_NANO_SOC_Default.sof
;        97665  13:14.00 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\sfl_enhanced_01_02d010dd.sof
;         2539  16:07.33 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\test.bat
;         3857  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\c5_pin_model_dump.txt
;         2495  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\counter_bus_mux.bsf
;          458  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\counter_bus_mux.qip
;         3924  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\counter_bus_mux.v
;         3212  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\counter_bus_mux_bb.v
;         8290  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\my_first_fpga.bdf
;         1356  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\my_first_fpga.qpf
;         3978  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\my_first_fpga.qsf
;         1250  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\my_first_fpga.qws
;          116  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\my_first_fpga.sdc
;         3042  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll.bsf
;          187  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll.cmp
;          364  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll.ppf
;        51114  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll.qip
;          459  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll.sip
;          172  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll.spd
;        17357  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll.v
;           15  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim.f
;          281  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\PLLJ_PLLSPE_INFO.txt
;         1699  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\simple_counter.bsf
;          533  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\simple_counter.v
;           26  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.done
;          482  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.fit.smsg
;          654  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.fit.summary
;          232  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.jdi
;          532  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.map.summary
;        79305  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.pin
;      3992688  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.sof
;         2957  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.sta.summary
;          298  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll\pll_0002.qip
;         2155  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll\pll_0002.v
;        16547  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\pll.vo
;         7071  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\aldec\rivierapro_setup.tcl
;         1297  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\cds.lib
;           18  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\hdl.var
;         4362  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\ncsim_setup.sh
;         7132  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\mentor\msim_setup.tcl
;         2948  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcs\vcs_setup.sh
;          616  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\synopsys_sim.setup
;         4439  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\vcsmx_setup.sh
;         7660  09:24.59 2014-12-26 Demonstrations\SoC\hps_gpio\hps_gpio
;         2494  09:24.59 2014-12-26 Demonstrations\SoC\hps_gpio\main.c
;          374  09:24.59 2014-12-26 Demonstrations\SoC\hps_gpio\Makefile
;         2106  09:24.59 2014-12-26 Demonstrations\SoC\hps_gsensor\ADXL345.c
;         3551  09:24.59 2014-12-26 Demonstrations\SoC\hps_gsensor\ADXL345.h
;        11415  09:24.59 2014-12-26 Demonstrations\SoC\hps_gsensor\gsensor
;         3121  09:24.59 2014-12-26 Demonstrations\SoC\hps_gsensor\main.c
;          380  09:24.59 2014-12-26 Demonstrations\SoC\hps_gsensor\Makefile
;          111  09:24.59 2014-12-26 Demonstrations\SoC\my_first_hps\main.c
;          378  09:24.59 2014-12-26 Demonstrations\SoC\my_first_hps\Makefile
;         6537  09:24.59 2014-12-26 Demonstrations\SoC\my_first_hps\my_first_hps
;         3857  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\c5_pin_model_dump.txt
;          105  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\generate_hps_qsys_header.sh
;        16444  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ghrd.v
;        10541  14:05.02 2015-07-16 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_common_board_info.xml
;         6661  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_sdram_p0_all_pins.txt
;         1723  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_sdram_p0_summary.csv
;        19107  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\Makefile
;           26  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.done
;          689  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.fit.smsg
;          656  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.fit.summary
;        28627  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.jdi
;         3821  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.map.smsg
;          530  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.map.summary
;          525  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.merge.summary
;        79691  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.pin
;          111  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qpf
;        50717  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qsf
;        57651  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qsys
;         1311  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qws
;      4711396  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.sof
;      2699888  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.sopcinfo
;         8154  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.sta.summary
;        48641  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system_assignment_defaults.qdf
;          286  14:05.02 2015-07-16 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system_board_info.xml
;           66  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\.qsys_edit\filters.xml
;          383  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\.qsys_edit\preferences.xml
;        74613  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\.qsys_edit\soc_system.xml
;         2197  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9718  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\emif.xml
;        12489  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\id
;         2924  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       340712  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24867  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.h
;        10888  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;         2273  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         3067  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         5707  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;         1985  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\system.h
;        42774  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18334  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;          303  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\altsource_probe\hps_reset.qip
;         4169  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\altsource_probe\hps_reset.v
;         3120  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\altsource_probe\hps_reset_bb.v
;         2532  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\debounce\debounce.v
;         2382  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\edge_detect\altera_edge_detector.v
;         2405  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\intr_capturer\intr_capturer.v
;         6069  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\intr_capturer\intr_capturer_hw.tcl
;        29768  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.bsf
;         8888  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.cmp
;      1149002  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.html
;      3650619  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.xml
;         5370  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system_bb.v
;        10988  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system_inst.v
;        19826  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system_inst.vhd
;      2140169  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.debuginfo
;      1835186  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.qip
;      9233366  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.regmap
;       103245  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.v
;      9231914  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61594  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        51852  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         7502  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5155  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2831  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         2685  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          923  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         7999  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;         9632  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4705  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         7156  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_default_burst_converter.sv
;        10864  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
;         8890  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         6784  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26873  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11589  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        31048  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43590  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        12324  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11844  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        21079  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29159  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17335  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        37038  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58122  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         3156  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1648  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12329  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_reset_controller.v
;         3553  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;        12129  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
;         4362  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\credit_producer.v
;        12489  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps.pre.xml
;        76144  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram.v
;       107590  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27195  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11733  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7168  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4165  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1800  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3288  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15560  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        88060  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17635  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95735  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5188  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         2405  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\intr_capturer.v
;         4519  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_button_pio.v
;         4506  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        21798  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master.v
;         3648  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv
;         3448  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv
;         4087  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv
;        30555  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0.v
;        12402  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        10596  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;         4878  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
;        11330  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;         1914  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1693  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2256  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_led_pio.v
;        21783  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure.v
;         3642  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.sv
;         3442  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.sv
;         4081  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.sv
;       417911  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         3548  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
;         7346  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
;         6107  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
;        11493  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
;        11496  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
;         2975  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
;         2975  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_005.sv
;         7682  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
;         9782  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
;         9246  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
;         8193  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
;         8095  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
;         7539  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
;         7539  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_010.sv
;         4816  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
;         4824  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
;         3556  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
;         3556  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_005.sv
;         2964  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
;        15474  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
;        13860  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
;        83546  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         4153  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
;         2967  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
;         8612  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
;         7543  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
;         3548  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
;        11431  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
;       237581  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         1463  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         2197  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9718  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         2924  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       340712  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24867  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;        10888  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;         2273  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         3067  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         5707  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;         1985  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42774  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18334  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\preloader.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\qsys.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\quartus.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\quartus_pin_assignments.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\uboot.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\preloader.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\qsys.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\quartus.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\quartus_pin_assignments.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\uboot.stamp
;         3857  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\c5_pin_model_dump.txt
;          105  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\generate_hps_qsys_header.sh
;         5741  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_0.h
;           26  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.done
;          689  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.fit.smsg
;          682  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.fit.summary
;        24489  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.jdi
;         3699  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.map.smsg
;          556  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.map.summary
;        79701  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.pin
;          121  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.qpf
;        50442  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.qsf
;         1239  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.qws
;      4244800  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.rbf
;      4709440  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.sof
;         8154  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.sta.summary
;        13530  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.v
;        48640  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED_assignment_defaults.qdf
;         1723  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_sdram_p0_summary.csv
;        19107  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\Makefile
;         2052  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.qsf
;        57524  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.qsys
;           48  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.qws
;      2687948  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.sopcinfo
;        48640  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system_assignment_defaults.qdf
;           66  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\filters.xml
;          383  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\preferences.xml
;        79156  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\soc_system.xml
;         7012  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\soc_system_schematic.nlv
;         2197  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9718  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\emif.xml
;        12489  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\id
;         2924  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       340712  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24867  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer.h
;        10888  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;         2273  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         3067  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         5707  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;         1985  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\system.h
;        42774  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18334  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;          303  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\altsource_probe\hps_reset.qip
;         4169  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\altsource_probe\hps_reset.v
;         3120  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\altsource_probe\hps_reset_bb.v
;         2532  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\debounce\debounce.v
;         2382  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\edge_detect\altera_edge_detector.v
;         2405  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\intr_capturer\intr_capturer.v
;         6069  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\intr_capturer\intr_capturer_hw.tcl
;        27508  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.bsf
;         8443  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.cmp
;      1147851  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.html
;      3657258  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.xml
;         5046  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system_bb.v
;        10427  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system_inst.v
;        18824  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system_inst.vhd
;      2128207  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.debuginfo
;      1833526  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.qip
;      9233366  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.regmap
;       102035  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.v
;      9231914  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61594  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        51852  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         7502  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5155  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2831  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         2685  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          923  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         7999  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;         9632  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4705  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         7156  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_default_burst_converter.sv
;        10864  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
;         8890  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         6784  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26873  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11589  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        31048  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43590  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        12324  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11844  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        21079  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29159  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17335  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        37038  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58122  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         3156  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1648  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12329  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_reset_controller.v
;         3553  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;        12129  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
;         4362  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\credit_producer.v
;        12489  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps.pre.xml
;        76144  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram.v
;       107590  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27195  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11733  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7168  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4165  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1800  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3287  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15560  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        88060  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17635  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95735  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5188  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         2405  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\intr_capturer.v
;         4519  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_button_pio.v
;         4506  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        21798  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master.v
;         3648  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv
;         3448  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv
;         4087  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv
;        28409  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0.v
;        11977  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        10596  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;         4878  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
;        11330  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;         1914  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1693  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2256  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_led_pio.v
;       417911  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         3548  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
;         7346  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
;         6107  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
;        11493  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
;        11496  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
;         2975  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
;         7682  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
;         9782  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
;         9246  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
;         8193  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
;         8095  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
;         7539  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
;         4816  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
;         4824  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
;         3556  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
;         2964  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
;        15474  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
;        13860  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
;        83546  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         4153  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
;         2967  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
;         8612  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
;         7543  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
;         3548  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
;        11431  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
;       237581  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         1463  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         2197  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9718  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         2924  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       340712  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24867  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;        10888  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;         2273  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         3067  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         5707  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;         1985  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42774  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18334  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;         5741  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\hps_0.h
;         9381  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\HPS_CONTROL_FPGA_LED
;          963  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\led.c
;          198  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\led.h
;         1623  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\main.c
;          393  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\Makefile
;         3857  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\c5_pin_model_dump.txt
;          105  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\generate_hps_qsys_header.sh
;        13723  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ghrd.v
;         4056  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_0.h
;         6661  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_sdram_p0_all_pins.txt
;         1723  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_sdram_p0_summary.csv
;        19107  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\Makefile
;           26  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.done
;          689  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.smsg
;          656  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.summary
;        28627  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.jdi
;         3988  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.smsg
;          530  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.summary
;          525  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.merge.summary
;        79691  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.pin
;          111  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qpf
;        50642  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsf
;        52491  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsys
;         1175  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qws
;      4699569  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sof
;      2634423  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sopcinfo
;         8155  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sta.summary
;        48641  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system_assignment_defaults.qdf
;           66  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\filters.xml
;          468  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\preferences.xml
;        74904  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\soc_system.xml
;         6995  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\soc_system_schematic.nlv
;         2197  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9718  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\emif.xml
;        12489  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\id
;         2924  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       340712  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24867  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.h
;        10888  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;         2273  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         3067  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         5707  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;         1985  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\system.h
;        42774  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18334  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;          303  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.qip
;         4169  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.v
;         3120  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset_bb.v
;         2532  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\debounce\debounce.v
;         2382  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\edge_detect\altera_edge_detector.v
;         2405  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer.v
;         6069  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer_hw.tcl
;        28602  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.bsf
;         8670  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.cmp
;      1130861  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.html
;      3532648  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.xml
;         5188  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_bb.v
;        10496  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_inst.v
;        19118  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_inst.vhd
;      1981634  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.debuginfo
;      1841843  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.qip
;      9218377  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.regmap
;        97092  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.v
;      9216953  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61594  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        51852  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         7502  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5155  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2831  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         2685  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          923  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         7999  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;         9632  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4705  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         7156  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_default_burst_converter.sv
;        10864  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
;         8890  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         6784  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26873  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11589  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        31048  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43590  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        12324  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11844  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        21079  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29159  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17335  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        37038  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58122  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         3156  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1648  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12329  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.v
;         3553  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;        12129  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
;         4362  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\credit_producer.v
;        12489  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps.pre.xml
;        76144  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram.v
;       107590  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27195  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11733  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7168  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4165  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1800  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3288  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15560  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        88060  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17635  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95735  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5188  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         2405  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\intr_capturer.v
;         4519  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_button_pio.v
;         4506  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        21798  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master.v
;         3648  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv
;         3448  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv
;         4087  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv
;        30555  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0.v
;        12402  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        10596  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;         4878  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
;        11330  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;         1744  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1693  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2257  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_led_pio.v
;        21783  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure.v
;         3642  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.sv
;         3442  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.sv
;         4081  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.sv
;       323135  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         3548  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
;         5470  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
;         4833  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
;        11493  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
;        11496  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
;         2975  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
;        10705  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_004.sv
;         2975  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_005.sv
;         7682  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
;         8993  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
;         8708  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
;         8193  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
;         8095  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
;         7539  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
;         8105  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_009.sv
;         7539  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_010.sv
;         4816  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
;         4824  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
;         3556  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
;         4190  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_004.sv
;         3556  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_005.sv
;         2964  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
;        13053  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
;        12246  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
;        83546  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         4153  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
;         2967  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
;         8612  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
;         7543  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
;         3548  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
;        11431  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
;       237581  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         2258  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_pio_led.v
;         1463  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         2197  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9718  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         2924  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       340712  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24867  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;        10888  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;         2273  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         3067  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         5707  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;         1985  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42774  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18334  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\preloader.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\qsys.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\quartus.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\quartus_pin_assignments.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\uboot.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\preloader.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\qsys.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\quartus.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\quartus_pin_assignments.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\uboot.stamp
;         4056  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\hps_0.h
;         1928  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\main.c
;          393  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\Makefile
;         7939  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\my_first_hps-fpga
;         3857  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\c5_pin_model_dump.txt
;          105  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\generate_hps_qsys_header.sh
;        13674  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ghrd.v
;         6661  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_sdram_p0_all_pins.txt
;         1723  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_sdram_p0_summary.csv
;        19107  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\Makefile
;           26  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.done
;          689  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.fit.smsg
;          656  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.fit.summary
;        28627  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.jdi
;         3584  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.map.smsg
;          530  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.map.summary
;          525  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.merge.summary
;        79691  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.pin
;          111  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qpf
;        50642  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qsf
;        51105  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qsys
;         1175  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qws
;      4694822  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.sof
;      2609273  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.sopcinfo
;         8154  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.sta.summary
;        48641  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system_assignment_defaults.qdf
;           66  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\filters.xml
;          385  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\preferences.xml
;        74283  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\soc_system.xml
;         6700  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\soc_system_schematic.nlv
;         2197  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9718  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\emif.xml
;        12489  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\id
;         2924  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       340712  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24867  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.h
;        10888  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;         2273  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         3067  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         5707  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;         1985  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\system.h
;        42774  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18334  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;          303  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.qip
;         4169  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.v
;         3120  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset_bb.v
;         2532  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\debounce\debounce.v
;         2382  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\edge_detect\altera_edge_detector.v
;         2405  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer.v
;         6069  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer_hw.tcl
;        28029  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.bsf
;         8561  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.cmp
;      1124216  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.html
;      3451919  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.xml
;         5101  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_bb.v
;        10219  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_inst.v
;        18733  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_inst.vhd
;      1927037  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.debuginfo
;      1823349  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.qip
;      9210885  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.regmap
;        94414  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.v
;      9209475  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61594  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        51852  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         7502  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5155  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2831  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         2685  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          923  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         7999  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;         9632  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4705  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         7156  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_default_burst_converter.sv
;        10864  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
;         8890  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         6784  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26873  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11589  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        31048  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43590  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        12324  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11844  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        21079  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29159  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17335  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        37038  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58122  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         3156  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1648  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12329  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.v
;         3553  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;        12129  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
;         4362  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\credit_producer.v
;        12489  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps.pre.xml
;        76144  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram.v
;       107590  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27195  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11733  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7168  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4165  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1800  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3288  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15560  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        88060  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17635  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95735  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5188  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         2405  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\intr_capturer.v
;         4519  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_button_pio.v
;         4506  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        21798  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master.v
;         3648  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv
;         3448  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv
;         4087  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv
;        30555  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0.v
;        12402  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        10596  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;         4878  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
;        11330  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;         1744  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1693  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2257  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_led_pio.v
;        21783  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure.v
;         3642  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.sv
;         3442  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.sv
;         4081  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.sv
;       282702  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         3548  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
;         5470  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
;         4196  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
;        11493  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
;        11496  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
;         2975  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
;         2975  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_005.sv
;         7682  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
;         8993  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
;         8469  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
;         8193  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
;         8095  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
;         7539  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
;         7539  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_010.sv
;         4816  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
;         4824  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
;         3556  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
;         3556  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_005.sv
;         2964  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
;        13053  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
;        11439  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
;        83546  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         4153  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
;         2967  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
;         8612  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
;         7543  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
;         3548  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
;        11431  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
;       237581  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         1463  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         2197  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9718  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         2924  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       340712  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24867  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;        10888  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;         2273  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         3067  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         5707  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;         1985  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42774  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18334  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\preloader.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\qsys.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\quartus.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\quartus_pin_assignments.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\uboot.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\preloader.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\qsys.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\quartus.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\quartus_pin_assignments.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\uboot.stamp
;      2118774  14:56.01 2015-05-18 Manual\DE0-Nano-SoC_Getting_Started_Guide.pdf
;      4656041  14:56.01 2015-05-18 Manual\DE0-Nano-SoC_My_First_FPGA.pdf
;      1543932  14:56.01 2015-05-18 Manual\DE0-Nano-SoC_My_First_HPS-Fpga.pdf
;      1325978  14:56.01 2015-05-18 Manual\DE0-Nano-SoC_My_First_HPS.pdf
;      7383849  13:11.12 2015-05-19 Manual\DE0-Nano-SoC_User_manual.pdf
;      2420798  11:19.51 2015-05-19 Manual\Learning_Loadmap.pdf
;      2544151  11:19.51 2015-05-19 Manual\Quick_Start_Guide.pdf
;      1563331  16:00.22 2015-05-27 Schematic\de0-nano-soc.pdf
;        18347  09:33.23 2015-03-11 Schematic\de0-nano-soc_mechanism.pdf
;     50798592  15:37.49 2015-06-09 Tools\SystemBuilder\DE0_Nano_SoC_SystemBuilder.exe
;          626  18:12.55 2014-11-18 Tools\SystemBuilder\DE0_Nano_SoC_SystemBuilder.exe.manifest
Datasheet\ADC\2308fb.pdf 48DC3644
Datasheet\Bead\742792609.pdf 9C5DA636
Datasheet\Bead\7427927110.pdf 3A7FD6BD
Datasheet\Bead\742792731.pdf CF335778
Datasheet\Bead\742792780.pdf 22D41988
Datasheet\Clock_Generator\CDCE937.pdf 2F64922B
Datasheet\Connector\Micro-USB_Type-AB\629105150921.pdf C6A26363
Datasheet\Connector\Mini-USB_Type-B\651005136521.pdf AC8756CA
Datasheet\Connector\Pin_Header\6130xx11821.pdf 0E583BE1
Datasheet\Connector\Pin_Header\6130xx21121.pdf 1DD1898E
Datasheet\Connector\Pin_Header\6250xx21621.pdf 25DF1F40
Datasheet\Current_Limited\slvsbd0.pdf 2711064B
Datasheet\DDR3_SDRAM\43TR16256A-85120AL(ISSI).pdf C81E7D07
Datasheet\Dip_Switch\4161311608xx.pdf 99A90BF7
Datasheet\ESD\tpd2e001.pdf 9DD26788
Datasheet\ESD\tpd2eusb30.pdf EB8502E3
Datasheet\Ethernet\KSZ9031RNX.pdf 7732E452
Datasheet\FPGA\5CSEMA4.xls 87E14D0A
Datasheet\FPGA\5CSEMA4U23C6_pin_view.pdf 23C9C3AA
Datasheet\FPGA\C5_pin_connection_guide.pdf 5AE1A8F7
Datasheet\FPGA\Cyclone V Device Overview.pdf CDA57506
Datasheet\FPGA\cyclone5_handbook.pdf E016F340
Datasheet\FPGA\cyclone_5_datasheet.pdf 40E6CCF9
Datasheet\FPGA\UBGA_672pin_package_spec.pdf 1764010A
Datasheet\G-Sensor\ADXL345.pdf 709686F9
Datasheet\LED\150060BS75000.pdf 0D0ADFE6
Datasheet\LED\150060SS75000.pdf 74990338
Datasheet\LED\150060VS75000.pdf B00E2C05
Datasheet\LED\150060YS75000.pdf B7E302E2
Datasheet\MicroSD_Socket\693071010811.pdf 16FE8AEC
Datasheet\Panasonic\AAA8000CE5(POSCAP_TPE_Serial).pdf 35A07326
Datasheet\Panasonic\AOA0000CE2(Chip Resistors).pdf 51C56938
Datasheet\Panasonic\AOC0000CE1(Chip Resistor Array).pdf 8DBC4824
Datasheet\Power\LT3080.pdf 923EA895
Datasheet\Power\LT3580.pdf C21CF15C
Datasheet\Power\LTC3612.pdf 17E84114
Datasheet\Power\tps51200.pdf C9136202
Datasheet\Power_Inductor\744383340033.pdf 344DF2F6
Datasheet\Power_Inductor\744383340047.pdf 8DD24AEA
Datasheet\Power_Inductor\74438335022.pdf 006E5B24
Datasheet\Reset_IC\tlv809k33.pdf 0A2850BE
Datasheet\Reset_IC\tps3831k33.pdf 0BC0A371
Datasheet\SPI_FLASH(EPCS)\S25FL128S_256S_00.pdf 78517C57
Datasheet\UART_to_USB\DS_FT232R.pdf 2F0CF684
Datasheet\USB_PHY\USB3300-EZK.pdf E9FF47F2
Demonstrations\FPGA\DE0_NANO_SOC_ADC\c5_pin_model_dump.txt 1A8EBB3B
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.done 2DF3E71F
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.fit.smsg DD003301
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.fit.summary 243082F0
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.htm B64A095E
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.jdi 6833940E
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.map.smsg 9F87DB19
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.map.summary D89C7B88
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.pin 217704FA
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.qpf 1360DAD1
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.qsf E7D2053E
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.qws D725AA8B
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.sdc 5064E42F
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.sof C0BD08E2
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.sta.summary E8743A5A
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.v ADC9C972
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS.qsys CFD4463F
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS.sopcinfo 39BAC8D4
Demonstrations\FPGA\DE0_NANO_SOC_ADC\PLLJ_PLLSPE_INFO.txt F2356439
Demonstrations\FPGA\DE0_NANO_SOC_ADC\.qsys_edit\filters.xml 1818FC7C
Demonstrations\FPGA\DE0_NANO_SOC_ADC\.qsys_edit\preferences.xml 4B6265BB
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.bsf 7810DF11
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.cmp 77B22F3E
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.html BCD2CA6B
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.xml D5D84EE0
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.debuginfo 9265AF07
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.qip D54BE77B
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.regmap 40322083
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.v 466F4E67
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\adc_data_fifo.v BC9EA61F
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\adc_ltc2308.v CC786AB5
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\adc_ltc2308_fifo.v 3051CF7A
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v EA468E3A
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v 649701C7
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv 36F64B85
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv CE60C24E
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv C6F6D330
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv FF70AEEF
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_reorder_memory.sv E9943122
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv D1DD1641
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv 5DC7D26C
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv 12030474
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_reset_controller.sdc E2D6BD49
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_reset_controller.v 042147CC
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_reset_synchronizer.v 448391E0
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_irq_mapper.sv 3693EC3B
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_jtag_uart.v 183D1EA1
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0.v A0BB66E8
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux.sv A70E25AC
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001.sv 7795EAC8
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux.sv A671B857
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_002.sv 18E249E6
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv D8C7FBAF
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv B431501A
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv 62B550FE
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004.sv C8CB675D
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux.sv 92888235
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_002.sv 3F3CC9F8
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux.sv A7770B6C
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001.sv 63BB448F
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys.ocp DBA85AE2
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys.sdc DE8A7AF5
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys.v 6C424B3D
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_bht_ram.mif 65F5E2EF
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_ram.mif 3969C3FD
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_ram.mif 61998251
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v 4E467F31
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck.v DE38880B
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v 9B357810
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v 62B03E1E
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench.v 80341AFA
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_ociram_default_contents.mif 0FBB4B59
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_a.mif 4BC4FD79
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_b.mif 4BC4FD79
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_test_bench.v A644ABCE
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_onchip_memory2.hex C161BA20
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_onchip_memory2.v 4B983833
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_pll_sys.qip E0FDAE6B
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_pll_sys.v FE015EE6
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_sw.v FECA1957
Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_sysid_qsys.v 1F20B1F1
Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.bat 4808A737
Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.elf E212AA4F
Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.sh B5CD22FC
Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.sof C0BD08E2
Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo.qip 19B6087D
Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo.v BC9EA61F
Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo_bb.v 9ADF6197
Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308.v CC786AB5
Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308_fifo.v 3051CF7A
Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308_hw.tcl 4CB807F6
Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\greybox_tmp\cbx_args.txt 6ABDADC4
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.lock 00000000
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.log 4B7E1740
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\version.ini 14473002
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.mylyn\repositories.xml.zip 2C215629
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\.log 595EFF7A
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE0_NANO_SOC_ADC.1418890176262.pdom FAC71E80
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE0_NANO_SOC_ADC_bsp.1418890162480.pdom 0E23B0C8
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log 00000000
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE0_NANO_SOC_ADC.sc AA88E925
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE0_NANO_SOC_ADC_bsp.sc A494C505
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c 32D70693
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp 32D70693
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE0_NANO_SOC_ADC.build.log 08A15577
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE0_NANO_SOC_ADC_bsp.build.log 90633486
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml 4130A2C0
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log 67C69809
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE0_NANO_SOC_ADC\.indexes\properties.index 1F227E7B
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE0_NANO_SOC_ADC_bsp\.indexes\properties.index 1C3D6B6A
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\1.tree 8C6599A2
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version 3C0C8EA1
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index 52676381
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version A505DF1B
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources 206A9145
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs 22DC4A80
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE0_NANO_SOC_ADC.prefs 2E2F0B9F
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE0_NANO_SOC_ADC_bsp.prefs 2E2F0B9F
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs 9FC96907
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs F880DB32
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs D871B74C
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs 5A442178
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs 380C0630
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs DA3F1EF5
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs CC42C7C3
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs E7BF7A42
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs 22F76C23
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs 759B3A40
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs 0746A453
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs 990621A6
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs 770E5FE0
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs 75D8CE7E
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs 81CF92AC
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs 0BB33FD9
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv B18AD3BD
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml 0E346346
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml F4D37463
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml 3C3AFD8F
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml E2C97227
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\.cproject 9F72F3B9
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\.force_relink 00000000
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\.project 5823C872
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\create-this-app 0F0CFBB7
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.elf E212AA4F
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.map 1EC15655
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.objdump D8919C7C
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\main.c 3BABA172
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\Makefile B154DF15
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\readme.txt F83950CD
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\.cproject 72A460E4
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\.project 0066C53C
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\alt_sys_init.c D8401980
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\create-this-bsp 49FF5CD1
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\linker.h 09F5573D
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\linker.x 951E2C73
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\Makefile 9D4F0B01
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\mem_init.mk 95F28027
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\memory.gdb EDC72984
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\public.mk 83D206D1
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\settings.bsp C1548321
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\summary.html 776FF5A7
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\system.h F49A0C01
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart.h AD1532AF
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h 943714B2
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h 6765E031
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_pio_regs.h 1AFA1801
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys.h 0FEA02DA
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h 7F28C5FB
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_fd.c 474058FD
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_init.c 01813825
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c 65D5F36E
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_read.c 50F54727
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_write.c F4874C09
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_sysid_qsys.c 3DDA3640
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\alt_types.h 5B94F4F7
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\altera_nios2_qsys_irq.h 1301503C
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\io.h 1E15D361
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\nios2.h F6CA5FA0
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_flag.h 29B2E81E
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_hooks.h 33F7139E
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_sem.h 157695AC
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_syscall.h 2AC71567
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_alarm.h 203733FC
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_busy_sleep.h 6F05B54B
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_dev_llist.h 6C6CE895
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_exception_handler_registry.h 6905D0DC
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_file.h DED17E76
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_iic_isr_register.h 452CDCA3
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_irq_table.h 792EA2F0
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_legacy_irq.h 3BDEB381
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_no_error.h 77293705
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\nios2_gmon_data.h 6D25844E
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_alarm.h 33A9D9D3
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_cache.h D11D03C2
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_debug.h B5941C95
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_dev.h F12E381B
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_dma.h AC472D7E
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_dma_dev.h 27C75B4C
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_driver.h 5BB9E84C
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_errno.h C529947D
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_exceptions.h DCD9409C
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_flash.h 30331952
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_flash_dev.h 506377E7
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_flash_types.h CDACF065
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_irq.h E4CE6CB6
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_irq_entry.h 0372A2B8
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h B6495002
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_llist.h 777AB4B5
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_load.h 6B0402F8
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_log_printf.h BBF2BF85
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_set_args.h 74BC8802
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_sim.h 32D2FA18
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_stack.h DC2E2135
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_stdio.h 194DA201
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_sys_init.h A6F9F8AE
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_sys_wrappers.h A45A7F34
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_timestamp.h A1B76FB6
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_warning.h 5EC17C85
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\ioctl.h 832F00D4
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\termios.h 9967AAB8
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_alarm_start.c CFDFDDCD
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_busy_sleep.c E41E7A4A
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_close.c 19A516F9
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dcache_flush.c E0209FFD
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dcache_flush_all.c 437F8230
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dcache_flush_no_writeback.c 4DEC7588
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dev.c 41773A30
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dev_llist_insert.c 3354C4C0
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dma_rxchan_open.c A6C2E791
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dma_txchan_open.c 29057AD3
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_do_ctors.c 31A4BCCC
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_do_dtors.c 176AEBF0
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_ecc_fatal_entry.S 8B225978
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_ecc_fatal_exception.c 2B504A40
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_env_lock.c 05EF1154
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_environ.c 580C0910
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_errno.c D9A4D748
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exception_entry.S 47DF802D
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exception_muldiv.S 2E168C21
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exception_trap.S 802C68ED
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_execve.c 6A414F39
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exit.c EC80F4DD
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fcntl.c 37126719
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fd_lock.c 8825FE5F
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fd_unlock.c C8AC7ED8
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_find_dev.c 99685279
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_find_file.c 33C7D8FE
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_flash_dev.c 6D190D95
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fork.c 8522FE8B
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fs_reg.c 69E3A105
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fstat.c 3D6C67D7
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_get_fd.c 7AF0B627
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_getchar.c 5EE46EC4
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_getpid.c C2967672
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_gettod.c 11E28B88
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_gmon.c 355E6333
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_icache_flush.c D6535C4E
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_icache_flush_all.c 571C55AA
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_iic.c 1FCD063D
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_iic_isr_register.c 53CE7385
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_instruction_exception_entry.c 1958FED7
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_instruction_exception_register.c 6DD5A2DC
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_io_redirect.c 10B5B8DB
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_ioctl.c 9737C0CD
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_entry.S FEAF6D7C
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_handler.c DBF18FD4
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_register.c A2E1BD4B
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_vars.c E1B399B5
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_isatty.c C4AD543C
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_kill.c 9D6CB22D
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_link.c F1A9655D
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_load.c 45263CE3
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_log_macro.S C33C4174
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_log_printf.c 70114B95
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_lseek.c 1B46E37D
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_main.c A76E4686
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_malloc_lock.c F60065E6
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_mcount.S 3BD278EC
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_open.c 0F50A6B9
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_printf.c F7EC2850
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_putchar.c 0D3F4185
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_putstr.c AFAD0B93
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_read.c 04C5BE4C
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_release_fd.c 924FC425
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_remap_cached.c C1103014
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_remap_uncached.c AF7F6356
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_rename.c 00EEC95D
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_sbrk.c 0AE12336
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_settod.c 8C7F7594
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_software_exception.S 5155EFFF
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_stat.c 679BC5E3
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_tick.c 577EC42F
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_times.c 2618134D
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_uncached_free.c 93782E39
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_uncached_malloc.c 6F2D5EB5
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_unlink.c C99C446A
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_usleep.c C8F97DB5
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_wait.c 8250B33F
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_write.c CB51ED2C
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\altera_nios2_qsys_irq.c 65F17054
Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\crt0.S 54284ADD
Demonstrations\FPGA\DE0_NANO_SOC_Default\c5_pin_model_dump.txt 1A8EBB3B
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.done 2AF8A2A0
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.fit.smsg DD003301
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.fit.summary 4D415635
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.htm 510746F2
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.jdi DEFFBE05
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.jic D0C9DC10
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.map F5DA22A5
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.map.smsg 093A08C3
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.map.summary 1157C247
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.pin 713BBBEE
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.qpf 00094D85
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.qsf 5417F052
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.qws 807F4FFA
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.sdc 5064E42F
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.sof 6CCACFCE
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.sta.summary D0CFD4B6
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.v 07BC9730
Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default_assignment_defaults.qdf CC868A22
Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\DE0_NANO_SOC_Default.jic D0C9DC10
Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\DE0_NANO_SOC_Default.sof 6CCACFCE
Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\sfl_enhanced_01_02d010dd.sof B6898B30
Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\test.bat AF0B95A2
Demonstrations\FPGA\my_first_fpga\c5_pin_model_dump.txt 1A8EBB3B
Demonstrations\FPGA\my_first_fpga\counter_bus_mux.bsf F503074F
Demonstrations\FPGA\my_first_fpga\counter_bus_mux.qip 8800472F
Demonstrations\FPGA\my_first_fpga\counter_bus_mux.v 47FCD94D
Demonstrations\FPGA\my_first_fpga\counter_bus_mux_bb.v 58647820
Demonstrations\FPGA\my_first_fpga\my_first_fpga.bdf ADE03A8D
Demonstrations\FPGA\my_first_fpga\my_first_fpga.qpf 9997A434
Demonstrations\FPGA\my_first_fpga\my_first_fpga.qsf E53238CE
Demonstrations\FPGA\my_first_fpga\my_first_fpga.qws 49D4DB96
Demonstrations\FPGA\my_first_fpga\my_first_fpga.sdc BC932068
Demonstrations\FPGA\my_first_fpga\pll.bsf 986118D1
Demonstrations\FPGA\my_first_fpga\pll.cmp DFA122A7
Demonstrations\FPGA\my_first_fpga\pll.ppf C0D58251
Demonstrations\FPGA\my_first_fpga\pll.qip 01D87CFC
Demonstrations\FPGA\my_first_fpga\pll.sip 80D54459
Demonstrations\FPGA\my_first_fpga\pll.spd DC614B67
Demonstrations\FPGA\my_first_fpga\pll.v B99EA06C
Demonstrations\FPGA\my_first_fpga\pll_sim.f B7F4BB09
Demonstrations\FPGA\my_first_fpga\PLLJ_PLLSPE_INFO.txt 57BA67EB
Demonstrations\FPGA\my_first_fpga\simple_counter.bsf 53343594
Demonstrations\FPGA\my_first_fpga\simple_counter.v 6E74C0E8
Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.done F0CF12EB
Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.fit.smsg DD003301
Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.fit.summary CFCD2076
Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.jdi AD2CC358
Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.map.summary FA89A0F1
Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.pin C706FBD8
Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.sof ED04DEEB
Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.sta.summary E3CDF146
Demonstrations\FPGA\my_first_fpga\pll\pll_0002.qip E31CDAA4
Demonstrations\FPGA\my_first_fpga\pll\pll_0002.v 8000C0C0
Demonstrations\FPGA\my_first_fpga\pll_sim\pll.vo B6252219
Demonstrations\FPGA\my_first_fpga\pll_sim\aldec\rivierapro_setup.tcl 93416DE8
Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\cds.lib 47F32B5B
Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\hdl.var 7470AB28
Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\ncsim_setup.sh B59B308D
Demonstrations\FPGA\my_first_fpga\pll_sim\mentor\msim_setup.tcl 7DE43D87
Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcs\vcs_setup.sh 0A657374
Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\synopsys_sim.setup 148508D4
Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\vcsmx_setup.sh C36810F9
Demonstrations\SoC\hps_gpio\hps_gpio B17A8E6B
Demonstrations\SoC\hps_gpio\main.c F8600536
Demonstrations\SoC\hps_gpio\Makefile 0B8AF553
Demonstrations\SoC\hps_gsensor\ADXL345.c 8DB068A7
Demonstrations\SoC\hps_gsensor\ADXL345.h 180FC1AC
Demonstrations\SoC\hps_gsensor\gsensor 026117A3
Demonstrations\SoC\hps_gsensor\main.c F2ABE58F
Demonstrations\SoC\hps_gsensor\Makefile 36C64160
Demonstrations\SoC\my_first_hps\main.c CD3E49A7
Demonstrations\SoC\my_first_hps\Makefile 045F294C
Demonstrations\SoC\my_first_hps\my_first_hps 1F40EAEA
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\c5_pin_model_dump.txt 1A8EBB3B
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\generate_hps_qsys_header.sh 39069726
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ghrd.v 4EBF1219
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_common_board_info.xml 64257FB0
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_sdram_p0_all_pins.txt B5CB5625
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_sdram_p0_summary.csv 6286214D
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\Makefile F91DA2B8
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.done E264010E
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.fit.smsg 1A45EFED
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.fit.summary E48CCA34
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.jdi 13466005
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.map.smsg 9094D534
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.map.summary 4FEE78A8
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.merge.summary 978347A6
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.pin A62D7A99
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qpf 2B81694F
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qsf C1395B67
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qsys 2663FCF9
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qws 977B6454
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.sof 929A947E
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.sopcinfo 86BA0DD5
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.sta.summary 70CB4893
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system_assignment_defaults.qdf B6F2B84D
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system_board_info.xml B4A0FA21
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\.qsys_edit\filters.xml D3442FD9
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\.qsys_edit\preferences.xml 3943D9B5
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\.qsys_edit\soc_system.xml BC7ECE4C
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\alt_types.h F2040161
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\emif.xml 7C2ABBF7
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\hps.xml 7912D1B7
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\id DE40F4EE
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sdram_io.h 2DD9ED6A
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.c 43372AB9
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.h 7CDDEBB2
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h E3DEE813
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c 532D5991
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c FA179207
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h 1698BCC4
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof EE5D562B
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\system.h B33A0BDD
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.c 4CCCE622
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.h 3DEF8C1D
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\altsource_probe\hps_reset.qip C6FF089F
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\altsource_probe\hps_reset.v 221AC29F
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\altsource_probe\hps_reset_bb.v 00569099
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\debounce\debounce.v 84FE8047
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\edge_detect\altera_edge_detector.v 315916DA
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\intr_capturer\intr_capturer.v 24C8B1C4
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\intr_capturer\intr_capturer_hw.tcl 3E117824
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.bsf F8609E41
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.cmp 5764141B
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.html 90B9812A
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.xml 45E403E1
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system_bb.v B9782D2B
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system_inst.v B9F388E7
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system_inst.vhd 7ECDCF8C
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.debuginfo CB5BB35C
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.qip 31C8D5A4
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.regmap 17D63FB6
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.v 16928BD9
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system_hps_0_hps.svd 53684AC0
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv E5B64862
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v DE2E6448
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v EA468E3A
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v 4876B5ED
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v 357186A9
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v F1531B2E
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v 6A3B5134
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc 3107CB6E
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v 020B22A3
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v 51D6EA2E
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v A94C540F
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv AEAF50ED
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_default_burst_converter.sv E03AF694
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_incr_burst_converter.sv 0A139DCB
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v 6C7FA163
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_jtag_sld_node.v 1715D004
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_jtag_streaming.v 3C3A339E
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv 3CC6D870
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv 1EC82568
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v 534D5BC0
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv B3A140A3
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv 946C27E6
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv 7596A295
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv 27E25F60
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv CFDD4CA6
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv E3A74D30
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv 50595FDE
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv BF07D679
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv 8C2D2642
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv 121FBF68
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_master_agent.sv FCCD35BC
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_master_translator.sv F04DE1E0
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv DC5FA3B4
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv 277E6FC1
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv 0144171A
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv 2903403A
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv 3BDB5150
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_pli_streaming.v 2F425A72
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_reset_controller.sdc DC235D08
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_reset_controller.v 8A77FAB6
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_reset_synchronizer.v 04863902
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv D9C28AF8
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\credit_producer.v B336D994
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps.pre.xml 7912D1B7
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram.v 52852151
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.ppf 6B4E32CE
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sdc 9AF4F539
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sv 62032D9C
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v 46A281B6
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v 7DA27CB0
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v 8337B3EA
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v 88BAF6CD
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v 0D86D0A3
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v 609570DE
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v 54001A24
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v 9BA90572
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl 510901A2
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv B373B7BD
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl 9FE35A79
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl 74690B11
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl ECDB66D0
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl 33A03AD4
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset.v 2A57ECFC
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v 9AD24131
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl D2B7E11B
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_pll.sv 5A0F3BE4
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\intr_capturer.v 24C8B1C4
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_button_pio.v 65A6A5D3
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_dipsw_pio.v DF1B4987
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master.v A4043965
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv 9ED2E95B
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv 7D037657
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv C3E7A877
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0.v 1FC9C369
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv 72D745DC
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v 01F499E0
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc D256039A
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv B63A2829
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper.sv 846EA1BE
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv D370F878
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_jtag_uart.v 0D4E740A
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_led_pio.v 69535FF6
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure.v A29A5C6B
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.sv 590453DB
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.sv D3CE54AE
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.sv 8739A091
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v 585FFAD2
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv B4A7BCAF
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv 152CC64F
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv F52F9074
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv 62582D20
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv 7D625D7C
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv 25B7E1B0
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_005.sv 9CC109AE
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv 5ADB7E61
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv C4C34BFC
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv 57405C7C
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv 4F6799DD
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv 62E86176
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv 7F690418
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_010.sv 598C5218
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv B464BE2E
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv 01B55A97
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv 12552967
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_005.sv A1471F50
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv 049EE255
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv F4D3DA5B
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv 99E038C5
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v 040873A8
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv 706E48D3
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv BE5ECF5E
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv 33BEF323
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv CCC5EF33
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv C59FE030
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv F765738F
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex 8B581D23
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v 270601CA
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_sysid_qsys.v 525076D5
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\alt_types.pre.h F2040161
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\emif.pre.xml 7C2ABBF7
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h 2DD9ED6A
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.c 43372AB9
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.h 7CDDEBB2
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h E3DEE813
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c 532D5991
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c FA179207
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h 1698BCC4
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\system.pre.h B33A0BDD
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c 4CCCE622
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h 3DEF8C1D
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\preloader.stamp 00000000
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\qsys.stamp 00000000
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\quartus.stamp 00000000
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\quartus_pin_assignments.stamp 00000000
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\uboot.stamp 00000000
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\preloader.stamp 00000000
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\qsys.stamp 00000000
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\quartus.stamp 00000000
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\quartus_pin_assignments.stamp 00000000
Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\uboot.stamp 00000000
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\c5_pin_model_dump.txt 1A8EBB3B
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\generate_hps_qsys_header.sh 39069726
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_0.h 8B16D5C6
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.done CEDB53B1
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.fit.smsg 1A45EFED
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.fit.summary 8E9BEACC
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.jdi E3D63441
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.map.smsg 0F7DE4B8
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.map.summary EFACF5FC
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.pin E15A2B77
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.qpf 2C42653D
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.qsf 72DAA88F
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.qws FECDA234
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.rbf 7F3FCAEB
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.sof 1C81DED5
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.sta.summary ECC463CE
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.v F6243292
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED_assignment_defaults.qdf 9CF5238A
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_sdram_p0_summary.csv 6286214D
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\Makefile F91DA2B8
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.qsf B6D1FE0A
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.qsys DEA710F4
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.qws F3B3E31D
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.sopcinfo B03FA2F0
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system_assignment_defaults.qdf 45E4CE11
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\filters.xml D3442FD9
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\preferences.xml 1AAFEACC
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\soc_system.xml 93106774
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\soc_system_schematic.nlv 01AE1A3B
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\alt_types.h F2040161
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\emif.xml 7C2ABBF7
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\hps.xml 7912D1B7
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\id DE40F4EE
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sdram_io.h 2DD9ED6A
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer.c 43372AB9
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer.h 7CDDEBB2
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h E3DEE813
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c 532D5991
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c FA179207
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h 1698BCC4
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof EE5D562B
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\system.h B33A0BDD
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\tclrpt.c 4CCCE622
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\tclrpt.h 3DEF8C1D
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\altsource_probe\hps_reset.qip C6FF089F
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\altsource_probe\hps_reset.v 221AC29F
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\altsource_probe\hps_reset_bb.v 00569099
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\debounce\debounce.v 84FE8047
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\edge_detect\altera_edge_detector.v 315916DA
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\intr_capturer\intr_capturer.v 24C8B1C4
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\intr_capturer\intr_capturer_hw.tcl 3E117824
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.bsf A59DE751
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.cmp 33E1E9F5
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.html FF0478F5
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.xml 33FFBC99
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system_bb.v E51854A9
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system_inst.v 9DEE1134
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system_inst.vhd DF4AC507
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.debuginfo 88C77401
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.qip 912C689E
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.regmap 17D63FB6
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.v 867F2630
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system_hps_0_hps.svd 3942E6B5
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 985908AA
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v DE2E6448
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v EA468E3A
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v 4876B5ED
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v 3C08F5D2
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v F7944783
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v 1271039B
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc 83C88B83
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v BE7AC364
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v 51D6EA2E
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v DE087040
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv 62EF7E43
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_default_burst_converter.sv 907CD755
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_incr_burst_converter.sv 7688BC4D
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v 94509E29
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_jtag_sld_node.v 35B41711
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_jtag_streaming.v B1AA38C2
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv FA93B46D
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv CA19016B
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v 956DF026
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv C8950297
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv 213AEC7A
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv 36F64B85
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv 2A56A2AE
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv B627326D
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv E16D232A
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv 83F5C486
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv B92532AB
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv 6C06B2C7
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv D8486E0D
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_master_agent.sv 81E83294
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_master_translator.sv F5A77A0B
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv C4F6350B
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv 49957D02
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv BA9209C1
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv B4F70CBC
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv CD3346DC
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_pli_streaming.v 2F425A72
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_reset_controller.sdc 70A1AAB3
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_reset_controller.v D5D084B1
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_reset_synchronizer.v 858FBD5A
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv 1883735C
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\credit_producer.v B336D994
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps.pre.xml 7912D1B7
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram.v 54D0DCE1
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0.ppf 6B4E32CE
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0.sdc B5D9662A
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0.sv F828A3A3
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v 0B5E8B41
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v C65137A3
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v 4498FCE9
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v 86AAC9B7
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v E292A0F9
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v 5737D16E
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v 5B34131E
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v 3CF1E02E
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl C3200ACB
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv F05D122A
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl A64C9476
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl 393BC208
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl 15B77D38
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl 2659F8D4
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_reset.v F68EF452
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v 2ABC6854
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl BA3DF729
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_pll.sv E8584FD1
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\intr_capturer.v 24C8B1C4
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_button_pio.v 65A6A5D3
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_dipsw_pio.v DF1B4987
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master.v F896A251
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv 73DFB241
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv 486B0AA6
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv E6A2B1D2
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0.v CC738A66
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv 6D6668EA
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v 7B75A5D1
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc D256039A
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv EDDE8DCE
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_irq_mapper.sv A844A97B
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv E9FEDCB5
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_jtag_uart.v 0D4E740A
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_led_pio.v 69535FF6
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v 4CDD463F
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv 75809E93
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv 6F31DB30
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv 28AD3C4C
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv 8CB7AB30
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv 3C283EC6
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv 6197EE05
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv 7034C8CB
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv F8C31525
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv 038549C3
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv 7FE0D396
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv 9F44AF97
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv D59514E3
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv 82C0FFDB
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv F8AE20AA
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv 56C9B305
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv 8AA52640
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv D4D0A168
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv 4F4A3ECB
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v A0F040F5
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv 24C8D545
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv BA2E5525
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv AAAA8B8D
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv 0F8E39A2
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv 04B8C20C
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv 5EFBD127
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex 8B581D23
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v 270601CA
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_sysid_qsys.v 51EEFE4B
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\alt_types.pre.h F2040161
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\emif.pre.xml 7C2ABBF7
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h 2DD9ED6A
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer.pre.c 43372AB9
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer.pre.h 7CDDEBB2
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h E3DEE813
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c 532D5991
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c FA179207
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h 1698BCC4
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\system.pre.h B33A0BDD
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c 4CCCE622
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h 3DEF8C1D
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\hps_0.h 8B16D5C6
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\HPS_CONTROL_FPGA_LED B75633D6
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\led.c 59A57F61
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\led.h 0A7038AB
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\main.c 30524347
Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\Makefile D2E423B3
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\c5_pin_model_dump.txt 1A8EBB3B
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\generate_hps_qsys_header.sh 39069726
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ghrd.v 25D8799E
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_0.h 275E95D7
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_sdram_p0_all_pins.txt B5CB5625
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_sdram_p0_summary.csv 6286214D
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\Makefile F91DA2B8
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.done DB387DAD
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.smsg 1A45EFED
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.summary 18AAD5D6
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.jdi 7C4C0A3C
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.smsg 4A4A925C
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.summary DF359A8E
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.merge.summary 978347A6
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.pin C0982924
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qpf 2B81694F
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsf 751B24B1
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsys 30231734
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qws 28969C88
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sof 109CE89B
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sopcinfo 99033637
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sta.summary 581F982F
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system_assignment_defaults.qdf B6F2B84D
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\filters.xml D3442FD9
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\preferences.xml 916461EB
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\soc_system.xml 65C7B9C0
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\soc_system_schematic.nlv 60762016
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\alt_types.h F2040161
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\emif.xml 7C2ABBF7
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\hps.xml 7912D1B7
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\id DE40F4EE
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sdram_io.h 2DD9ED6A
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.c 43372AB9
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.h 7CDDEBB2
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h E3DEE813
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c 532D5991
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c FA179207
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h 1698BCC4
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof EE5D562B
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\system.h B33A0BDD
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.c 4CCCE622
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.h 3DEF8C1D
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.qip C6FF089F
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.v 221AC29F
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset_bb.v 00569099
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\debounce\debounce.v 84FE8047
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\edge_detect\altera_edge_detector.v 315916DA
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer.v 24C8B1C4
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer_hw.tcl 3E117824
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.bsf 415C240F
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.cmp AB12B95F
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.html 405EB40F
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.xml A7993635
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_bb.v 5EE6D6CF
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_inst.v 056EBB3A
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_inst.vhd E6EBDDA4
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.debuginfo BAC26DE6
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.qip 3ADCCECC
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.regmap FF39A11F
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.v 456A2E50
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system_hps_0_hps.svd A1834DDC
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 985908AA
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v DE2E6448
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v EA468E3A
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v 4876B5ED
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v 3C08F5D2
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v F7944783
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v 1271039B
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc 83C88B83
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v BE7AC364
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v 51D6EA2E
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v DE087040
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv 62EF7E43
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_default_burst_converter.sv 907CD755
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_incr_burst_converter.sv 7688BC4D
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v 94509E29
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_sld_node.v 35B41711
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_streaming.v B1AA38C2
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv FA93B46D
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv CA19016B
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v 956DF026
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv C8950297
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv 213AEC7A
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv 36F64B85
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv 2A56A2AE
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv B627326D
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv E16D232A
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv 83F5C486
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv B92532AB
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv 6C06B2C7
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv D8486E0D
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_agent.sv 81E83294
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_translator.sv F5A77A0B
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv C4F6350B
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv 49957D02
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv BA9209C1
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv B4F70CBC
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv CD3346DC
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_pli_streaming.v 2F425A72
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.sdc 70A1AAB3
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.v D5D084B1
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_synchronizer.v 858FBD5A
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv 1883735C
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\credit_producer.v B336D994
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps.pre.xml 7912D1B7
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram.v 059E915D
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.ppf 6B4E32CE
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sdc B5D9662A
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sv F828A3A3
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v 0B5E8B41
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v C65137A3
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v 4498FCE9
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v 86AAC9B7
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v E292A0F9
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v 5737D16E
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v 5B34131E
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v 3CF1E02E
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl 9F63D011
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv F05D122A
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl A64C9476
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl 393BC208
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl 15B77D38
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl 2659F8D4
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset.v F68EF452
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v 2ABC6854
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl BA3DF729
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_pll.sv E8584FD1
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\intr_capturer.v 24C8B1C4
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_button_pio.v EFBCD3A4
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_dipsw_pio.v A0025784
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master.v E7689331
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv 73DFB241
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv 486B0AA6
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv E6A2B1D2
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0.v D1271EFA
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv 8B1864B9
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v 17C3689F
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc D256039A
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv EDDE8DCE
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper.sv CFF55BA4
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv E9FEDCB5
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_jtag_uart.v 0D4E740A
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_led_pio.v 0242F8B3
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure.v A29A5C6B
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.sv 590453DB
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.sv D3CE54AE
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.sv 8739A091
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v 7BD996AB
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv 34CA0D3D
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv BE3822B9
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv CCA426B2
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv C016E8A9
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv F5F1F6DF
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv CB1F969D
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_004.sv 59F34592
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_005.sv 9CC109AE
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv C1C44685
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv CD03A6E1
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv 680ADBA1
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv A1872769
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv 8379EDCF
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv 205005D0
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_009.sv 41FF3B52
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_010.sv 598C5218
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv B6A72793
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv DD37D58A
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv 1CEF8569
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_004.sv 4AE9E485
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_005.sv A1471F50
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv 9FD30695
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv 8661EC4A
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv 018F6EEF
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v 3B3D7AE5
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv 24C8D545
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv BA2E5525
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv AAAA8B8D
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv 0F8E39A2
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv 04B8C20C
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv 5EFBD127
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex 8B581D23
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v 270601CA
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_pio_led.v 3B435D4C
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_sysid_qsys.v C29E733F
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\alt_types.pre.h F2040161
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\emif.pre.xml 7C2ABBF7
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h 2DD9ED6A
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.c 43372AB9
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.h 7CDDEBB2
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h E3DEE813
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c 532D5991
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c FA179207
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h 1698BCC4
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\system.pre.h B33A0BDD
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c 4CCCE622
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h 3DEF8C1D
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\preloader.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\qsys.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\quartus.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\quartus_pin_assignments.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\uboot.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\preloader.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\qsys.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\quartus.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\quartus_pin_assignments.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\uboot.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\hps_0.h 275E95D7
Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\main.c 0C610E00
Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\Makefile 6694E72E
Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\my_first_hps-fpga D7534EE3
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\c5_pin_model_dump.txt 1A8EBB3B
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\generate_hps_qsys_header.sh 39069726
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ghrd.v A0AFD2CF
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_sdram_p0_all_pins.txt B5CB5625
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_sdram_p0_summary.csv 6286214D
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\Makefile F91DA2B8
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.done 59BF2E83
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.fit.smsg 1A45EFED
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.fit.summary E7FEDEE6
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.jdi 80B9837A
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.map.smsg F9AB7B20
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.map.summary 421ABF6E
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.merge.summary 978347A6
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.pin C0982924
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qpf 2B81694F
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qsf 6AF7141F
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qsys 3460831A
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qws D3F9D814
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.sof CC6852CE
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.sopcinfo 17B066A1
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.sta.summary DDF031CA
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system_assignment_defaults.qdf B6F2B84D
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\filters.xml D3442FD9
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\preferences.xml 949FB194
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\soc_system.xml BD4DFE0A
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\soc_system_schematic.nlv 9EDA922D
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\alt_types.h F2040161
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\emif.xml 7C2ABBF7
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\hps.xml 7912D1B7
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\id DE40F4EE
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sdram_io.h 2DD9ED6A
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.c 43372AB9
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.h 7CDDEBB2
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h E3DEE813
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c 532D5991
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c FA179207
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h 1698BCC4
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof EE5D562B
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\system.h B33A0BDD
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.c 4CCCE622
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.h 3DEF8C1D
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.qip C6FF089F
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.v 221AC29F
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset_bb.v 00569099
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\debounce\debounce.v 84FE8047
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\edge_detect\altera_edge_detector.v 315916DA
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer.v 24C8B1C4
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer_hw.tcl 3E117824
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.bsf 9158973A
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.cmp 8ED00950
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.html 3AF63693
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.xml 51D41D13
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_bb.v 29720346
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_inst.v 14481C9E
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_inst.vhd B6F0673E
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.debuginfo 838DDEE0
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.qip BB84746C
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.regmap 45389D45
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.v 5B0A1F5F
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system_hps_0_hps.svd 185C475C
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 985908AA
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v DE2E6448
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v EA468E3A
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v 4876B5ED
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v 3C08F5D2
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v F7944783
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v 1271039B
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc 83C88B83
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v BE7AC364
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v 51D6EA2E
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v DE087040
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv 62EF7E43
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_default_burst_converter.sv 907CD755
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_incr_burst_converter.sv 7688BC4D
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v 94509E29
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_sld_node.v 35B41711
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_streaming.v B1AA38C2
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv FA93B46D
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv CA19016B
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v 956DF026
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv C8950297
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv 213AEC7A
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv 36F64B85
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv 2A56A2AE
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv B627326D
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv E16D232A
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv 83F5C486
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv B92532AB
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv 6C06B2C7
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv D8486E0D
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_agent.sv 81E83294
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_translator.sv F5A77A0B
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv C4F6350B
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv 49957D02
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv BA9209C1
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv B4F70CBC
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv CD3346DC
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_pli_streaming.v 2F425A72
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.sdc 70A1AAB3
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.v D5D084B1
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_synchronizer.v 858FBD5A
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv 1883735C
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\credit_producer.v B336D994
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps.pre.xml 7912D1B7
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram.v DC59C3B4
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.ppf 6B4E32CE
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sdc B5D9662A
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sv F828A3A3
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v 0B5E8B41
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v C65137A3
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v 4498FCE9
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v 86AAC9B7
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v E292A0F9
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v 5737D16E
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v 5B34131E
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v 3CF1E02E
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl F39C778A
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv F05D122A
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl A64C9476
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl 393BC208
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl 15B77D38
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl 2659F8D4
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset.v F68EF452
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v 2ABC6854
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl BA3DF729
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_pll.sv E8584FD1
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\intr_capturer.v 24C8B1C4
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_button_pio.v EFBCD3A4
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_dipsw_pio.v A0025784
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master.v F643C09C
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv 73DFB241
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv 486B0AA6
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv E6A2B1D2
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0.v 0914FC23
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv 8B1864B9
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v 02FE306C
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc D256039A
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv EDDE8DCE
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper.sv CFF55BA4
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv E9FEDCB5
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_jtag_uart.v 0D4E740A
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_led_pio.v 0242F8B3
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure.v A29A5C6B
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.sv 590453DB
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.sv D3CE54AE
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.sv 8739A091
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v 767AFAAC
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv 71E15E29
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv D654F123
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv E779C9B7
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv 2185802B
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv 6C896BB8
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv F2254439
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_005.sv 9CC109AE
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv E551D98D
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv 68F66B20
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv B27D2BB0
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv 33597263
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv 3BB259BD
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv 17E06115
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_010.sv 598C5218
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv A996883D
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv 2ED33304
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv EE54B614
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_005.sv A1471F50
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv 98B29781
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv CA28A13F
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv 1A05B6FF
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v 4AA7F7C2
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv 24C8D545
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv BA2E5525
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv AAAA8B8D
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv 0F8E39A2
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv 04B8C20C
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv 5EFBD127
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex 8B581D23
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v 270601CA
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_sysid_qsys.v ADC4F5A0
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\alt_types.pre.h F2040161
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\emif.pre.xml 7C2ABBF7
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h 2DD9ED6A
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.c 43372AB9
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.h 7CDDEBB2
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h E3DEE813
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c 532D5991
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c FA179207
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h 1698BCC4
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\system.pre.h B33A0BDD
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c 4CCCE622
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h 3DEF8C1D
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\preloader.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\qsys.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\quartus.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\quartus_pin_assignments.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\uboot.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\preloader.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\qsys.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\quartus.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\quartus_pin_assignments.stamp 00000000
Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\uboot.stamp 00000000
Manual\DE0-Nano-SoC_Getting_Started_Guide.pdf F27FF0A4
Manual\DE0-Nano-SoC_My_First_FPGA.pdf 677AC641
Manual\DE0-Nano-SoC_My_First_HPS-Fpga.pdf F865D4A0
Manual\DE0-Nano-SoC_My_First_HPS.pdf 5B96DA62
Manual\DE0-Nano-SoC_User_manual.pdf B633ECEA
Manual\Learning_Loadmap.pdf 8FA82FEC
Manual\Quick_Start_Guide.pdf F78E26C3
Schematic\de0-nano-soc.pdf E7EADDDC
Schematic\de0-nano-soc_mechanism.pdf 45816AB9
Tools\SystemBuilder\DE0_Nano_SoC_SystemBuilder.exe 6E939B76
Tools\SystemBuilder\DE0_Nano_SoC_SystemBuilder.exe.manifest 3AD35EC3
