
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//col_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012c8 <.init>:
  4012c8:	stp	x29, x30, [sp, #-16]!
  4012cc:	mov	x29, sp
  4012d0:	bl	4016c0 <ferror@plt+0x60>
  4012d4:	ldp	x29, x30, [sp], #16
  4012d8:	ret

Disassembly of section .plt:

00000000004012e0 <memcpy@plt-0x20>:
  4012e0:	stp	x16, x30, [sp, #-16]!
  4012e4:	adrp	x16, 414000 <ferror@plt+0x129a0>
  4012e8:	ldr	x17, [x16, #4088]
  4012ec:	add	x16, x16, #0xff8
  4012f0:	br	x17
  4012f4:	nop
  4012f8:	nop
  4012fc:	nop

0000000000401300 <memcpy@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401304:	ldr	x17, [x16]
  401308:	add	x16, x16, #0x0
  40130c:	br	x17

0000000000401310 <_exit@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401314:	ldr	x17, [x16, #8]
  401318:	add	x16, x16, #0x8
  40131c:	br	x17

0000000000401320 <strtoul@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401324:	ldr	x17, [x16, #16]
  401328:	add	x16, x16, #0x10
  40132c:	br	x17

0000000000401330 <strlen@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401334:	ldr	x17, [x16, #24]
  401338:	add	x16, x16, #0x18
  40133c:	br	x17

0000000000401340 <fputs@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401344:	ldr	x17, [x16, #32]
  401348:	add	x16, x16, #0x20
  40134c:	br	x17

0000000000401350 <exit@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401354:	ldr	x17, [x16, #40]
  401358:	add	x16, x16, #0x28
  40135c:	br	x17

0000000000401360 <dup@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401364:	ldr	x17, [x16, #48]
  401368:	add	x16, x16, #0x30
  40136c:	br	x17

0000000000401370 <strtod@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401374:	ldr	x17, [x16, #56]
  401378:	add	x16, x16, #0x38
  40137c:	br	x17

0000000000401380 <__cxa_atexit@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401384:	ldr	x17, [x16, #64]
  401388:	add	x16, x16, #0x40
  40138c:	br	x17

0000000000401390 <fputc@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401394:	ldr	x17, [x16, #72]
  401398:	add	x16, x16, #0x48
  40139c:	br	x17

00000000004013a0 <putwchar@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013a4:	ldr	x17, [x16, #80]
  4013a8:	add	x16, x16, #0x50
  4013ac:	br	x17

00000000004013b0 <snprintf@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013b4:	ldr	x17, [x16, #88]
  4013b8:	add	x16, x16, #0x58
  4013bc:	br	x17

00000000004013c0 <localeconv@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013c4:	ldr	x17, [x16, #96]
  4013c8:	add	x16, x16, #0x60
  4013cc:	br	x17

00000000004013d0 <fileno@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013d4:	ldr	x17, [x16, #104]
  4013d8:	add	x16, x16, #0x68
  4013dc:	br	x17

00000000004013e0 <iswspace@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013e4:	ldr	x17, [x16, #112]
  4013e8:	add	x16, x16, #0x70
  4013ec:	br	x17

00000000004013f0 <malloc@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013f4:	ldr	x17, [x16, #120]
  4013f8:	add	x16, x16, #0x78
  4013fc:	br	x17

0000000000401400 <wcwidth@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401404:	ldr	x17, [x16, #128]
  401408:	add	x16, x16, #0x80
  40140c:	br	x17

0000000000401410 <__strtol_internal@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401414:	ldr	x17, [x16, #136]
  401418:	add	x16, x16, #0x88
  40141c:	br	x17

0000000000401420 <strncmp@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401424:	ldr	x17, [x16, #144]
  401428:	add	x16, x16, #0x90
  40142c:	br	x17

0000000000401430 <bindtextdomain@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401434:	ldr	x17, [x16, #152]
  401438:	add	x16, x16, #0x98
  40143c:	br	x17

0000000000401440 <__libc_start_main@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401444:	ldr	x17, [x16, #160]
  401448:	add	x16, x16, #0xa0
  40144c:	br	x17

0000000000401450 <fgetc@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401454:	ldr	x17, [x16, #168]
  401458:	add	x16, x16, #0xa8
  40145c:	br	x17

0000000000401460 <memset@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401464:	ldr	x17, [x16, #176]
  401468:	add	x16, x16, #0xb0
  40146c:	br	x17

0000000000401470 <__strtoul_internal@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401474:	ldr	x17, [x16, #184]
  401478:	add	x16, x16, #0xb8
  40147c:	br	x17

0000000000401480 <realloc@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401484:	ldr	x17, [x16, #192]
  401488:	add	x16, x16, #0xc0
  40148c:	br	x17

0000000000401490 <strdup@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401494:	ldr	x17, [x16, #200]
  401498:	add	x16, x16, #0xc8
  40149c:	br	x17

00000000004014a0 <close@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014a4:	ldr	x17, [x16, #208]
  4014a8:	add	x16, x16, #0xd0
  4014ac:	br	x17

00000000004014b0 <__gmon_start__@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014b4:	ldr	x17, [x16, #216]
  4014b8:	add	x16, x16, #0xd8
  4014bc:	br	x17

00000000004014c0 <abort@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014c4:	ldr	x17, [x16, #224]
  4014c8:	add	x16, x16, #0xe0
  4014cc:	br	x17

00000000004014d0 <feof@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014d4:	ldr	x17, [x16, #232]
  4014d8:	add	x16, x16, #0xe8
  4014dc:	br	x17

00000000004014e0 <textdomain@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014e4:	ldr	x17, [x16, #240]
  4014e8:	add	x16, x16, #0xf0
  4014ec:	br	x17

00000000004014f0 <getopt_long@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014f4:	ldr	x17, [x16, #248]
  4014f8:	add	x16, x16, #0xf8
  4014fc:	br	x17

0000000000401500 <strcmp@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401504:	ldr	x17, [x16, #256]
  401508:	add	x16, x16, #0x100
  40150c:	br	x17

0000000000401510 <warn@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401514:	ldr	x17, [x16, #264]
  401518:	add	x16, x16, #0x108
  40151c:	br	x17

0000000000401520 <__ctype_b_loc@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401524:	ldr	x17, [x16, #272]
  401528:	add	x16, x16, #0x110
  40152c:	br	x17

0000000000401530 <strtol@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401534:	ldr	x17, [x16, #280]
  401538:	add	x16, x16, #0x118
  40153c:	br	x17

0000000000401540 <iswgraph@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401544:	ldr	x17, [x16, #288]
  401548:	add	x16, x16, #0x120
  40154c:	br	x17

0000000000401550 <free@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401554:	ldr	x17, [x16, #296]
  401558:	add	x16, x16, #0x128
  40155c:	br	x17

0000000000401560 <vasprintf@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401564:	ldr	x17, [x16, #304]
  401568:	add	x16, x16, #0x130
  40156c:	br	x17

0000000000401570 <strndup@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401574:	ldr	x17, [x16, #312]
  401578:	add	x16, x16, #0x138
  40157c:	br	x17

0000000000401580 <strspn@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401584:	ldr	x17, [x16, #320]
  401588:	add	x16, x16, #0x140
  40158c:	br	x17

0000000000401590 <strchr@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401594:	ldr	x17, [x16, #328]
  401598:	add	x16, x16, #0x148
  40159c:	br	x17

00000000004015a0 <getwchar@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015a4:	ldr	x17, [x16, #336]
  4015a8:	add	x16, x16, #0x150
  4015ac:	br	x17

00000000004015b0 <fflush@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015b4:	ldr	x17, [x16, #344]
  4015b8:	add	x16, x16, #0x158
  4015bc:	br	x17

00000000004015c0 <warnx@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015c4:	ldr	x17, [x16, #352]
  4015c8:	add	x16, x16, #0x160
  4015cc:	br	x17

00000000004015d0 <memchr@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015d4:	ldr	x17, [x16, #360]
  4015d8:	add	x16, x16, #0x168
  4015dc:	br	x17

00000000004015e0 <dcgettext@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015e4:	ldr	x17, [x16, #368]
  4015e8:	add	x16, x16, #0x170
  4015ec:	br	x17

00000000004015f0 <errx@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015f4:	ldr	x17, [x16, #376]
  4015f8:	add	x16, x16, #0x178
  4015fc:	br	x17

0000000000401600 <strcspn@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401604:	ldr	x17, [x16, #384]
  401608:	add	x16, x16, #0x180
  40160c:	br	x17

0000000000401610 <printf@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401614:	ldr	x17, [x16, #392]
  401618:	add	x16, x16, #0x188
  40161c:	br	x17

0000000000401620 <__errno_location@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401624:	ldr	x17, [x16, #400]
  401628:	add	x16, x16, #0x190
  40162c:	br	x17

0000000000401630 <fprintf@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401634:	ldr	x17, [x16, #408]
  401638:	add	x16, x16, #0x198
  40163c:	br	x17

0000000000401640 <err@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401644:	ldr	x17, [x16, #416]
  401648:	add	x16, x16, #0x1a0
  40164c:	br	x17

0000000000401650 <setlocale@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401654:	ldr	x17, [x16, #424]
  401658:	add	x16, x16, #0x1a8
  40165c:	br	x17

0000000000401660 <ferror@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401664:	ldr	x17, [x16, #432]
  401668:	add	x16, x16, #0x1b0
  40166c:	br	x17

Disassembly of section .text:

0000000000401670 <.text>:
  401670:	mov	x29, #0x0                   	// #0
  401674:	mov	x30, #0x0                   	// #0
  401678:	mov	x5, x0
  40167c:	ldr	x1, [sp]
  401680:	add	x2, sp, #0x8
  401684:	mov	x6, sp
  401688:	movz	x0, #0x0, lsl #48
  40168c:	movk	x0, #0x0, lsl #32
  401690:	movk	x0, #0x40, lsl #16
  401694:	movk	x0, #0x177c
  401698:	movz	x3, #0x0, lsl #48
  40169c:	movk	x3, #0x0, lsl #32
  4016a0:	movk	x3, #0x40, lsl #16
  4016a4:	movk	x3, #0x4488
  4016a8:	movz	x4, #0x0, lsl #48
  4016ac:	movk	x4, #0x0, lsl #32
  4016b0:	movk	x4, #0x40, lsl #16
  4016b4:	movk	x4, #0x4508
  4016b8:	bl	401440 <__libc_start_main@plt>
  4016bc:	bl	4014c0 <abort@plt>
  4016c0:	adrp	x0, 414000 <ferror@plt+0x129a0>
  4016c4:	ldr	x0, [x0, #4064]
  4016c8:	cbz	x0, 4016d0 <ferror@plt+0x70>
  4016cc:	b	4014b0 <__gmon_start__@plt>
  4016d0:	ret
  4016d4:	nop
  4016d8:	adrp	x0, 415000 <ferror@plt+0x139a0>
  4016dc:	add	x0, x0, #0x1d0
  4016e0:	adrp	x1, 415000 <ferror@plt+0x139a0>
  4016e4:	add	x1, x1, #0x1d0
  4016e8:	cmp	x1, x0
  4016ec:	b.eq	401704 <ferror@plt+0xa4>  // b.none
  4016f0:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4016f4:	ldr	x1, [x1, #1336]
  4016f8:	cbz	x1, 401704 <ferror@plt+0xa4>
  4016fc:	mov	x16, x1
  401700:	br	x16
  401704:	ret
  401708:	adrp	x0, 415000 <ferror@plt+0x139a0>
  40170c:	add	x0, x0, #0x1d0
  401710:	adrp	x1, 415000 <ferror@plt+0x139a0>
  401714:	add	x1, x1, #0x1d0
  401718:	sub	x1, x1, x0
  40171c:	lsr	x2, x1, #63
  401720:	add	x1, x2, x1, asr #3
  401724:	cmp	xzr, x1, asr #1
  401728:	asr	x1, x1, #1
  40172c:	b.eq	401744 <ferror@plt+0xe4>  // b.none
  401730:	adrp	x2, 404000 <ferror@plt+0x29a0>
  401734:	ldr	x2, [x2, #1344]
  401738:	cbz	x2, 401744 <ferror@plt+0xe4>
  40173c:	mov	x16, x2
  401740:	br	x16
  401744:	ret
  401748:	stp	x29, x30, [sp, #-32]!
  40174c:	mov	x29, sp
  401750:	str	x19, [sp, #16]
  401754:	adrp	x19, 415000 <ferror@plt+0x139a0>
  401758:	ldrb	w0, [x19, #512]
  40175c:	cbnz	w0, 40176c <ferror@plt+0x10c>
  401760:	bl	4016d8 <ferror@plt+0x78>
  401764:	mov	w0, #0x1                   	// #1
  401768:	strb	w0, [x19, #512]
  40176c:	ldr	x19, [sp, #16]
  401770:	ldp	x29, x30, [sp], #32
  401774:	ret
  401778:	b	401708 <ferror@plt+0xa8>
  40177c:	sub	sp, sp, #0x80
  401780:	stp	x20, x19, [sp, #112]
  401784:	mov	x20, x1
  401788:	adrp	x1, 404000 <ferror@plt+0x29a0>
  40178c:	mov	w19, w0
  401790:	add	x1, x1, #0x9f9
  401794:	mov	w0, #0x6                   	// #6
  401798:	stp	x29, x30, [sp, #32]
  40179c:	stp	x28, x27, [sp, #48]
  4017a0:	stp	x26, x25, [sp, #64]
  4017a4:	stp	x24, x23, [sp, #80]
  4017a8:	stp	x22, x21, [sp, #96]
  4017ac:	add	x29, sp, #0x20
  4017b0:	bl	401650 <setlocale@plt>
  4017b4:	adrp	x21, 404000 <ferror@plt+0x29a0>
  4017b8:	add	x21, x21, #0x70b
  4017bc:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4017c0:	add	x1, x1, #0x716
  4017c4:	mov	x0, x21
  4017c8:	bl	401430 <bindtextdomain@plt>
  4017cc:	mov	x0, x21
  4017d0:	bl	4014e0 <textdomain@plt>
  4017d4:	adrp	x0, 402000 <ferror@plt+0x9a0>
  4017d8:	add	x0, x0, #0x7cc
  4017dc:	bl	404510 <ferror@plt+0x2eb0>
  4017e0:	adrp	x21, 404000 <ferror@plt+0x29a0>
  4017e4:	adrp	x22, 404000 <ferror@plt+0x29a0>
  4017e8:	adrp	x27, 404000 <ferror@plt+0x29a0>
  4017ec:	adrp	x23, 404000 <ferror@plt+0x29a0>
  4017f0:	adrp	x9, 415000 <ferror@plt+0x139a0>
  4017f4:	mov	w8, #0x100                 	// #256
  4017f8:	adrp	x25, 415000 <ferror@plt+0x139a0>
  4017fc:	mov	w26, #0x1                   	// #1
  401800:	adrp	x10, 415000 <ferror@plt+0x139a0>
  401804:	add	x21, x21, #0x728
  401808:	add	x22, x22, #0x5c8
  40180c:	add	x27, x27, #0x548
  401810:	adrp	x28, 415000 <ferror@plt+0x139a0>
  401814:	add	x23, x23, #0x732
  401818:	str	w8, [x9, #520]
  40181c:	strb	w26, [x25, #524]
  401820:	strb	wzr, [x10, #528]
  401824:	mov	w0, w19
  401828:	mov	x1, x20
  40182c:	mov	x2, x21
  401830:	mov	x3, x22
  401834:	mov	x4, xzr
  401838:	bl	4014f0 <getopt_long@plt>
  40183c:	sub	w8, w0, #0x48
  401840:	cmp	w8, #0x30
  401844:	b.hi	4018bc <ferror@plt+0x25c>  // b.pmore
  401848:	adr	x9, 401858 <ferror@plt+0x1f8>
  40184c:	ldrh	w10, [x27, x8, lsl #1]
  401850:	add	x9, x9, x10, lsl #2
  401854:	br	x9
  401858:	adrp	x8, 415000 <ferror@plt+0x139a0>
  40185c:	strb	w26, [x8, #532]
  401860:	b	401824 <ferror@plt+0x1c4>
  401864:	strb	wzr, [x25, #524]
  401868:	b	401824 <ferror@plt+0x1c4>
  40186c:	strb	w26, [x25, #524]
  401870:	b	401824 <ferror@plt+0x1c4>
  401874:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401878:	strb	w26, [x8, #528]
  40187c:	b	401824 <ferror@plt+0x1c4>
  401880:	ldr	x24, [x28, #472]
  401884:	mov	w2, #0x5                   	// #5
  401888:	mov	x0, xzr
  40188c:	mov	x1, x23
  401890:	bl	4015e0 <dcgettext@plt>
  401894:	mov	x1, x0
  401898:	mov	x0, x24
  40189c:	bl	4031b8 <ferror@plt+0x1b58>
  4018a0:	lsl	w8, w0, #1
  4018a4:	adrp	x9, 415000 <ferror@plt+0x139a0>
  4018a8:	str	w8, [x9, #520]
  4018ac:	b	401824 <ferror@plt+0x1c4>
  4018b0:	adrp	x8, 415000 <ferror@plt+0x139a0>
  4018b4:	strb	w26, [x8, #536]
  4018b8:	b	401824 <ferror@plt+0x1c4>
  4018bc:	cmn	w0, #0x1
  4018c0:	b.ne	401f08 <ferror@plt+0x8a8>  // b.any
  4018c4:	adrp	x8, 415000 <ferror@plt+0x139a0>
  4018c8:	ldr	w8, [x8, #480]
  4018cc:	cmp	w8, w19
  4018d0:	b.ne	401ef0 <ferror@plt+0x890>  // b.any
  4018d4:	adrp	x25, 415000 <ferror@plt+0x139a0>
  4018d8:	mov	w8, #0x1                   	// #1
  4018dc:	strb	w8, [x25, #540]
  4018e0:	bl	402068 <ferror@plt+0xa08>
  4018e4:	adrp	x27, 415000 <ferror@plt+0x139a0>
  4018e8:	mov	x19, x0
  4018ec:	ldr	x0, [x27, #496]
  4018f0:	adrp	x26, 415000 <ferror@plt+0x139a0>
  4018f4:	str	x19, [x26, #544]
  4018f8:	bl	4014d0 <feof@plt>
  4018fc:	cbz	w0, 401918 <ferror@plt+0x2b8>
  401900:	mov	w21, wzr
  401904:	mov	w27, wzr
  401908:	mov	w24, wzr
  40190c:	mov	w8, wzr
  401910:	mov	w20, wzr
  401914:	b	401da0 <ferror@plt+0x740>
  401918:	bl	401620 <__errno_location@plt>
  40191c:	mov	x23, xzr
  401920:	mov	w24, wzr
  401924:	mov	w28, wzr
  401928:	mov	w20, wzr
  40192c:	mov	w21, wzr
  401930:	mov	w8, #0x1                   	// #1
  401934:	str	x0, [sp, #16]
  401938:	str	wzr, [sp]
  40193c:	stur	wzr, [x29, #-4]
  401940:	stp	wzr, wzr, [sp, #4]
  401944:	str	w8, [sp, #12]
  401948:	b	401968 <ferror@plt+0x308>
  40194c:	str	w20, [x19, #36]
  401950:	bic	w8, w0, w0, asr #31
  401954:	add	w25, w8, w20
  401958:	ldr	x0, [x27, #496]
  40195c:	bl	4014d0 <feof@plt>
  401960:	mov	w20, w25
  401964:	cbnz	w0, 401d90 <ferror@plt+0x730>
  401968:	ldr	x8, [sp, #16]
  40196c:	str	wzr, [x8]
  401970:	bl	4015a0 <getwchar@plt>
  401974:	cmn	w0, #0x1
  401978:	b.eq	401d58 <ferror@plt+0x6f8>  // b.none
  40197c:	mov	w22, w0
  401980:	bl	401540 <iswgraph@plt>
  401984:	cbz	w0, 4019dc <ferror@plt+0x37c>
  401988:	ldur	w8, [x29, #-4]
  40198c:	sub	w8, w24, w8
  401990:	cmp	w28, w8
  401994:	b.eq	401b98 <ferror@plt+0x538>  // b.none
  401998:	adrp	x8, 415000 <ferror@plt+0x139a0>
  40199c:	ldrb	w8, [x8, #536]
  4019a0:	sub	w9, w28, w24
  4019a4:	bic	w8, w28, w8
  4019a8:	and	w8, w8, #0x1
  4019ac:	stur	w8, [x29, #-4]
  4019b0:	adds	w8, w9, w8
  4019b4:	b.mi	401a18 <ferror@plt+0x3b8>  // b.first
  4019b8:	cbz	w8, 401ad8 <ferror@plt+0x478>
  4019bc:	ldr	x0, [x19, #16]
  4019c0:	cbz	x0, 401aa8 <ferror@plt+0x448>
  4019c4:	subs	w8, w8, #0x1
  4019c8:	mov	x19, x0
  4019cc:	b.gt	4019bc <ferror@plt+0x35c>
  4019d0:	cmp	w8, #0x1
  4019d4:	b.ge	401ab4 <ferror@plt+0x454>  // b.tcont
  4019d8:	b	401ad4 <ferror@plt+0x474>
  4019dc:	sub	w8, w22, #0x8
  4019e0:	cmp	w8, #0x18
  4019e4:	b.hi	401cd8 <ferror@plt+0x678>  // b.pmore
  4019e8:	adrp	x11, 404000 <ferror@plt+0x29a0>
  4019ec:	add	x11, x11, #0x5aa
  4019f0:	adr	x9, 401958 <ferror@plt+0x2f8>
  4019f4:	ldrb	w10, [x11, x8]
  4019f8:	add	x9, x9, x10, lsl #2
  4019fc:	mov	w25, wzr
  401a00:	br	x9
  401a04:	cbz	w20, 401d04 <ferror@plt+0x6a4>
  401a08:	cbz	x23, 401d50 <ferror@plt+0x6f0>
  401a0c:	ldr	w8, [x23, #12]
  401a10:	sub	w25, w20, w8
  401a14:	b	401958 <ferror@plt+0x2f8>
  401a18:	ldr	w11, [sp, #8]
  401a1c:	mov	x9, x19
  401a20:	ldr	x19, [x9, #8]
  401a24:	cbz	x19, 401c28 <ferror@plt+0x5c8>
  401a28:	add	w24, w8, #0x1
  401a2c:	cmn	w8, #0x1
  401a30:	mov	w8, w24
  401a34:	mov	x9, x19
  401a38:	b.lt	401a20 <ferror@plt+0x3c0>  // b.tstop
  401a3c:	cbz	w24, 401adc <ferror@plt+0x47c>
  401a40:	cbz	w11, 401c34 <ferror@plt+0x5d4>
  401a44:	ldr	w8, [sp]
  401a48:	add	w25, w8, #0x1
  401a4c:	cbnz	w8, 401a9c <ferror@plt+0x43c>
  401a50:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401a54:	mov	w2, #0x5                   	// #5
  401a58:	mov	x0, xzr
  401a5c:	add	x1, x1, #0x7a3
  401a60:	bl	4015e0 <dcgettext@plt>
  401a64:	adrp	x8, 404000 <ferror@plt+0x29a0>
  401a68:	adrp	x9, 404000 <ferror@plt+0x29a0>
  401a6c:	cmp	w28, #0x0
  401a70:	add	x8, x8, #0x7ce
  401a74:	add	x9, x9, #0x7be
  401a78:	mov	x23, x0
  401a7c:	csel	x1, x9, x8, lt  // lt = tstop
  401a80:	mov	w2, #0x5                   	// #5
  401a84:	mov	x0, xzr
  401a88:	bl	4015e0 <dcgettext@plt>
  401a8c:	mov	x1, x0
  401a90:	mov	x0, x23
  401a94:	bl	4015c0 <warnx@plt>
  401a98:	ldr	w11, [sp, #8]
  401a9c:	sub	w28, w28, w24
  401aa0:	str	w25, [sp]
  401aa4:	b	401adc <ferror@plt+0x47c>
  401aa8:	mov	x0, x19
  401aac:	cmp	w8, #0x1
  401ab0:	b.lt	401ad4 <ferror@plt+0x474>  // b.tstop
  401ab4:	add	w19, w8, #0x1
  401ab8:	mov	x23, x0
  401abc:	bl	402068 <ferror@plt+0xa08>
  401ac0:	sub	w19, w19, #0x1
  401ac4:	cmp	w19, #0x1
  401ac8:	str	x23, [x0, #8]
  401acc:	str	x0, [x23, #16]
  401ad0:	b.gt	401ab8 <ferror@plt+0x458>
  401ad4:	mov	x19, x0
  401ad8:	ldr	w11, [sp, #8]
  401adc:	ldur	w8, [x29, #-4]
  401ae0:	add	w24, w28, w8
  401ae4:	sub	w9, w24, w11
  401ae8:	cmp	w9, #0x1
  401aec:	b.lt	401b98 <ferror@plt+0x538>  // b.tstop
  401af0:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401af4:	ldr	w8, [x8, #520]
  401af8:	add	w10, w8, #0x20
  401afc:	cmp	w9, w10
  401b00:	b.cc	401b98 <ferror@plt+0x538>  // b.lo, b.ul, b.last
  401b04:	ldr	x23, [x26, #544]
  401b08:	sub	w9, w9, w8
  401b0c:	cmp	w9, #0x1
  401b10:	add	w9, w9, w11
  401b14:	str	w9, [sp, #8]
  401b18:	b.lt	401b90 <ferror@plt+0x530>  // b.tstop
  401b1c:	ldur	w9, [x29, #-4]
  401b20:	add	w9, w28, w9
  401b24:	sub	w9, w9, w11
  401b28:	sub	w8, w9, w8
  401b2c:	add	w25, w8, #0x1
  401b30:	b	401b78 <ferror@plt+0x518>
  401b34:	bl	402390 <ferror@plt+0xd30>
  401b38:	mov	x0, x23
  401b3c:	bl	402450 <ferror@plt+0xdf0>
  401b40:	ldr	x0, [x23]
  401b44:	adrp	x9, 415000 <ferror@plt+0x139a0>
  401b48:	ldr	w8, [x9, #552]
  401b4c:	add	w8, w8, #0x1
  401b50:	str	w8, [x9, #552]
  401b54:	bl	401550 <free@plt>
  401b58:	adrp	x9, 415000 <ferror@plt+0x139a0>
  401b5c:	ldr	x8, [x9, #592]
  401b60:	sub	w25, w25, #0x1
  401b64:	cmp	w25, #0x1
  401b68:	str	x8, [x23, #16]
  401b6c:	str	x23, [x9, #592]
  401b70:	ldr	x23, [x26, #544]
  401b74:	b.le	401b90 <ferror@plt+0x530>
  401b78:	ldr	x8, [x23, #16]
  401b7c:	str	x8, [x26, #544]
  401b80:	ldr	x8, [x23]
  401b84:	cbnz	x8, 401b34 <ferror@plt+0x4d4>
  401b88:	mov	x0, xzr
  401b8c:	b	401b44 <ferror@plt+0x4e4>
  401b90:	cbz	x23, 401b98 <ferror@plt+0x538>
  401b94:	str	xzr, [x23, #8]
  401b98:	ldp	w10, w8, [x19, #24]
  401b9c:	add	w9, w8, #0x1
  401ba0:	cmp	w9, w10
  401ba4:	b.ge	401bb0 <ferror@plt+0x550>  // b.tcont
  401ba8:	ldr	x0, [x19]
  401bac:	b	401be8 <ferror@plt+0x588>
  401bb0:	lsl	w8, w10, #1
  401bb4:	ldr	x0, [x19]
  401bb8:	cmp	w10, #0x0
  401bbc:	mov	w9, #0x5a                  	// #90
  401bc0:	csel	w25, w9, w8, eq  // eq = none
  401bc4:	lsl	x23, x25, #4
  401bc8:	mov	x1, x23
  401bcc:	bl	401480 <realloc@plt>
  401bd0:	cbz	w25, 401bd8 <ferror@plt+0x578>
  401bd4:	cbz	x0, 401edc <ferror@plt+0x87c>
  401bd8:	ldr	w8, [x19, #28]
  401bdc:	str	x0, [x19]
  401be0:	str	w25, [x19, #24]
  401be4:	add	w9, w8, #0x1
  401be8:	str	w9, [x19, #28]
  401bec:	ldr	w9, [sp, #12]
  401bf0:	add	x23, x0, w8, sxtw #4
  401bf4:	bic	w8, w20, w20, asr #31
  401bf8:	mov	w0, w22
  401bfc:	str	w22, [x23, #8]
  401c00:	strb	w9, [x23, #4]
  401c04:	str	w8, [x23]
  401c08:	bl	401400 <wcwidth@plt>
  401c0c:	str	w0, [x23, #12]
  401c10:	ldr	w8, [x19, #36]
  401c14:	cmp	w20, w8
  401c18:	b.ge	40194c <ferror@plt+0x2ec>  // b.tcont
  401c1c:	mov	w8, #0x1                   	// #1
  401c20:	str	w8, [x19, #32]
  401c24:	b	401950 <ferror@plt+0x2f0>
  401c28:	mov	x19, x9
  401c2c:	mov	w24, w8
  401c30:	cbnz	w11, 401a44 <ferror@plt+0x3e4>
  401c34:	tbz	w24, #31, 401adc <ferror@plt+0x47c>
  401c38:	sub	w23, w24, #0x1
  401c3c:	mov	x24, x19
  401c40:	bl	402068 <ferror@plt+0xa08>
  401c44:	add	w23, w23, #0x1
  401c48:	mov	x19, x0
  401c4c:	cmn	w23, #0x1
  401c50:	add	w21, w21, #0x1
  401c54:	str	x0, [x24, #8]
  401c58:	str	x24, [x0, #16]
  401c5c:	str	x0, [x26, #544]
  401c60:	b.lt	401c3c <ferror@plt+0x5dc>  // b.tstop
  401c64:	b	401ad8 <ferror@plt+0x478>
  401c68:	orr	w8, w20, #0x7
  401c6c:	add	w25, w8, #0x1
  401c70:	b	401958 <ferror@plt+0x2f8>
  401c74:	mov	w8, #0x2                   	// #2
  401c78:	b	401c80 <ferror@plt+0x620>
  401c7c:	mov	w8, #0x1                   	// #1
  401c80:	str	w8, [sp, #12]
  401c84:	mov	w25, w20
  401c88:	b	401958 <ferror@plt+0x2f8>
  401c8c:	bl	4015a0 <getwchar@plt>
  401c90:	cmp	w0, #0x9
  401c94:	b.eq	401d30 <ferror@plt+0x6d0>  // b.none
  401c98:	cmp	w0, #0x8
  401c9c:	b.eq	401d24 <ferror@plt+0x6c4>  // b.none
  401ca0:	cmp	w0, #0x7
  401ca4:	b.ne	401d1c <ferror@plt+0x6bc>  // b.any
  401ca8:	sub	w28, w28, #0x2
  401cac:	mov	w25, w20
  401cb0:	b	401958 <ferror@plt+0x2f8>
  401cb4:	ldr	w8, [sp, #4]
  401cb8:	add	w28, w28, #0x2
  401cbc:	mov	w25, wzr
  401cc0:	cmp	w28, w8
  401cc4:	csel	w8, w28, w8, gt
  401cc8:	str	w8, [sp, #4]
  401ccc:	b	401958 <ferror@plt+0x2f8>
  401cd0:	add	w25, w20, #0x1
  401cd4:	b	401958 <ferror@plt+0x2f8>
  401cd8:	mov	w0, w22
  401cdc:	bl	4013e0 <iswspace@plt>
  401ce0:	cbz	w0, 401d0c <ferror@plt+0x6ac>
  401ce4:	mov	w0, w22
  401ce8:	bl	401400 <wcwidth@plt>
  401cec:	cmp	w0, #0x1
  401cf0:	b.lt	401d1c <ferror@plt+0x6bc>  // b.tstop
  401cf4:	mov	w0, w22
  401cf8:	bl	401400 <wcwidth@plt>
  401cfc:	add	w25, w0, w20
  401d00:	b	401958 <ferror@plt+0x2f8>
  401d04:	mov	w25, wzr
  401d08:	b	401958 <ferror@plt+0x2f8>
  401d0c:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401d10:	ldrb	w8, [x8, #528]
  401d14:	cmp	w8, #0x1
  401d18:	b.eq	401988 <ferror@plt+0x328>  // b.none
  401d1c:	mov	w25, w20
  401d20:	b	401958 <ferror@plt+0x2f8>
  401d24:	sub	w28, w28, #0x1
  401d28:	mov	w25, w20
  401d2c:	b	401958 <ferror@plt+0x2f8>
  401d30:	ldr	w9, [sp, #4]
  401d34:	add	w8, w28, #0x1
  401d38:	mov	w25, w20
  401d3c:	cmp	w28, w9
  401d40:	csinc	w9, w9, w28, lt  // lt = tstop
  401d44:	str	w9, [sp, #4]
  401d48:	mov	w28, w8
  401d4c:	b	401958 <ferror@plt+0x2f8>
  401d50:	sub	w25, w20, #0x1
  401d54:	b	401958 <ferror@plt+0x2f8>
  401d58:	ldr	x8, [sp, #16]
  401d5c:	ldr	w8, [x8]
  401d60:	cmp	w8, #0x54
  401d64:	b.ne	401d90 <ferror@plt+0x730>  // b.any
  401d68:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401d6c:	add	x1, x1, #0x791
  401d70:	mov	w2, #0x5                   	// #5
  401d74:	mov	x0, xzr
  401d78:	bl	4015e0 <dcgettext@plt>
  401d7c:	ldr	w27, [sp, #4]
  401d80:	add	w1, w27, #0x1
  401d84:	bl	401510 <warn@plt>
  401d88:	mov	w20, #0x1                   	// #1
  401d8c:	b	401d98 <ferror@plt+0x738>
  401d90:	ldr	w27, [sp, #4]
  401d94:	mov	w20, wzr
  401d98:	adrp	x25, 415000 <ferror@plt+0x139a0>
  401d9c:	ldr	w8, [sp, #8]
  401da0:	ldr	x19, [x19, #16]
  401da4:	add	w24, w24, #0x1
  401da8:	cbnz	x19, 401da0 <ferror@plt+0x740>
  401dac:	cbz	w27, 401e70 <ferror@plt+0x810>
  401db0:	ldr	x19, [x26, #544]
  401db4:	sub	w8, w21, w8
  401db8:	add	w8, w8, w24
  401dbc:	cmp	w8, #0x1
  401dc0:	adrp	x21, 415000 <ferror@plt+0x139a0>
  401dc4:	b.mi	401e28 <ferror@plt+0x7c8>  // b.first
  401dc8:	add	w22, w8, #0x1
  401dcc:	adrp	x23, 415000 <ferror@plt+0x139a0>
  401dd0:	b	401e10 <ferror@plt+0x7b0>
  401dd4:	bl	402390 <ferror@plt+0xd30>
  401dd8:	mov	x0, x19
  401ddc:	bl	402450 <ferror@plt+0xdf0>
  401de0:	ldr	x0, [x19]
  401de4:	ldr	w8, [x21, #552]
  401de8:	add	w8, w8, #0x1
  401dec:	str	w8, [x21, #552]
  401df0:	bl	401550 <free@plt>
  401df4:	ldr	x8, [x23, #592]
  401df8:	sub	w22, w22, #0x1
  401dfc:	cmp	w22, #0x1
  401e00:	str	x8, [x19, #16]
  401e04:	str	x19, [x23, #592]
  401e08:	ldr	x19, [x26, #544]
  401e0c:	b.le	401e28 <ferror@plt+0x7c8>
  401e10:	ldr	x8, [x19, #16]
  401e14:	str	x8, [x26, #544]
  401e18:	ldr	x8, [x19]
  401e1c:	cbnz	x8, 401dd4 <ferror@plt+0x774>
  401e20:	mov	x0, xzr
  401e24:	b	401de4 <ferror@plt+0x784>
  401e28:	cbz	x19, 401e30 <ferror@plt+0x7d0>
  401e2c:	str	xzr, [x19, #8]
  401e30:	ldrb	w8, [x25, #540]
  401e34:	cmp	w8, #0x1
  401e38:	b.eq	401e4c <ferror@plt+0x7ec>  // b.none
  401e3c:	mov	w0, #0xf                   	// #15
  401e40:	bl	4013a0 <putwchar@plt>
  401e44:	cmn	w0, #0x1
  401e48:	b.eq	401f40 <ferror@plt+0x8e0>  // b.none
  401e4c:	sub	w8, w27, w24
  401e50:	add	w9, w8, #0x1
  401e54:	str	w9, [x21, #552]
  401e58:	tbnz	w27, #0, 401e78 <ferror@plt+0x818>
  401e5c:	add	w8, w27, #0x1
  401e60:	cmp	w8, w24
  401e64:	b.ne	401e80 <ferror@plt+0x820>  // b.any
  401e68:	mov	w8, #0x2                   	// #2
  401e6c:	b	401e7c <ferror@plt+0x81c>
  401e70:	mov	w20, wzr
  401e74:	b	401e84 <ferror@plt+0x824>
  401e78:	add	w8, w8, #0x2
  401e7c:	str	w8, [x21, #552]
  401e80:	bl	402390 <ferror@plt+0xd30>
  401e84:	mov	w0, w20
  401e88:	ldp	x20, x19, [sp, #112]
  401e8c:	ldp	x22, x21, [sp, #96]
  401e90:	ldp	x24, x23, [sp, #80]
  401e94:	ldp	x26, x25, [sp, #64]
  401e98:	ldp	x28, x27, [sp, #48]
  401e9c:	ldp	x29, x30, [sp, #32]
  401ea0:	add	sp, sp, #0x80
  401ea4:	ret
  401ea8:	bl	401f44 <ferror@plt+0x8e4>
  401eac:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401eb0:	add	x1, x1, #0x742
  401eb4:	mov	w2, #0x5                   	// #5
  401eb8:	mov	x0, xzr
  401ebc:	bl	4015e0 <dcgettext@plt>
  401ec0:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401ec4:	ldr	x1, [x8, #504]
  401ec8:	adrp	x2, 404000 <ferror@plt+0x29a0>
  401ecc:	add	x2, x2, #0x74e
  401ed0:	bl	401610 <printf@plt>
  401ed4:	mov	w0, wzr
  401ed8:	bl	401350 <exit@plt>
  401edc:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401ee0:	add	x1, x1, #0xa1c
  401ee4:	mov	w0, #0x1                   	// #1
  401ee8:	mov	x2, x23
  401eec:	bl	401640 <err@plt>
  401ef0:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401ef4:	add	x1, x1, #0x787
  401ef8:	mov	w2, #0x5                   	// #5
  401efc:	mov	x0, xzr
  401f00:	bl	4015e0 <dcgettext@plt>
  401f04:	bl	4015c0 <warnx@plt>
  401f08:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401f0c:	ldr	x19, [x8, #464]
  401f10:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401f14:	add	x1, x1, #0x760
  401f18:	mov	w2, #0x5                   	// #5
  401f1c:	mov	x0, xzr
  401f20:	bl	4015e0 <dcgettext@plt>
  401f24:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401f28:	ldr	x2, [x8, #504]
  401f2c:	mov	x1, x0
  401f30:	mov	x0, x19
  401f34:	bl	401630 <fprintf@plt>
  401f38:	mov	w0, #0x1                   	// #1
  401f3c:	bl	401350 <exit@plt>
  401f40:	bl	402368 <ferror@plt+0xd08>
  401f44:	stp	x29, x30, [sp, #-32]!
  401f48:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401f4c:	stp	x20, x19, [sp, #16]
  401f50:	ldr	x19, [x8, #488]
  401f54:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401f58:	add	x1, x1, #0x7f2
  401f5c:	mov	w2, #0x5                   	// #5
  401f60:	mov	x0, xzr
  401f64:	mov	x29, sp
  401f68:	bl	4015e0 <dcgettext@plt>
  401f6c:	adrp	x20, 415000 <ferror@plt+0x139a0>
  401f70:	ldr	x2, [x20, #504]
  401f74:	mov	x1, x0
  401f78:	mov	x0, x19
  401f7c:	bl	401630 <fprintf@plt>
  401f80:	mov	w0, #0xa                   	// #10
  401f84:	mov	x1, x19
  401f88:	bl	401390 <fputc@plt>
  401f8c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401f90:	add	x1, x1, #0x809
  401f94:	mov	w2, #0x5                   	// #5
  401f98:	mov	x0, xzr
  401f9c:	bl	4015e0 <dcgettext@plt>
  401fa0:	mov	x1, x19
  401fa4:	bl	401340 <fputs@plt>
  401fa8:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401fac:	add	x1, x1, #0x829
  401fb0:	mov	w2, #0x5                   	// #5
  401fb4:	mov	x0, xzr
  401fb8:	bl	4015e0 <dcgettext@plt>
  401fbc:	mov	x1, x0
  401fc0:	mov	x0, x19
  401fc4:	bl	401630 <fprintf@plt>
  401fc8:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401fcc:	add	x1, x1, #0x97f
  401fd0:	mov	w2, #0x5                   	// #5
  401fd4:	mov	x0, xzr
  401fd8:	bl	4015e0 <dcgettext@plt>
  401fdc:	mov	x1, x0
  401fe0:	adrp	x0, 404000 <ferror@plt+0x29a0>
  401fe4:	add	x0, x0, #0x963
  401fe8:	bl	401610 <printf@plt>
  401fec:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401ff0:	add	x1, x1, #0x9ad
  401ff4:	mov	w2, #0x5                   	// #5
  401ff8:	mov	x0, xzr
  401ffc:	bl	4015e0 <dcgettext@plt>
  402000:	mov	x1, x0
  402004:	adrp	x0, 404000 <ferror@plt+0x29a0>
  402008:	add	x0, x0, #0x991
  40200c:	bl	401610 <printf@plt>
  402010:	mov	w0, #0xa                   	// #10
  402014:	mov	x1, x19
  402018:	bl	401390 <fputc@plt>
  40201c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402020:	add	x1, x1, #0x9bd
  402024:	mov	w2, #0x5                   	// #5
  402028:	mov	x0, xzr
  40202c:	bl	4015e0 <dcgettext@plt>
  402030:	ldr	x2, [x20, #504]
  402034:	mov	x1, x0
  402038:	mov	x0, x19
  40203c:	bl	401630 <fprintf@plt>
  402040:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402044:	add	x1, x1, #0x9fa
  402048:	mov	w2, #0x5                   	// #5
  40204c:	mov	x0, xzr
  402050:	bl	4015e0 <dcgettext@plt>
  402054:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402058:	add	x1, x1, #0xa15
  40205c:	bl	401610 <printf@plt>
  402060:	mov	w0, wzr
  402064:	bl	401350 <exit@plt>
  402068:	stp	x29, x30, [sp, #-32]!
  40206c:	str	x19, [sp, #16]
  402070:	adrp	x19, 415000 <ferror@plt+0x139a0>
  402074:	ldr	x8, [x19, #592]
  402078:	mov	x29, sp
  40207c:	cbnz	x8, 402290 <ferror@plt+0xc30>
  402080:	mov	w0, #0xa00                 	// #2560
  402084:	bl	4013f0 <malloc@plt>
  402088:	cbz	x0, 4022b4 <ferror@plt+0xc54>
  40208c:	add	x8, x0, #0x28
  402090:	str	x8, [x0, #16]
  402094:	add	x8, x0, #0x78
  402098:	str	x8, [x0, #96]
  40209c:	add	x8, x0, #0xc8
  4020a0:	add	x9, x0, #0x50
  4020a4:	str	x8, [x0, #176]
  4020a8:	add	x8, x0, #0x118
  4020ac:	str	x9, [x0, #56]
  4020b0:	add	x9, x0, #0xa0
  4020b4:	str	x8, [x0, #256]
  4020b8:	add	x8, x0, #0x168
  4020bc:	str	x9, [x0, #136]
  4020c0:	add	x9, x0, #0xf0
  4020c4:	str	x8, [x0, #336]
  4020c8:	add	x8, x0, #0x1b8
  4020cc:	str	x9, [x0, #216]
  4020d0:	add	x9, x0, #0x140
  4020d4:	str	x8, [x0, #416]
  4020d8:	add	x8, x0, #0x208
  4020dc:	str	x9, [x0, #296]
  4020e0:	add	x9, x0, #0x190
  4020e4:	str	x8, [x0, #496]
  4020e8:	add	x8, x0, #0x258
  4020ec:	str	x9, [x0, #376]
  4020f0:	add	x9, x0, #0x1e0
  4020f4:	str	x8, [x0, #576]
  4020f8:	add	x8, x0, #0x2a8
  4020fc:	str	x9, [x0, #456]
  402100:	add	x9, x0, #0x230
  402104:	str	x8, [x0, #656]
  402108:	add	x8, x0, #0x2f8
  40210c:	str	x9, [x0, #536]
  402110:	add	x9, x0, #0x280
  402114:	str	x8, [x0, #736]
  402118:	add	x8, x0, #0x348
  40211c:	str	x9, [x0, #616]
  402120:	add	x9, x0, #0x2d0
  402124:	str	x8, [x0, #816]
  402128:	add	x8, x0, #0x398
  40212c:	str	x9, [x0, #696]
  402130:	add	x9, x0, #0x320
  402134:	str	x8, [x0, #896]
  402138:	add	x8, x0, #0x3e8
  40213c:	str	x9, [x0, #776]
  402140:	add	x9, x0, #0x370
  402144:	str	x8, [x0, #976]
  402148:	add	x8, x0, #0x438
  40214c:	str	x9, [x0, #856]
  402150:	add	x9, x0, #0x3c0
  402154:	str	x8, [x0, #1056]
  402158:	add	x8, x0, #0x488
  40215c:	str	x9, [x0, #936]
  402160:	add	x9, x0, #0x410
  402164:	str	x8, [x0, #1136]
  402168:	add	x8, x0, #0x4d8
  40216c:	str	x9, [x0, #1016]
  402170:	add	x9, x0, #0x460
  402174:	str	x8, [x0, #1216]
  402178:	add	x8, x0, #0x528
  40217c:	str	x9, [x0, #1096]
  402180:	add	x9, x0, #0x4b0
  402184:	str	x8, [x0, #1296]
  402188:	add	x8, x0, #0x578
  40218c:	str	x9, [x0, #1176]
  402190:	add	x9, x0, #0x500
  402194:	str	x8, [x0, #1376]
  402198:	add	x8, x0, #0x5c8
  40219c:	str	x9, [x0, #1256]
  4021a0:	add	x9, x0, #0x550
  4021a4:	str	x8, [x0, #1456]
  4021a8:	add	x8, x0, #0x618
  4021ac:	str	x9, [x0, #1336]
  4021b0:	add	x9, x0, #0x5a0
  4021b4:	str	x8, [x0, #1536]
  4021b8:	add	x8, x0, #0x668
  4021bc:	str	x9, [x0, #1416]
  4021c0:	add	x9, x0, #0x5f0
  4021c4:	str	x8, [x0, #1616]
  4021c8:	add	x8, x0, #0x6b8
  4021cc:	str	x9, [x0, #1496]
  4021d0:	add	x9, x0, #0x640
  4021d4:	str	x8, [x0, #1696]
  4021d8:	add	x8, x0, #0x708
  4021dc:	str	x9, [x0, #1576]
  4021e0:	add	x9, x0, #0x690
  4021e4:	str	x8, [x0, #1776]
  4021e8:	add	x8, x0, #0x758
  4021ec:	str	x9, [x0, #1656]
  4021f0:	add	x9, x0, #0x6e0
  4021f4:	str	x8, [x0, #1856]
  4021f8:	add	x8, x0, #0x7a8
  4021fc:	str	x9, [x0, #1736]
  402200:	add	x9, x0, #0x730
  402204:	str	x8, [x0, #1936]
  402208:	add	x8, x0, #0x7f8
  40220c:	str	x9, [x0, #1816]
  402210:	add	x9, x0, #0x780
  402214:	str	x8, [x0, #2016]
  402218:	add	x8, x0, #0x848
  40221c:	str	x9, [x0, #1896]
  402220:	add	x9, x0, #0x7d0
  402224:	str	x8, [x0, #2096]
  402228:	add	x8, x0, #0x898
  40222c:	str	x9, [x0, #1976]
  402230:	add	x9, x0, #0x820
  402234:	str	x8, [x0, #2176]
  402238:	add	x8, x0, #0x8e8
  40223c:	str	x9, [x0, #2056]
  402240:	add	x9, x0, #0x870
  402244:	str	x8, [x0, #2256]
  402248:	add	x8, x0, #0x938
  40224c:	str	x0, [x19, #592]
  402250:	str	x9, [x0, #2136]
  402254:	add	x9, x0, #0x8c0
  402258:	str	x8, [x0, #2336]
  40225c:	add	x8, x0, #0x988
  402260:	str	x9, [x0, #2216]
  402264:	add	x9, x0, #0x910
  402268:	str	x8, [x0, #2416]
  40226c:	ldr	x8, [x19, #592]
  402270:	str	x9, [x0, #2296]
  402274:	add	x9, x0, #0x960
  402278:	str	x9, [x0, #2376]
  40227c:	add	x9, x0, #0x9b0
  402280:	str	x9, [x0, #2456]
  402284:	add	x9, x0, #0x9d8
  402288:	str	x9, [x0, #2496]
  40228c:	str	xzr, [x0, #2536]
  402290:	ldr	x9, [x8, #16]
  402294:	movi	v0.2d, #0x0
  402298:	mov	x0, x8
  40229c:	str	x9, [x19, #592]
  4022a0:	stp	q0, q0, [x8]
  4022a4:	ldr	x19, [sp, #16]
  4022a8:	str	xzr, [x8, #32]
  4022ac:	ldp	x29, x30, [sp], #32
  4022b0:	ret
  4022b4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4022b8:	add	x1, x1, #0xa1c
  4022bc:	mov	w0, #0x1                   	// #1
  4022c0:	mov	w2, #0xa00                 	// #2560
  4022c4:	bl	401640 <err@plt>
  4022c8:	stp	x29, x30, [sp, #-64]!
  4022cc:	stp	x20, x19, [sp, #48]
  4022d0:	adrp	x20, 415000 <ferror@plt+0x139a0>
  4022d4:	ldr	x19, [x20, #544]
  4022d8:	cmp	w0, #0x1
  4022dc:	str	x23, [sp, #16]
  4022e0:	stp	x22, x21, [sp, #32]
  4022e4:	mov	x29, sp
  4022e8:	b.lt	40234c <ferror@plt+0xcec>  // b.tstop
  4022ec:	add	w21, w0, #0x1
  4022f0:	adrp	x22, 415000 <ferror@plt+0x139a0>
  4022f4:	adrp	x23, 415000 <ferror@plt+0x139a0>
  4022f8:	b	402328 <ferror@plt+0xcc8>
  4022fc:	ldr	w8, [x22, #552]
  402300:	add	w8, w8, #0x1
  402304:	str	w8, [x22, #552]
  402308:	bl	401550 <free@plt>
  40230c:	ldr	x8, [x23, #592]
  402310:	sub	w21, w21, #0x1
  402314:	cmp	w21, #0x1
  402318:	str	x8, [x19, #16]
  40231c:	str	x19, [x23, #592]
  402320:	ldr	x19, [x20, #544]
  402324:	b.le	40234c <ferror@plt+0xcec>
  402328:	ldr	x8, [x19, #16]
  40232c:	str	x8, [x20, #544]
  402330:	ldr	x0, [x19]
  402334:	cbz	x0, 4022fc <ferror@plt+0xc9c>
  402338:	bl	402390 <ferror@plt+0xd30>
  40233c:	mov	x0, x19
  402340:	bl	402450 <ferror@plt+0xdf0>
  402344:	ldr	x0, [x19]
  402348:	b	4022fc <ferror@plt+0xc9c>
  40234c:	cbz	x19, 402354 <ferror@plt+0xcf4>
  402350:	str	xzr, [x19, #8]
  402354:	ldp	x20, x19, [sp, #48]
  402358:	ldp	x22, x21, [sp, #32]
  40235c:	ldr	x23, [sp, #16]
  402360:	ldp	x29, x30, [sp], #64
  402364:	ret
  402368:	stp	x29, x30, [sp, #-16]!
  40236c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402370:	add	x1, x1, #0x7e6
  402374:	mov	w2, #0x5                   	// #5
  402378:	mov	x0, xzr
  40237c:	mov	x29, sp
  402380:	bl	4015e0 <dcgettext@plt>
  402384:	mov	x1, x0
  402388:	mov	w0, #0x1                   	// #1
  40238c:	bl	4015f0 <errx@plt>
  402390:	stp	x29, x30, [sp, #-64]!
  402394:	stp	x20, x19, [sp, #48]
  402398:	adrp	x19, 415000 <ferror@plt+0x139a0>
  40239c:	adrp	x8, 415000 <ferror@plt+0x139a0>
  4023a0:	stp	x22, x21, [sp, #32]
  4023a4:	ldr	w22, [x19, #552]
  4023a8:	ldrb	w21, [x8, #536]
  4023ac:	str	x23, [sp, #16]
  4023b0:	mov	x29, sp
  4023b4:	bic	w8, w22, w21
  4023b8:	and	w8, w8, #0x1
  4023bc:	add	w20, w22, w8
  4023c0:	cmp	w20, #0x0
  4023c4:	cinc	w8, w20, lt  // lt = tstop
  4023c8:	asr	w8, w8, #1
  4023cc:	add	w23, w8, #0x1
  4023d0:	sub	w23, w23, #0x1
  4023d4:	cmp	w23, #0x1
  4023d8:	b.lt	4023f0 <ferror@plt+0xd90>  // b.tstop
  4023dc:	mov	w0, #0xa                   	// #10
  4023e0:	bl	4013a0 <putwchar@plt>
  4023e4:	cmn	w0, #0x1
  4023e8:	b.ne	4023d0 <ferror@plt+0xd70>  // b.any
  4023ec:	bl	402368 <ferror@plt+0xd08>
  4023f0:	tbz	w22, #0, 402438 <ferror@plt+0xdd8>
  4023f4:	eor	w8, w21, #0x1
  4023f8:	tbnz	w8, #0, 402438 <ferror@plt+0xdd8>
  4023fc:	mov	w0, #0x1b                  	// #27
  402400:	bl	4013a0 <putwchar@plt>
  402404:	cmn	w0, #0x1
  402408:	b.eq	4023ec <ferror@plt+0xd8c>  // b.none
  40240c:	mov	w0, #0x39                  	// #57
  402410:	bl	4013a0 <putwchar@plt>
  402414:	cmn	w0, #0x1
  402418:	b.eq	4023ec <ferror@plt+0xd8c>  // b.none
  40241c:	add	w8, w20, #0x1
  402420:	cmp	w8, #0x2
  402424:	b.hi	402438 <ferror@plt+0xdd8>  // b.pmore
  402428:	mov	w0, #0xd                   	// #13
  40242c:	bl	4013a0 <putwchar@plt>
  402430:	cmn	w0, #0x1
  402434:	b.eq	4023ec <ferror@plt+0xd8c>  // b.none
  402438:	str	wzr, [x19, #552]
  40243c:	ldp	x20, x19, [sp, #48]
  402440:	ldp	x22, x21, [sp, #32]
  402444:	ldr	x23, [sp, #16]
  402448:	ldp	x29, x30, [sp], #64
  40244c:	ret
  402450:	stp	x29, x30, [sp, #-96]!
  402454:	str	x27, [sp, #16]
  402458:	stp	x26, x25, [sp, #32]
  40245c:	stp	x24, x23, [sp, #48]
  402460:	stp	x22, x21, [sp, #64]
  402464:	stp	x20, x19, [sp, #80]
  402468:	ldp	w22, w8, [x0, #28]
  40246c:	mov	x19, x0
  402470:	mov	x29, sp
  402474:	cbz	w8, 4024d0 <ferror@plt+0xe70>
  402478:	adrp	x9, 415000 <ferror@plt+0x139a0>
  40247c:	ldr	w8, [x19, #24]
  402480:	ldr	w10, [x9, #584]
  402484:	adrp	x23, 415000 <ferror@plt+0x139a0>
  402488:	cmp	w8, w10
  40248c:	b.le	4024b0 <ferror@plt+0xe50>
  402490:	ldr	x0, [x23, #560]
  402494:	lsl	w20, w8, #4
  402498:	mov	x1, x20
  40249c:	str	w8, [x9, #584]
  4024a0:	bl	401480 <realloc@plt>
  4024a4:	cbz	w20, 4024ac <ferror@plt+0xe4c>
  4024a8:	cbz	x0, 402790 <ferror@plt+0x1130>
  4024ac:	str	x0, [x23, #560]
  4024b0:	adrp	x9, 415000 <ferror@plt+0x139a0>
  4024b4:	ldr	w8, [x19, #36]
  4024b8:	ldr	w10, [x9, #568]
  4024bc:	cmp	w8, w10
  4024c0:	b.ge	4024d8 <ferror@plt+0xe78>  // b.tcont
  4024c4:	adrp	x9, 415000 <ferror@plt+0x139a0>
  4024c8:	ldr	x20, [x9, #576]
  4024cc:	b	402508 <ferror@plt+0xea8>
  4024d0:	ldr	x19, [x19]
  4024d4:	b	4025c8 <ferror@plt+0xf68>
  4024d8:	adrp	x24, 415000 <ferror@plt+0x139a0>
  4024dc:	ldr	x0, [x24, #576]
  4024e0:	add	w8, w8, #0x1
  4024e4:	lsl	w21, w8, #2
  4024e8:	mov	x1, x21
  4024ec:	str	w8, [x9, #568]
  4024f0:	bl	401480 <realloc@plt>
  4024f4:	mov	x20, x0
  4024f8:	cbz	w21, 402500 <ferror@plt+0xea0>
  4024fc:	cbz	x20, 4027a4 <ferror@plt+0x1144>
  402500:	str	x20, [x24, #576]
  402504:	ldr	w8, [x19, #36]
  402508:	sxtw	x8, w8
  40250c:	mov	w2, #0x1                   	// #1
  402510:	bfi	x2, x8, #2, #62
  402514:	mov	x0, x20
  402518:	mov	w1, wzr
  40251c:	bl	401460 <memset@plt>
  402520:	ldr	x8, [x19]
  402524:	cmp	w22, #0x1
  402528:	b.lt	402558 <ferror@plt+0xef8>  // b.tstop
  40252c:	cbz	x8, 402558 <ferror@plt+0xef8>
  402530:	add	w9, w22, #0x1
  402534:	mov	x10, x8
  402538:	ldrsw	x11, [x10], #16
  40253c:	sub	w9, w9, #0x1
  402540:	cmp	w9, #0x1
  402544:	lsl	x11, x11, #2
  402548:	ldr	w12, [x20, x11]
  40254c:	add	w12, w12, #0x1
  402550:	str	w12, [x20, x11]
  402554:	b.gt	402538 <ferror@plt+0xed8>
  402558:	ldr	w9, [x19, #36]
  40255c:	tbnz	w9, #31, 402588 <ferror@plt+0xf28>
  402560:	mov	x9, xzr
  402564:	mov	w10, wzr
  402568:	lsl	x11, x9, #2
  40256c:	ldr	w12, [x20, x11]
  402570:	str	w10, [x20, x11]
  402574:	ldrsw	x11, [x19, #36]
  402578:	add	w10, w12, w10
  40257c:	cmp	x9, x11
  402580:	add	x9, x9, #0x1
  402584:	b.lt	402568 <ferror@plt+0xf08>  // b.tstop
  402588:	ldr	x19, [x23, #560]
  40258c:	cmp	w22, #0x1
  402590:	b.lt	4025c8 <ferror@plt+0xf68>  // b.tstop
  402594:	add	w9, w22, #0x1
  402598:	mov	x10, x8
  40259c:	ldrsw	x11, [x10], #16
  4025a0:	sub	w9, w9, #0x1
  4025a4:	cmp	w9, #0x1
  4025a8:	lsl	x11, x11, #2
  4025ac:	ldrsw	x12, [x20, x11]
  4025b0:	add	w13, w12, #0x1
  4025b4:	str	w13, [x20, x11]
  4025b8:	ldr	q0, [x8]
  4025bc:	mov	x8, x10
  4025c0:	str	q0, [x19, x12, lsl #4]
  4025c4:	b.gt	40259c <ferror@plt+0xf3c>
  4025c8:	mov	w25, wzr
  4025cc:	adrp	x20, 415000 <ferror@plt+0x139a0>
  4025d0:	adrp	x21, 415000 <ferror@plt+0x139a0>
  4025d4:	adrp	x23, 415000 <ferror@plt+0x139a0>
  4025d8:	b	4025e8 <ferror@plt+0xf88>
  4025dc:	ldr	w8, [x19, #12]
  4025e0:	add	x19, x19, #0x10
  4025e4:	add	w25, w8, w25
  4025e8:	ldrb	w8, [x20, #532]
  4025ec:	cmp	w22, #0x1
  4025f0:	b.lt	402770 <ferror@plt+0x1110>  // b.tstop
  4025f4:	ldr	w26, [x19]
  4025f8:	mov	x9, x19
  4025fc:	subs	w22, w22, #0x1
  402600:	mov	x24, x9
  402604:	b.le	40263c <ferror@plt+0xfdc>
  402608:	ldr	w10, [x24, #16]
  40260c:	add	x9, x24, #0x10
  402610:	cmp	w26, w10
  402614:	b.eq	4025fc <ferror@plt+0xf9c>  // b.none
  402618:	cbz	w8, 402630 <ferror@plt+0xfd0>
  40261c:	ldur	w11, [x9, #-4]
  402620:	sub	x19, x9, #0x10
  402624:	add	w11, w11, w26
  402628:	cmp	w11, w10
  40262c:	b.gt	4025ec <ferror@plt+0xf8c>
  402630:	subs	w27, w26, w25
  402634:	b.le	4026e0 <ferror@plt+0x1080>
  402638:	b	40264c <ferror@plt+0xfec>
  40263c:	cmp	w8, #0x0
  402640:	csel	x19, x24, x19, ne  // ne = any
  402644:	subs	w27, w26, w25
  402648:	b.le	4026e0 <ferror@plt+0x1080>
  40264c:	cmp	w27, #0x2
  402650:	b.lt	4026b0 <ferror@plt+0x1050>  // b.tstop
  402654:	ldrb	w8, [x21, #524]
  402658:	tbz	w8, #0, 4026b0 <ferror@plt+0x1050>
  40265c:	add	w8, w26, #0x7
  402660:	cmp	w26, #0x0
  402664:	add	w9, w25, #0x7
  402668:	csel	w8, w8, w26, lt  // lt = tstop
  40266c:	cmp	w25, #0x0
  402670:	csel	w9, w9, w25, lt  // lt = tstop
  402674:	asr	w8, w8, #3
  402678:	asr	w9, w9, #3
  40267c:	sub	w8, w8, w9
  402680:	cmp	w8, #0x1
  402684:	b.lt	4026b0 <ferror@plt+0x1050>  // b.tstop
  402688:	and	w27, w26, #0x7
  40268c:	add	w25, w8, #0x1
  402690:	sub	w25, w25, #0x1
  402694:	cmp	w25, #0x1
  402698:	b.lt	4026b0 <ferror@plt+0x1050>  // b.tstop
  40269c:	mov	w0, #0x9                   	// #9
  4026a0:	bl	4013a0 <putwchar@plt>
  4026a4:	cmn	w0, #0x1
  4026a8:	b.ne	402690 <ferror@plt+0x1030>  // b.any
  4026ac:	b	40278c <ferror@plt+0x112c>
  4026b0:	add	w25, w27, #0x1
  4026b4:	sub	w25, w25, #0x1
  4026b8:	cmp	w25, #0x1
  4026bc:	b.lt	4026d4 <ferror@plt+0x1074>  // b.tstop
  4026c0:	mov	w0, #0x20                  	// #32
  4026c4:	bl	4013a0 <putwchar@plt>
  4026c8:	cmn	w0, #0x1
  4026cc:	b.ne	4026b4 <ferror@plt+0x1054>  // b.any
  4026d0:	b	40278c <ferror@plt+0x112c>
  4026d4:	mov	w25, w26
  4026d8:	b	4026e0 <ferror@plt+0x1080>
  4026dc:	add	x19, x19, #0x10
  4026e0:	ldrb	w8, [x19, #4]
  4026e4:	ldrb	w9, [x23, #540]
  4026e8:	cmp	w8, w9
  4026ec:	b.eq	402724 <ferror@plt+0x10c4>  // b.none
  4026f0:	sxtb	w8, w8
  4026f4:	cmp	w8, #0x2
  4026f8:	b.eq	40270c <ferror@plt+0x10ac>  // b.none
  4026fc:	cmp	w8, #0x1
  402700:	b.ne	40271c <ferror@plt+0x10bc>  // b.any
  402704:	mov	w0, #0xf                   	// #15
  402708:	b	402710 <ferror@plt+0x10b0>
  40270c:	mov	w0, #0xe                   	// #14
  402710:	bl	4013a0 <putwchar@plt>
  402714:	cmn	w0, #0x1
  402718:	b.eq	40278c <ferror@plt+0x112c>  // b.none
  40271c:	ldrb	w8, [x19, #4]
  402720:	strb	w8, [x23, #540]
  402724:	ldr	w0, [x19, #8]
  402728:	bl	4013a0 <putwchar@plt>
  40272c:	cmn	w0, #0x1
  402730:	b.eq	40278c <ferror@plt+0x112c>  // b.none
  402734:	cmp	x19, x24
  402738:	b.cs	4025dc <ferror@plt+0xf7c>  // b.hs, b.nlast
  40273c:	ldr	w8, [x19, #12]
  402740:	cmp	w8, #0x1
  402744:	b.lt	4026dc <ferror@plt+0x107c>  // b.tstop
  402748:	mov	w26, wzr
  40274c:	mov	w0, #0x8                   	// #8
  402750:	bl	4013a0 <putwchar@plt>
  402754:	cmn	w0, #0x1
  402758:	b.eq	40278c <ferror@plt+0x112c>  // b.none
  40275c:	ldr	w8, [x19, #12]
  402760:	add	w26, w26, #0x1
  402764:	cmp	w26, w8
  402768:	b.lt	40274c <ferror@plt+0x10ec>  // b.tstop
  40276c:	b	4026dc <ferror@plt+0x107c>
  402770:	ldp	x20, x19, [sp, #80]
  402774:	ldp	x22, x21, [sp, #64]
  402778:	ldp	x24, x23, [sp, #48]
  40277c:	ldp	x26, x25, [sp, #32]
  402780:	ldr	x27, [sp, #16]
  402784:	ldp	x29, x30, [sp], #96
  402788:	ret
  40278c:	bl	402368 <ferror@plt+0xd08>
  402790:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402794:	add	x1, x1, #0xa1c
  402798:	mov	w0, #0x1                   	// #1
  40279c:	mov	x2, x20
  4027a0:	bl	401640 <err@plt>
  4027a4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4027a8:	add	x1, x1, #0xa1c
  4027ac:	mov	w0, #0x1                   	// #1
  4027b0:	mov	x2, x21
  4027b4:	bl	401640 <err@plt>
  4027b8:	adrp	x8, 415000 <ferror@plt+0x139a0>
  4027bc:	ldr	x9, [x8, #592]
  4027c0:	str	x9, [x0, #16]
  4027c4:	str	x0, [x8, #592]
  4027c8:	ret
  4027cc:	stp	x29, x30, [sp, #-32]!
  4027d0:	adrp	x8, 415000 <ferror@plt+0x139a0>
  4027d4:	stp	x20, x19, [sp, #16]
  4027d8:	ldr	x20, [x8, #488]
  4027dc:	mov	x29, sp
  4027e0:	bl	401620 <__errno_location@plt>
  4027e4:	mov	x19, x0
  4027e8:	str	wzr, [x0]
  4027ec:	mov	x0, x20
  4027f0:	bl	401660 <ferror@plt>
  4027f4:	cbnz	w0, 402894 <ferror@plt+0x1234>
  4027f8:	mov	x0, x20
  4027fc:	bl	4015b0 <fflush@plt>
  402800:	cbz	w0, 402854 <ferror@plt+0x11f4>
  402804:	ldr	w20, [x19]
  402808:	cmp	w20, #0x9
  40280c:	b.eq	402818 <ferror@plt+0x11b8>  // b.none
  402810:	cmp	w20, #0x20
  402814:	b.ne	4028ac <ferror@plt+0x124c>  // b.any
  402818:	adrp	x8, 415000 <ferror@plt+0x139a0>
  40281c:	ldr	x20, [x8, #464]
  402820:	str	wzr, [x19]
  402824:	mov	x0, x20
  402828:	bl	401660 <ferror@plt>
  40282c:	cbnz	w0, 4028d4 <ferror@plt+0x1274>
  402830:	mov	x0, x20
  402834:	bl	4015b0 <fflush@plt>
  402838:	cbz	w0, 402874 <ferror@plt+0x1214>
  40283c:	ldr	w8, [x19]
  402840:	cmp	w8, #0x9
  402844:	b.ne	4028d4 <ferror@plt+0x1274>  // b.any
  402848:	ldp	x20, x19, [sp, #16]
  40284c:	ldp	x29, x30, [sp], #32
  402850:	ret
  402854:	mov	x0, x20
  402858:	bl	4013d0 <fileno@plt>
  40285c:	tbnz	w0, #31, 402804 <ferror@plt+0x11a4>
  402860:	bl	401360 <dup@plt>
  402864:	tbnz	w0, #31, 402804 <ferror@plt+0x11a4>
  402868:	bl	4014a0 <close@plt>
  40286c:	cbnz	w0, 402804 <ferror@plt+0x11a4>
  402870:	b	402818 <ferror@plt+0x11b8>
  402874:	mov	x0, x20
  402878:	bl	4013d0 <fileno@plt>
  40287c:	tbnz	w0, #31, 40283c <ferror@plt+0x11dc>
  402880:	bl	401360 <dup@plt>
  402884:	tbnz	w0, #31, 40283c <ferror@plt+0x11dc>
  402888:	bl	4014a0 <close@plt>
  40288c:	cbnz	w0, 40283c <ferror@plt+0x11dc>
  402890:	b	402848 <ferror@plt+0x11e8>
  402894:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402898:	add	x1, x1, #0x7e6
  40289c:	mov	w2, #0x5                   	// #5
  4028a0:	mov	x0, xzr
  4028a4:	bl	4015e0 <dcgettext@plt>
  4028a8:	b	4028c4 <ferror@plt+0x1264>
  4028ac:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4028b0:	add	x1, x1, #0x7e6
  4028b4:	mov	w2, #0x5                   	// #5
  4028b8:	mov	x0, xzr
  4028bc:	bl	4015e0 <dcgettext@plt>
  4028c0:	cbnz	w20, 4028d0 <ferror@plt+0x1270>
  4028c4:	bl	4015c0 <warnx@plt>
  4028c8:	mov	w0, #0x1                   	// #1
  4028cc:	bl	401310 <_exit@plt>
  4028d0:	bl	401510 <warn@plt>
  4028d4:	mov	w0, #0x1                   	// #1
  4028d8:	bl	401310 <_exit@plt>
  4028dc:	adrp	x8, 415000 <ferror@plt+0x139a0>
  4028e0:	str	w0, [x8, #456]
  4028e4:	ret
  4028e8:	sub	sp, sp, #0x70
  4028ec:	stp	x29, x30, [sp, #16]
  4028f0:	stp	x28, x27, [sp, #32]
  4028f4:	stp	x26, x25, [sp, #48]
  4028f8:	stp	x24, x23, [sp, #64]
  4028fc:	stp	x22, x21, [sp, #80]
  402900:	stp	x20, x19, [sp, #96]
  402904:	add	x29, sp, #0x10
  402908:	str	xzr, [x1]
  40290c:	cbz	x0, 402950 <ferror@plt+0x12f0>
  402910:	ldrb	w22, [x0]
  402914:	mov	x20, x0
  402918:	cbz	x22, 402950 <ferror@plt+0x12f0>
  40291c:	mov	x21, x2
  402920:	mov	x19, x1
  402924:	bl	401520 <__ctype_b_loc@plt>
  402928:	ldr	x8, [x0]
  40292c:	mov	x23, x0
  402930:	ldrh	w9, [x8, x22, lsl #1]
  402934:	tbz	w9, #13, 402948 <ferror@plt+0x12e8>
  402938:	add	x9, x20, #0x1
  40293c:	ldrb	w22, [x9], #1
  402940:	ldrh	w10, [x8, x22, lsl #1]
  402944:	tbnz	w10, #13, 40293c <ferror@plt+0x12dc>
  402948:	cmp	w22, #0x2d
  40294c:	b.ne	402984 <ferror@plt+0x1324>  // b.any
  402950:	mov	w22, #0xffffffea            	// #-22
  402954:	neg	w19, w22
  402958:	bl	401620 <__errno_location@plt>
  40295c:	str	w19, [x0]
  402960:	mov	w0, w22
  402964:	ldp	x20, x19, [sp, #96]
  402968:	ldp	x22, x21, [sp, #80]
  40296c:	ldp	x24, x23, [sp, #64]
  402970:	ldp	x26, x25, [sp, #48]
  402974:	ldp	x28, x27, [sp, #32]
  402978:	ldp	x29, x30, [sp, #16]
  40297c:	add	sp, sp, #0x70
  402980:	ret
  402984:	bl	401620 <__errno_location@plt>
  402988:	mov	x24, x0
  40298c:	str	wzr, [x0]
  402990:	add	x1, sp, #0x8
  402994:	mov	x0, x20
  402998:	mov	w2, wzr
  40299c:	mov	w3, wzr
  4029a0:	str	xzr, [sp, #8]
  4029a4:	bl	401470 <__strtoul_internal@plt>
  4029a8:	ldr	x25, [sp, #8]
  4029ac:	ldr	w8, [x24]
  4029b0:	cmp	x25, x20
  4029b4:	b.eq	402b34 <ferror@plt+0x14d4>  // b.none
  4029b8:	add	x9, x0, #0x1
  4029bc:	mov	x20, x0
  4029c0:	cmp	x9, #0x1
  4029c4:	b.hi	4029cc <ferror@plt+0x136c>  // b.pmore
  4029c8:	cbnz	w8, 402b38 <ferror@plt+0x14d8>
  4029cc:	cbz	x25, 402b44 <ferror@plt+0x14e4>
  4029d0:	ldrb	w8, [x25]
  4029d4:	cbz	w8, 402b44 <ferror@plt+0x14e4>
  4029d8:	mov	w27, wzr
  4029dc:	mov	x28, xzr
  4029e0:	b	4029f0 <ferror@plt+0x1390>
  4029e4:	mov	x28, xzr
  4029e8:	str	x22, [sp, #8]
  4029ec:	mov	x25, x22
  4029f0:	ldrb	w8, [x25, #1]
  4029f4:	cmp	w8, #0x61
  4029f8:	b.le	402a28 <ferror@plt+0x13c8>
  4029fc:	cmp	w8, #0x62
  402a00:	b.eq	402a30 <ferror@plt+0x13d0>  // b.none
  402a04:	cmp	w8, #0x69
  402a08:	b.ne	402a40 <ferror@plt+0x13e0>  // b.any
  402a0c:	ldrb	w8, [x25, #2]
  402a10:	orr	w8, w8, #0x20
  402a14:	cmp	w8, #0x62
  402a18:	b.ne	402a40 <ferror@plt+0x13e0>  // b.any
  402a1c:	ldrb	w8, [x25, #3]
  402a20:	cbnz	w8, 402a40 <ferror@plt+0x13e0>
  402a24:	b	402b54 <ferror@plt+0x14f4>
  402a28:	cmp	w8, #0x42
  402a2c:	b.ne	402a3c <ferror@plt+0x13dc>  // b.any
  402a30:	ldrb	w8, [x25, #2]
  402a34:	cbnz	w8, 402a40 <ferror@plt+0x13e0>
  402a38:	b	402b5c <ferror@plt+0x14fc>
  402a3c:	cbz	w8, 402b54 <ferror@plt+0x14f4>
  402a40:	bl	4013c0 <localeconv@plt>
  402a44:	cbz	x0, 402a64 <ferror@plt+0x1404>
  402a48:	ldr	x22, [x0]
  402a4c:	cbz	x22, 402a70 <ferror@plt+0x1410>
  402a50:	mov	x0, x22
  402a54:	bl	401330 <strlen@plt>
  402a58:	mov	x26, x0
  402a5c:	mov	w8, #0x1                   	// #1
  402a60:	b	402a78 <ferror@plt+0x1418>
  402a64:	mov	w8, wzr
  402a68:	mov	x22, xzr
  402a6c:	b	402a74 <ferror@plt+0x1414>
  402a70:	mov	w8, wzr
  402a74:	mov	x26, xzr
  402a78:	cbnz	x28, 402950 <ferror@plt+0x12f0>
  402a7c:	ldrb	w9, [x25]
  402a80:	eor	w8, w8, #0x1
  402a84:	cmp	w9, #0x0
  402a88:	cset	w9, eq  // eq = none
  402a8c:	orr	w8, w8, w9
  402a90:	tbnz	w8, #0, 402950 <ferror@plt+0x12f0>
  402a94:	mov	x0, x22
  402a98:	mov	x1, x25
  402a9c:	mov	x2, x26
  402aa0:	bl	401420 <strncmp@plt>
  402aa4:	cbnz	w0, 402950 <ferror@plt+0x12f0>
  402aa8:	add	x22, x25, x26
  402aac:	ldrb	w8, [x22]
  402ab0:	cmp	w8, #0x30
  402ab4:	b.ne	402ac8 <ferror@plt+0x1468>  // b.any
  402ab8:	ldrb	w8, [x22, #1]!
  402abc:	add	w27, w27, #0x1
  402ac0:	cmp	w8, #0x30
  402ac4:	b.eq	402ab8 <ferror@plt+0x1458>  // b.none
  402ac8:	ldr	x9, [x23]
  402acc:	sxtb	x8, w8
  402ad0:	ldrh	w8, [x9, x8, lsl #1]
  402ad4:	tbz	w8, #11, 4029e4 <ferror@plt+0x1384>
  402ad8:	add	x1, sp, #0x8
  402adc:	mov	x0, x22
  402ae0:	mov	w2, wzr
  402ae4:	mov	w3, wzr
  402ae8:	str	wzr, [x24]
  402aec:	str	xzr, [sp, #8]
  402af0:	bl	401470 <__strtoul_internal@plt>
  402af4:	ldr	x25, [sp, #8]
  402af8:	ldr	w8, [x24]
  402afc:	cmp	x25, x22
  402b00:	b.eq	402b34 <ferror@plt+0x14d4>  // b.none
  402b04:	add	x9, x0, #0x1
  402b08:	cmp	x9, #0x1
  402b0c:	b.hi	402b14 <ferror@plt+0x14b4>  // b.pmore
  402b10:	cbnz	w8, 402b38 <ferror@plt+0x14d8>
  402b14:	mov	x28, xzr
  402b18:	cbz	x0, 4029f0 <ferror@plt+0x1390>
  402b1c:	cbz	x25, 402950 <ferror@plt+0x12f0>
  402b20:	ldrb	w8, [x25]
  402b24:	mov	w22, #0xffffffea            	// #-22
  402b28:	mov	x28, x0
  402b2c:	cbnz	w8, 4029f0 <ferror@plt+0x1390>
  402b30:	b	402954 <ferror@plt+0x12f4>
  402b34:	cbz	w8, 402950 <ferror@plt+0x12f0>
  402b38:	neg	w22, w8
  402b3c:	tbz	w22, #31, 402960 <ferror@plt+0x1300>
  402b40:	b	402954 <ferror@plt+0x12f4>
  402b44:	mov	w22, wzr
  402b48:	str	x20, [x19]
  402b4c:	tbz	w22, #31, 402960 <ferror@plt+0x1300>
  402b50:	b	402954 <ferror@plt+0x12f4>
  402b54:	mov	w24, #0x400                 	// #1024
  402b58:	b	402b60 <ferror@plt+0x1500>
  402b5c:	mov	w24, #0x3e8                 	// #1000
  402b60:	ldrsb	w22, [x25]
  402b64:	adrp	x23, 404000 <ferror@plt+0x29a0>
  402b68:	add	x23, x23, #0xa42
  402b6c:	mov	w2, #0x9                   	// #9
  402b70:	mov	x0, x23
  402b74:	mov	w1, w22
  402b78:	bl	4015d0 <memchr@plt>
  402b7c:	cbnz	x0, 402b9c <ferror@plt+0x153c>
  402b80:	adrp	x23, 404000 <ferror@plt+0x29a0>
  402b84:	add	x23, x23, #0xa4b
  402b88:	mov	w2, #0x9                   	// #9
  402b8c:	mov	x0, x23
  402b90:	mov	w1, w22
  402b94:	bl	4015d0 <memchr@plt>
  402b98:	cbz	x0, 402950 <ferror@plt+0x12f0>
  402b9c:	sub	w8, w0, w23
  402ba0:	adds	w8, w8, #0x1
  402ba4:	b.cs	402bc8 <ferror@plt+0x1568>  // b.hs, b.nlast
  402ba8:	mvn	w9, w0
  402bac:	add	w9, w9, w23
  402bb0:	umulh	x10, x24, x20
  402bb4:	cmp	xzr, x10
  402bb8:	b.ne	402bd0 <ferror@plt+0x1570>  // b.any
  402bbc:	adds	w9, w9, #0x1
  402bc0:	mul	x20, x20, x24
  402bc4:	b.cc	402bb0 <ferror@plt+0x1550>  // b.lo, b.ul, b.last
  402bc8:	mov	w22, wzr
  402bcc:	b	402bd4 <ferror@plt+0x1574>
  402bd0:	mov	w22, #0xffffffde            	// #-34
  402bd4:	cbz	x21, 402bdc <ferror@plt+0x157c>
  402bd8:	str	w8, [x21]
  402bdc:	cbz	x28, 402b48 <ferror@plt+0x14e8>
  402be0:	cbz	w8, 402b48 <ferror@plt+0x14e8>
  402be4:	mvn	w8, w0
  402be8:	add	w9, w8, w23
  402bec:	mov	w8, #0x1                   	// #1
  402bf0:	umulh	x10, x24, x8
  402bf4:	cmp	xzr, x10
  402bf8:	b.ne	402c08 <ferror@plt+0x15a8>  // b.any
  402bfc:	adds	w9, w9, #0x1
  402c00:	mul	x8, x8, x24
  402c04:	b.cc	402bf0 <ferror@plt+0x1590>  // b.lo, b.ul, b.last
  402c08:	mov	w9, #0xa                   	// #10
  402c0c:	cmp	x28, #0xb
  402c10:	b.cc	402c24 <ferror@plt+0x15c4>  // b.lo, b.ul, b.last
  402c14:	add	x9, x9, x9, lsl #2
  402c18:	lsl	x9, x9, #1
  402c1c:	cmp	x9, x28
  402c20:	b.cc	402c14 <ferror@plt+0x15b4>  // b.lo, b.ul, b.last
  402c24:	cmp	w27, #0x1
  402c28:	b.lt	402cd4 <ferror@plt+0x1674>  // b.tstop
  402c2c:	cmp	w27, #0x3
  402c30:	b.hi	402c3c <ferror@plt+0x15dc>  // b.pmore
  402c34:	mov	w10, wzr
  402c38:	b	402cc0 <ferror@plt+0x1660>
  402c3c:	mov	w10, #0x1                   	// #1
  402c40:	dup	v0.2d, x10
  402c44:	and	w10, w27, #0xfffffffc
  402c48:	mov	v1.16b, v0.16b
  402c4c:	mov	v1.d[0], x9
  402c50:	mov	w9, w10
  402c54:	fmov	x12, d1
  402c58:	mov	x11, v1.d[1]
  402c5c:	add	x12, x12, x12, lsl #2
  402c60:	fmov	x13, d0
  402c64:	lsl	x12, x12, #1
  402c68:	add	x11, x11, x11, lsl #2
  402c6c:	add	x13, x13, x13, lsl #2
  402c70:	mov	x14, v0.d[1]
  402c74:	fmov	d1, x12
  402c78:	lsl	x11, x11, #1
  402c7c:	lsl	x13, x13, #1
  402c80:	mov	v1.d[1], x11
  402c84:	add	x11, x14, x14, lsl #2
  402c88:	fmov	d0, x13
  402c8c:	lsl	x11, x11, #1
  402c90:	subs	w9, w9, #0x4
  402c94:	mov	v0.d[1], x11
  402c98:	b.ne	402c54 <ferror@plt+0x15f4>  // b.any
  402c9c:	mov	x9, v1.d[1]
  402ca0:	mov	x11, v0.d[1]
  402ca4:	fmov	x12, d1
  402ca8:	fmov	x13, d0
  402cac:	mul	x12, x13, x12
  402cb0:	mul	x9, x11, x9
  402cb4:	cmp	w27, w10
  402cb8:	mul	x9, x12, x9
  402cbc:	b.eq	402cd4 <ferror@plt+0x1674>  // b.none
  402cc0:	sub	w10, w27, w10
  402cc4:	add	x9, x9, x9, lsl #2
  402cc8:	subs	w10, w10, #0x1
  402ccc:	lsl	x9, x9, #1
  402cd0:	b.ne	402cc4 <ferror@plt+0x1664>  // b.any
  402cd4:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402cd8:	mov	w12, #0x1                   	// #1
  402cdc:	movk	x10, #0xcccd
  402ce0:	mov	w11, #0xa                   	// #10
  402ce4:	b	402cf8 <ferror@plt+0x1698>
  402ce8:	cmp	x28, #0x9
  402cec:	mov	x28, x13
  402cf0:	mov	x12, x14
  402cf4:	b.ls	402b48 <ferror@plt+0x14e8>  // b.plast
  402cf8:	umulh	x13, x28, x10
  402cfc:	lsr	x13, x13, #3
  402d00:	add	x14, x12, x12, lsl #2
  402d04:	msub	x15, x13, x11, x28
  402d08:	lsl	x14, x14, #1
  402d0c:	cbz	x15, 402ce8 <ferror@plt+0x1688>
  402d10:	udiv	x12, x9, x12
  402d14:	udiv	x12, x12, x15
  402d18:	udiv	x12, x8, x12
  402d1c:	add	x20, x12, x20
  402d20:	b	402ce8 <ferror@plt+0x1688>
  402d24:	mov	x2, xzr
  402d28:	b	4028e8 <ferror@plt+0x1288>
  402d2c:	stp	x29, x30, [sp, #-48]!
  402d30:	stp	x20, x19, [sp, #32]
  402d34:	mov	x20, x1
  402d38:	mov	x19, x0
  402d3c:	str	x21, [sp, #16]
  402d40:	mov	x29, sp
  402d44:	cbz	x0, 402d78 <ferror@plt+0x1718>
  402d48:	ldrb	w21, [x19]
  402d4c:	mov	x8, x19
  402d50:	cbz	w21, 402d7c <ferror@plt+0x171c>
  402d54:	bl	401520 <__ctype_b_loc@plt>
  402d58:	ldr	x9, [x0]
  402d5c:	mov	x8, x19
  402d60:	and	x10, x21, #0xff
  402d64:	ldrh	w10, [x9, x10, lsl #1]
  402d68:	tbz	w10, #11, 402d7c <ferror@plt+0x171c>
  402d6c:	ldrb	w21, [x8, #1]!
  402d70:	cbnz	w21, 402d60 <ferror@plt+0x1700>
  402d74:	b	402d7c <ferror@plt+0x171c>
  402d78:	mov	x8, xzr
  402d7c:	cbz	x20, 402d84 <ferror@plt+0x1724>
  402d80:	str	x8, [x20]
  402d84:	cmp	x8, x19
  402d88:	b.ls	402d9c <ferror@plt+0x173c>  // b.plast
  402d8c:	ldrb	w8, [x8]
  402d90:	cmp	w8, #0x0
  402d94:	cset	w0, eq  // eq = none
  402d98:	b	402da0 <ferror@plt+0x1740>
  402d9c:	mov	w0, wzr
  402da0:	ldp	x20, x19, [sp, #32]
  402da4:	ldr	x21, [sp, #16]
  402da8:	ldp	x29, x30, [sp], #48
  402dac:	ret
  402db0:	stp	x29, x30, [sp, #-48]!
  402db4:	stp	x20, x19, [sp, #32]
  402db8:	mov	x20, x1
  402dbc:	mov	x19, x0
  402dc0:	str	x21, [sp, #16]
  402dc4:	mov	x29, sp
  402dc8:	cbz	x0, 402dfc <ferror@plt+0x179c>
  402dcc:	ldrb	w21, [x19]
  402dd0:	mov	x8, x19
  402dd4:	cbz	w21, 402e00 <ferror@plt+0x17a0>
  402dd8:	bl	401520 <__ctype_b_loc@plt>
  402ddc:	ldr	x9, [x0]
  402de0:	mov	x8, x19
  402de4:	and	x10, x21, #0xff
  402de8:	ldrh	w10, [x9, x10, lsl #1]
  402dec:	tbz	w10, #12, 402e00 <ferror@plt+0x17a0>
  402df0:	ldrb	w21, [x8, #1]!
  402df4:	cbnz	w21, 402de4 <ferror@plt+0x1784>
  402df8:	b	402e00 <ferror@plt+0x17a0>
  402dfc:	mov	x8, xzr
  402e00:	cbz	x20, 402e08 <ferror@plt+0x17a8>
  402e04:	str	x8, [x20]
  402e08:	cmp	x8, x19
  402e0c:	b.ls	402e20 <ferror@plt+0x17c0>  // b.plast
  402e10:	ldrb	w8, [x8]
  402e14:	cmp	w8, #0x0
  402e18:	cset	w0, eq  // eq = none
  402e1c:	b	402e24 <ferror@plt+0x17c4>
  402e20:	mov	w0, wzr
  402e24:	ldp	x20, x19, [sp, #32]
  402e28:	ldr	x21, [sp, #16]
  402e2c:	ldp	x29, x30, [sp], #48
  402e30:	ret
  402e34:	sub	sp, sp, #0x110
  402e38:	stp	x29, x30, [sp, #208]
  402e3c:	add	x29, sp, #0xd0
  402e40:	mov	x8, #0xffffffffffffffd0    	// #-48
  402e44:	mov	x9, sp
  402e48:	sub	x10, x29, #0x50
  402e4c:	stp	x28, x23, [sp, #224]
  402e50:	stp	x22, x21, [sp, #240]
  402e54:	stp	x20, x19, [sp, #256]
  402e58:	mov	x20, x1
  402e5c:	mov	x19, x0
  402e60:	movk	x8, #0xff80, lsl #32
  402e64:	add	x11, x29, #0x40
  402e68:	add	x9, x9, #0x80
  402e6c:	add	x22, x10, #0x30
  402e70:	mov	w23, #0xffffffd0            	// #-48
  402e74:	stp	x2, x3, [x29, #-80]
  402e78:	stp	x4, x5, [x29, #-64]
  402e7c:	stp	x6, x7, [x29, #-48]
  402e80:	stp	q1, q2, [sp, #16]
  402e84:	stp	q3, q4, [sp, #48]
  402e88:	str	q0, [sp]
  402e8c:	stp	q5, q6, [sp, #80]
  402e90:	str	q7, [sp, #112]
  402e94:	stp	x9, x8, [x29, #-16]
  402e98:	stp	x11, x22, [x29, #-32]
  402e9c:	tbnz	w23, #31, 402ea8 <ferror@plt+0x1848>
  402ea0:	mov	w8, w23
  402ea4:	b	402ec0 <ferror@plt+0x1860>
  402ea8:	add	w8, w23, #0x8
  402eac:	cmn	w23, #0x8
  402eb0:	stur	w8, [x29, #-8]
  402eb4:	b.gt	402ec0 <ferror@plt+0x1860>
  402eb8:	add	x9, x22, w23, sxtw
  402ebc:	b	402ecc <ferror@plt+0x186c>
  402ec0:	ldur	x9, [x29, #-32]
  402ec4:	add	x10, x9, #0x8
  402ec8:	stur	x10, [x29, #-32]
  402ecc:	ldr	x1, [x9]
  402ed0:	cbz	x1, 402f48 <ferror@plt+0x18e8>
  402ed4:	tbnz	w8, #31, 402ee0 <ferror@plt+0x1880>
  402ed8:	mov	w23, w8
  402edc:	b	402ef8 <ferror@plt+0x1898>
  402ee0:	add	w23, w8, #0x8
  402ee4:	cmn	w8, #0x8
  402ee8:	stur	w23, [x29, #-8]
  402eec:	b.gt	402ef8 <ferror@plt+0x1898>
  402ef0:	add	x8, x22, w8, sxtw
  402ef4:	b	402f04 <ferror@plt+0x18a4>
  402ef8:	ldur	x8, [x29, #-32]
  402efc:	add	x9, x8, #0x8
  402f00:	stur	x9, [x29, #-32]
  402f04:	ldr	x21, [x8]
  402f08:	cbz	x21, 402f48 <ferror@plt+0x18e8>
  402f0c:	mov	x0, x19
  402f10:	bl	401500 <strcmp@plt>
  402f14:	cbz	w0, 402f2c <ferror@plt+0x18cc>
  402f18:	mov	x0, x19
  402f1c:	mov	x1, x21
  402f20:	bl	401500 <strcmp@plt>
  402f24:	cbnz	w0, 402e9c <ferror@plt+0x183c>
  402f28:	b	402f30 <ferror@plt+0x18d0>
  402f2c:	mov	w0, #0x1                   	// #1
  402f30:	ldp	x20, x19, [sp, #256]
  402f34:	ldp	x22, x21, [sp, #240]
  402f38:	ldp	x28, x23, [sp, #224]
  402f3c:	ldp	x29, x30, [sp, #208]
  402f40:	add	sp, sp, #0x110
  402f44:	ret
  402f48:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402f4c:	ldr	w0, [x8, #456]
  402f50:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402f54:	add	x1, x1, #0xa54
  402f58:	mov	x2, x20
  402f5c:	mov	x3, x19
  402f60:	bl	4015f0 <errx@plt>
  402f64:	cbz	x1, 402f88 <ferror@plt+0x1928>
  402f68:	sxtb	w8, w2
  402f6c:	ldrsb	w9, [x0]
  402f70:	cbz	w9, 402f88 <ferror@plt+0x1928>
  402f74:	cmp	w8, w9
  402f78:	b.eq	402f8c <ferror@plt+0x192c>  // b.none
  402f7c:	sub	x1, x1, #0x1
  402f80:	add	x0, x0, #0x1
  402f84:	cbnz	x1, 402f6c <ferror@plt+0x190c>
  402f88:	mov	x0, xzr
  402f8c:	ret
  402f90:	stp	x29, x30, [sp, #-32]!
  402f94:	stp	x20, x19, [sp, #16]
  402f98:	mov	x29, sp
  402f9c:	mov	x20, x1
  402fa0:	mov	x19, x0
  402fa4:	bl	403100 <ferror@plt+0x1aa0>
  402fa8:	cmp	x0, w0, sxtw
  402fac:	b.ne	402fc4 <ferror@plt+0x1964>  // b.any
  402fb0:	cmp	w0, w0, sxth
  402fb4:	b.ne	402fc4 <ferror@plt+0x1964>  // b.any
  402fb8:	ldp	x20, x19, [sp, #16]
  402fbc:	ldp	x29, x30, [sp], #32
  402fc0:	ret
  402fc4:	bl	401620 <__errno_location@plt>
  402fc8:	mov	w8, #0x22                  	// #34
  402fcc:	str	w8, [x0]
  402fd0:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402fd4:	ldr	w0, [x8, #456]
  402fd8:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402fdc:	add	x1, x1, #0xa54
  402fe0:	mov	x2, x20
  402fe4:	mov	x3, x19
  402fe8:	bl	401640 <err@plt>
  402fec:	stp	x29, x30, [sp, #-32]!
  402ff0:	stp	x20, x19, [sp, #16]
  402ff4:	mov	x29, sp
  402ff8:	mov	x20, x1
  402ffc:	mov	x19, x0
  403000:	bl	403100 <ferror@plt+0x1aa0>
  403004:	cmp	x0, w0, sxtw
  403008:	b.ne	403018 <ferror@plt+0x19b8>  // b.any
  40300c:	ldp	x20, x19, [sp, #16]
  403010:	ldp	x29, x30, [sp], #32
  403014:	ret
  403018:	bl	401620 <__errno_location@plt>
  40301c:	mov	w8, #0x22                  	// #34
  403020:	str	w8, [x0]
  403024:	adrp	x8, 415000 <ferror@plt+0x139a0>
  403028:	ldr	w0, [x8, #456]
  40302c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  403030:	add	x1, x1, #0xa54
  403034:	mov	x2, x20
  403038:	mov	x3, x19
  40303c:	bl	401640 <err@plt>
  403040:	stp	x29, x30, [sp, #-32]!
  403044:	mov	w2, #0xa                   	// #10
  403048:	stp	x20, x19, [sp, #16]
  40304c:	mov	x29, sp
  403050:	mov	x20, x1
  403054:	mov	x19, x0
  403058:	bl	403270 <ferror@plt+0x1c10>
  40305c:	lsr	x8, x0, #32
  403060:	cbnz	x8, 403078 <ferror@plt+0x1a18>
  403064:	cmp	w0, #0x10, lsl #12
  403068:	b.cs	403078 <ferror@plt+0x1a18>  // b.hs, b.nlast
  40306c:	ldp	x20, x19, [sp, #16]
  403070:	ldp	x29, x30, [sp], #32
  403074:	ret
  403078:	bl	401620 <__errno_location@plt>
  40307c:	mov	w8, #0x22                  	// #34
  403080:	str	w8, [x0]
  403084:	adrp	x8, 415000 <ferror@plt+0x139a0>
  403088:	ldr	w0, [x8, #456]
  40308c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  403090:	add	x1, x1, #0xa54
  403094:	mov	x2, x20
  403098:	mov	x3, x19
  40309c:	bl	401640 <err@plt>
  4030a0:	stp	x29, x30, [sp, #-32]!
  4030a4:	mov	w2, #0x10                  	// #16
  4030a8:	stp	x20, x19, [sp, #16]
  4030ac:	mov	x29, sp
  4030b0:	mov	x20, x1
  4030b4:	mov	x19, x0
  4030b8:	bl	403270 <ferror@plt+0x1c10>
  4030bc:	lsr	x8, x0, #32
  4030c0:	cbnz	x8, 4030d8 <ferror@plt+0x1a78>
  4030c4:	cmp	w0, #0x10, lsl #12
  4030c8:	b.cs	4030d8 <ferror@plt+0x1a78>  // b.hs, b.nlast
  4030cc:	ldp	x20, x19, [sp, #16]
  4030d0:	ldp	x29, x30, [sp], #32
  4030d4:	ret
  4030d8:	bl	401620 <__errno_location@plt>
  4030dc:	mov	w8, #0x22                  	// #34
  4030e0:	str	w8, [x0]
  4030e4:	adrp	x8, 415000 <ferror@plt+0x139a0>
  4030e8:	ldr	w0, [x8, #456]
  4030ec:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4030f0:	add	x1, x1, #0xa54
  4030f4:	mov	x2, x20
  4030f8:	mov	x3, x19
  4030fc:	bl	401640 <err@plt>
  403100:	stp	x29, x30, [sp, #-48]!
  403104:	mov	x29, sp
  403108:	str	x21, [sp, #16]
  40310c:	stp	x20, x19, [sp, #32]
  403110:	mov	x20, x1
  403114:	mov	x19, x0
  403118:	str	xzr, [x29, #24]
  40311c:	bl	401620 <__errno_location@plt>
  403120:	str	wzr, [x0]
  403124:	cbz	x19, 403178 <ferror@plt+0x1b18>
  403128:	ldrb	w8, [x19]
  40312c:	cbz	w8, 403178 <ferror@plt+0x1b18>
  403130:	mov	x21, x0
  403134:	add	x1, x29, #0x18
  403138:	mov	w2, #0xa                   	// #10
  40313c:	mov	x0, x19
  403140:	mov	w3, wzr
  403144:	bl	401410 <__strtol_internal@plt>
  403148:	ldr	w8, [x21]
  40314c:	cbnz	w8, 403194 <ferror@plt+0x1b34>
  403150:	ldr	x8, [x29, #24]
  403154:	cmp	x8, x19
  403158:	b.eq	403178 <ferror@plt+0x1b18>  // b.none
  40315c:	cbz	x8, 403168 <ferror@plt+0x1b08>
  403160:	ldrb	w8, [x8]
  403164:	cbnz	w8, 403178 <ferror@plt+0x1b18>
  403168:	ldp	x20, x19, [sp, #32]
  40316c:	ldr	x21, [sp, #16]
  403170:	ldp	x29, x30, [sp], #48
  403174:	ret
  403178:	adrp	x8, 415000 <ferror@plt+0x139a0>
  40317c:	ldr	w0, [x8, #456]
  403180:	adrp	x1, 404000 <ferror@plt+0x29a0>
  403184:	add	x1, x1, #0xa54
  403188:	mov	x2, x20
  40318c:	mov	x3, x19
  403190:	bl	4015f0 <errx@plt>
  403194:	adrp	x9, 415000 <ferror@plt+0x139a0>
  403198:	ldr	w0, [x9, #456]
  40319c:	cmp	w8, #0x22
  4031a0:	b.ne	403180 <ferror@plt+0x1b20>  // b.any
  4031a4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4031a8:	add	x1, x1, #0xa54
  4031ac:	mov	x2, x20
  4031b0:	mov	x3, x19
  4031b4:	bl	401640 <err@plt>
  4031b8:	stp	x29, x30, [sp, #-32]!
  4031bc:	mov	w2, #0xa                   	// #10
  4031c0:	stp	x20, x19, [sp, #16]
  4031c4:	mov	x29, sp
  4031c8:	mov	x20, x1
  4031cc:	mov	x19, x0
  4031d0:	bl	403270 <ferror@plt+0x1c10>
  4031d4:	lsr	x8, x0, #32
  4031d8:	cbnz	x8, 4031e8 <ferror@plt+0x1b88>
  4031dc:	ldp	x20, x19, [sp, #16]
  4031e0:	ldp	x29, x30, [sp], #32
  4031e4:	ret
  4031e8:	bl	401620 <__errno_location@plt>
  4031ec:	mov	w8, #0x22                  	// #34
  4031f0:	str	w8, [x0]
  4031f4:	adrp	x8, 415000 <ferror@plt+0x139a0>
  4031f8:	ldr	w0, [x8, #456]
  4031fc:	adrp	x1, 404000 <ferror@plt+0x29a0>
  403200:	add	x1, x1, #0xa54
  403204:	mov	x2, x20
  403208:	mov	x3, x19
  40320c:	bl	401640 <err@plt>
  403210:	stp	x29, x30, [sp, #-32]!
  403214:	mov	w2, #0x10                  	// #16
  403218:	stp	x20, x19, [sp, #16]
  40321c:	mov	x29, sp
  403220:	mov	x20, x1
  403224:	mov	x19, x0
  403228:	bl	403270 <ferror@plt+0x1c10>
  40322c:	lsr	x8, x0, #32
  403230:	cbnz	x8, 403240 <ferror@plt+0x1be0>
  403234:	ldp	x20, x19, [sp, #16]
  403238:	ldp	x29, x30, [sp], #32
  40323c:	ret
  403240:	bl	401620 <__errno_location@plt>
  403244:	mov	w8, #0x22                  	// #34
  403248:	str	w8, [x0]
  40324c:	adrp	x8, 415000 <ferror@plt+0x139a0>
  403250:	ldr	w0, [x8, #456]
  403254:	adrp	x1, 404000 <ferror@plt+0x29a0>
  403258:	add	x1, x1, #0xa54
  40325c:	mov	x2, x20
  403260:	mov	x3, x19
  403264:	bl	401640 <err@plt>
  403268:	mov	w2, #0xa                   	// #10
  40326c:	b	403270 <ferror@plt+0x1c10>
  403270:	sub	sp, sp, #0x40
  403274:	stp	x29, x30, [sp, #16]
  403278:	stp	x22, x21, [sp, #32]
  40327c:	stp	x20, x19, [sp, #48]
  403280:	add	x29, sp, #0x10
  403284:	mov	w21, w2
  403288:	mov	x20, x1
  40328c:	mov	x19, x0
  403290:	str	xzr, [sp, #8]
  403294:	bl	401620 <__errno_location@plt>
  403298:	str	wzr, [x0]
  40329c:	cbz	x19, 4032f4 <ferror@plt+0x1c94>
  4032a0:	ldrb	w8, [x19]
  4032a4:	cbz	w8, 4032f4 <ferror@plt+0x1c94>
  4032a8:	mov	x22, x0
  4032ac:	add	x1, sp, #0x8
  4032b0:	mov	x0, x19
  4032b4:	mov	w2, w21
  4032b8:	mov	w3, wzr
  4032bc:	bl	401470 <__strtoul_internal@plt>
  4032c0:	ldr	w8, [x22]
  4032c4:	cbnz	w8, 403310 <ferror@plt+0x1cb0>
  4032c8:	ldr	x8, [sp, #8]
  4032cc:	cmp	x8, x19
  4032d0:	b.eq	4032f4 <ferror@plt+0x1c94>  // b.none
  4032d4:	cbz	x8, 4032e0 <ferror@plt+0x1c80>
  4032d8:	ldrb	w8, [x8]
  4032dc:	cbnz	w8, 4032f4 <ferror@plt+0x1c94>
  4032e0:	ldp	x20, x19, [sp, #48]
  4032e4:	ldp	x22, x21, [sp, #32]
  4032e8:	ldp	x29, x30, [sp, #16]
  4032ec:	add	sp, sp, #0x40
  4032f0:	ret
  4032f4:	adrp	x8, 415000 <ferror@plt+0x139a0>
  4032f8:	ldr	w0, [x8, #456]
  4032fc:	adrp	x1, 404000 <ferror@plt+0x29a0>
  403300:	add	x1, x1, #0xa54
  403304:	mov	x2, x20
  403308:	mov	x3, x19
  40330c:	bl	4015f0 <errx@plt>
  403310:	adrp	x9, 415000 <ferror@plt+0x139a0>
  403314:	ldr	w0, [x9, #456]
  403318:	cmp	w8, #0x22
  40331c:	b.ne	4032fc <ferror@plt+0x1c9c>  // b.any
  403320:	adrp	x1, 404000 <ferror@plt+0x29a0>
  403324:	add	x1, x1, #0xa54
  403328:	mov	x2, x20
  40332c:	mov	x3, x19
  403330:	bl	401640 <err@plt>
  403334:	mov	w2, #0x10                  	// #16
  403338:	b	403270 <ferror@plt+0x1c10>
  40333c:	stp	x29, x30, [sp, #-48]!
  403340:	mov	x29, sp
  403344:	str	x21, [sp, #16]
  403348:	stp	x20, x19, [sp, #32]
  40334c:	mov	x20, x1
  403350:	mov	x19, x0
  403354:	str	xzr, [x29, #24]
  403358:	bl	401620 <__errno_location@plt>
  40335c:	str	wzr, [x0]
  403360:	cbz	x19, 4033ac <ferror@plt+0x1d4c>
  403364:	ldrb	w8, [x19]
  403368:	cbz	w8, 4033ac <ferror@plt+0x1d4c>
  40336c:	mov	x21, x0
  403370:	add	x1, x29, #0x18
  403374:	mov	x0, x19
  403378:	bl	401370 <strtod@plt>
  40337c:	ldr	w8, [x21]
  403380:	cbnz	w8, 4033c8 <ferror@plt+0x1d68>
  403384:	ldr	x8, [x29, #24]
  403388:	cmp	x8, x19
  40338c:	b.eq	4033ac <ferror@plt+0x1d4c>  // b.none
  403390:	cbz	x8, 40339c <ferror@plt+0x1d3c>
  403394:	ldrb	w8, [x8]
  403398:	cbnz	w8, 4033ac <ferror@plt+0x1d4c>
  40339c:	ldp	x20, x19, [sp, #32]
  4033a0:	ldr	x21, [sp, #16]
  4033a4:	ldp	x29, x30, [sp], #48
  4033a8:	ret
  4033ac:	adrp	x8, 415000 <ferror@plt+0x139a0>
  4033b0:	ldr	w0, [x8, #456]
  4033b4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4033b8:	add	x1, x1, #0xa54
  4033bc:	mov	x2, x20
  4033c0:	mov	x3, x19
  4033c4:	bl	4015f0 <errx@plt>
  4033c8:	adrp	x9, 415000 <ferror@plt+0x139a0>
  4033cc:	ldr	w0, [x9, #456]
  4033d0:	cmp	w8, #0x22
  4033d4:	b.ne	4033b4 <ferror@plt+0x1d54>  // b.any
  4033d8:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4033dc:	add	x1, x1, #0xa54
  4033e0:	mov	x2, x20
  4033e4:	mov	x3, x19
  4033e8:	bl	401640 <err@plt>
  4033ec:	stp	x29, x30, [sp, #-48]!
  4033f0:	mov	x29, sp
  4033f4:	str	x21, [sp, #16]
  4033f8:	stp	x20, x19, [sp, #32]
  4033fc:	mov	x20, x1
  403400:	mov	x19, x0
  403404:	str	xzr, [x29, #24]
  403408:	bl	401620 <__errno_location@plt>
  40340c:	str	wzr, [x0]
  403410:	cbz	x19, 403460 <ferror@plt+0x1e00>
  403414:	ldrb	w8, [x19]
  403418:	cbz	w8, 403460 <ferror@plt+0x1e00>
  40341c:	mov	x21, x0
  403420:	add	x1, x29, #0x18
  403424:	mov	w2, #0xa                   	// #10
  403428:	mov	x0, x19
  40342c:	bl	401530 <strtol@plt>
  403430:	ldr	w8, [x21]
  403434:	cbnz	w8, 40347c <ferror@plt+0x1e1c>
  403438:	ldr	x8, [x29, #24]
  40343c:	cmp	x8, x19
  403440:	b.eq	403460 <ferror@plt+0x1e00>  // b.none
  403444:	cbz	x8, 403450 <ferror@plt+0x1df0>
  403448:	ldrb	w8, [x8]
  40344c:	cbnz	w8, 403460 <ferror@plt+0x1e00>
  403450:	ldp	x20, x19, [sp, #32]
  403454:	ldr	x21, [sp, #16]
  403458:	ldp	x29, x30, [sp], #48
  40345c:	ret
  403460:	adrp	x8, 415000 <ferror@plt+0x139a0>
  403464:	ldr	w0, [x8, #456]
  403468:	adrp	x1, 404000 <ferror@plt+0x29a0>
  40346c:	add	x1, x1, #0xa54
  403470:	mov	x2, x20
  403474:	mov	x3, x19
  403478:	bl	4015f0 <errx@plt>
  40347c:	adrp	x9, 415000 <ferror@plt+0x139a0>
  403480:	ldr	w0, [x9, #456]
  403484:	cmp	w8, #0x22
  403488:	b.ne	403468 <ferror@plt+0x1e08>  // b.any
  40348c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  403490:	add	x1, x1, #0xa54
  403494:	mov	x2, x20
  403498:	mov	x3, x19
  40349c:	bl	401640 <err@plt>
  4034a0:	stp	x29, x30, [sp, #-48]!
  4034a4:	mov	x29, sp
  4034a8:	str	x21, [sp, #16]
  4034ac:	stp	x20, x19, [sp, #32]
  4034b0:	mov	x20, x1
  4034b4:	mov	x19, x0
  4034b8:	str	xzr, [x29, #24]
  4034bc:	bl	401620 <__errno_location@plt>
  4034c0:	str	wzr, [x0]
  4034c4:	cbz	x19, 403514 <ferror@plt+0x1eb4>
  4034c8:	ldrb	w8, [x19]
  4034cc:	cbz	w8, 403514 <ferror@plt+0x1eb4>
  4034d0:	mov	x21, x0
  4034d4:	add	x1, x29, #0x18
  4034d8:	mov	w2, #0xa                   	// #10
  4034dc:	mov	x0, x19
  4034e0:	bl	401320 <strtoul@plt>
  4034e4:	ldr	w8, [x21]
  4034e8:	cbnz	w8, 403530 <ferror@plt+0x1ed0>
  4034ec:	ldr	x8, [x29, #24]
  4034f0:	cmp	x8, x19
  4034f4:	b.eq	403514 <ferror@plt+0x1eb4>  // b.none
  4034f8:	cbz	x8, 403504 <ferror@plt+0x1ea4>
  4034fc:	ldrb	w8, [x8]
  403500:	cbnz	w8, 403514 <ferror@plt+0x1eb4>
  403504:	ldp	x20, x19, [sp, #32]
  403508:	ldr	x21, [sp, #16]
  40350c:	ldp	x29, x30, [sp], #48
  403510:	ret
  403514:	adrp	x8, 415000 <ferror@plt+0x139a0>
  403518:	ldr	w0, [x8, #456]
  40351c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  403520:	add	x1, x1, #0xa54
  403524:	mov	x2, x20
  403528:	mov	x3, x19
  40352c:	bl	4015f0 <errx@plt>
  403530:	adrp	x9, 415000 <ferror@plt+0x139a0>
  403534:	ldr	w0, [x9, #456]
  403538:	cmp	w8, #0x22
  40353c:	b.ne	40351c <ferror@plt+0x1ebc>  // b.any
  403540:	adrp	x1, 404000 <ferror@plt+0x29a0>
  403544:	add	x1, x1, #0xa54
  403548:	mov	x2, x20
  40354c:	mov	x3, x19
  403550:	bl	401640 <err@plt>
  403554:	sub	sp, sp, #0x30
  403558:	stp	x20, x19, [sp, #32]
  40355c:	mov	x20, x1
  403560:	add	x1, sp, #0x8
  403564:	mov	x2, xzr
  403568:	stp	x29, x30, [sp, #16]
  40356c:	add	x29, sp, #0x10
  403570:	mov	x19, x0
  403574:	bl	4028e8 <ferror@plt+0x1288>
  403578:	cbnz	w0, 403590 <ferror@plt+0x1f30>
  40357c:	ldr	x0, [sp, #8]
  403580:	ldp	x20, x19, [sp, #32]
  403584:	ldp	x29, x30, [sp, #16]
  403588:	add	sp, sp, #0x30
  40358c:	ret
  403590:	bl	401620 <__errno_location@plt>
  403594:	adrp	x9, 415000 <ferror@plt+0x139a0>
  403598:	ldr	w8, [x0]
  40359c:	ldr	w0, [x9, #456]
  4035a0:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4035a4:	add	x1, x1, #0xa54
  4035a8:	mov	x2, x20
  4035ac:	mov	x3, x19
  4035b0:	cbnz	w8, 4035b8 <ferror@plt+0x1f58>
  4035b4:	bl	4015f0 <errx@plt>
  4035b8:	bl	401640 <err@plt>
  4035bc:	stp	x29, x30, [sp, #-32]!
  4035c0:	str	x19, [sp, #16]
  4035c4:	mov	x19, x1
  4035c8:	mov	x1, x2
  4035cc:	mov	x29, sp
  4035d0:	bl	40333c <ferror@plt+0x1cdc>
  4035d4:	fcvtzs	x8, d0
  4035d8:	mov	x9, #0x848000000000        	// #145685290680320
  4035dc:	movk	x9, #0x412e, lsl #48
  4035e0:	scvtf	d1, x8
  4035e4:	fmov	d2, x9
  4035e8:	fsub	d0, d0, d1
  4035ec:	fmul	d0, d0, d2
  4035f0:	fcvtzs	x9, d0
  4035f4:	stp	x8, x9, [x19]
  4035f8:	ldr	x19, [sp, #16]
  4035fc:	ldp	x29, x30, [sp], #32
  403600:	ret
  403604:	and	w8, w0, #0xf000
  403608:	sub	w8, w8, #0x1, lsl #12
  40360c:	lsr	w9, w8, #12
  403610:	cmp	w9, #0xb
  403614:	mov	w8, wzr
  403618:	b.hi	40366c <ferror@plt+0x200c>  // b.pmore
  40361c:	adrp	x10, 404000 <ferror@plt+0x29a0>
  403620:	add	x10, x10, #0xa36
  403624:	adr	x11, 403638 <ferror@plt+0x1fd8>
  403628:	ldrb	w12, [x10, x9]
  40362c:	add	x11, x11, x12, lsl #2
  403630:	mov	w9, #0x64                  	// #100
  403634:	br	x11
  403638:	mov	w9, #0x70                  	// #112
  40363c:	b	403664 <ferror@plt+0x2004>
  403640:	mov	w9, #0x63                  	// #99
  403644:	b	403664 <ferror@plt+0x2004>
  403648:	mov	w9, #0x62                  	// #98
  40364c:	b	403664 <ferror@plt+0x2004>
  403650:	mov	w9, #0x6c                  	// #108
  403654:	b	403664 <ferror@plt+0x2004>
  403658:	mov	w9, #0x73                  	// #115
  40365c:	b	403664 <ferror@plt+0x2004>
  403660:	mov	w9, #0x2d                  	// #45
  403664:	mov	w8, #0x1                   	// #1
  403668:	strb	w9, [x1]
  40366c:	tst	w0, #0x100
  403670:	mov	w9, #0x72                  	// #114
  403674:	mov	w10, #0x2d                  	// #45
  403678:	add	x11, x1, x8
  40367c:	mov	w12, #0x77                  	// #119
  403680:	csel	w17, w10, w9, eq  // eq = none
  403684:	tst	w0, #0x80
  403688:	mov	w14, #0x53                  	// #83
  40368c:	mov	w15, #0x73                  	// #115
  403690:	mov	w16, #0x78                  	// #120
  403694:	strb	w17, [x11]
  403698:	csel	w17, w10, w12, eq  // eq = none
  40369c:	tst	w0, #0x40
  4036a0:	orr	x13, x8, #0x2
  4036a4:	strb	w17, [x11, #1]
  4036a8:	csel	w11, w15, w14, ne  // ne = any
  4036ac:	csel	w17, w16, w10, ne  // ne = any
  4036b0:	tst	w0, #0x800
  4036b4:	csel	w11, w17, w11, eq  // eq = none
  4036b8:	add	x13, x13, x1
  4036bc:	tst	w0, #0x20
  4036c0:	strb	w11, [x13]
  4036c4:	csel	w11, w10, w9, eq  // eq = none
  4036c8:	tst	w0, #0x10
  4036cc:	strb	w11, [x13, #1]
  4036d0:	csel	w11, w10, w12, eq  // eq = none
  4036d4:	tst	w0, #0x8
  4036d8:	csel	w14, w15, w14, ne  // ne = any
  4036dc:	csel	w15, w16, w10, ne  // ne = any
  4036e0:	tst	w0, #0x400
  4036e4:	orr	x8, x8, #0x6
  4036e8:	csel	w14, w15, w14, eq  // eq = none
  4036ec:	tst	w0, #0x4
  4036f0:	add	x8, x8, x1
  4036f4:	csel	w9, w10, w9, eq  // eq = none
  4036f8:	tst	w0, #0x2
  4036fc:	mov	w17, #0x54                  	// #84
  403700:	strb	w11, [x13, #2]
  403704:	mov	w11, #0x74                  	// #116
  403708:	strb	w14, [x13, #3]
  40370c:	strb	w9, [x8]
  403710:	csel	w9, w10, w12, eq  // eq = none
  403714:	tst	w0, #0x1
  403718:	strb	w9, [x8, #1]
  40371c:	csel	w9, w11, w17, ne  // ne = any
  403720:	csel	w10, w16, w10, ne  // ne = any
  403724:	tst	w0, #0x200
  403728:	csel	w9, w10, w9, eq  // eq = none
  40372c:	mov	x0, x1
  403730:	strb	w9, [x8, #2]
  403734:	strb	wzr, [x8, #3]
  403738:	ret
  40373c:	sub	sp, sp, #0x50
  403740:	add	x8, sp, #0x8
  403744:	stp	x29, x30, [sp, #48]
  403748:	stp	x20, x19, [sp, #64]
  40374c:	add	x29, sp, #0x30
  403750:	tbz	w0, #1, 403760 <ferror@plt+0x2100>
  403754:	orr	x8, x8, #0x1
  403758:	mov	w9, #0x20                  	// #32
  40375c:	strb	w9, [sp, #8]
  403760:	cmp	x1, #0x400
  403764:	b.cs	403778 <ferror@plt+0x2118>  // b.hs, b.nlast
  403768:	mov	w9, #0x42                  	// #66
  40376c:	mov	w19, w1
  403770:	strh	w9, [x8]
  403774:	b	4038d8 <ferror@plt+0x2278>
  403778:	cmp	x1, #0x100, lsl #12
  40377c:	b.cs	403788 <ferror@plt+0x2128>  // b.hs, b.nlast
  403780:	mov	w9, #0xa                   	// #10
  403784:	b	4037cc <ferror@plt+0x216c>
  403788:	lsr	x9, x1, #30
  40378c:	cbnz	x9, 403798 <ferror@plt+0x2138>
  403790:	mov	w9, #0x14                  	// #20
  403794:	b	4037cc <ferror@plt+0x216c>
  403798:	lsr	x9, x1, #40
  40379c:	cbnz	x9, 4037a8 <ferror@plt+0x2148>
  4037a0:	mov	w9, #0x1e                  	// #30
  4037a4:	b	4037cc <ferror@plt+0x216c>
  4037a8:	lsr	x9, x1, #50
  4037ac:	cbnz	x9, 4037b8 <ferror@plt+0x2158>
  4037b0:	mov	w9, #0x28                  	// #40
  4037b4:	b	4037cc <ferror@plt+0x216c>
  4037b8:	lsr	x9, x1, #60
  4037bc:	mov	w10, #0x3c                  	// #60
  4037c0:	cmp	x9, #0x0
  4037c4:	mov	w9, #0x32                  	// #50
  4037c8:	csel	w9, w9, w10, eq  // eq = none
  4037cc:	mov	w10, #0xcccd                	// #52429
  4037d0:	movk	w10, #0xcccc, lsl #16
  4037d4:	adrp	x11, 404000 <ferror@plt+0x29a0>
  4037d8:	umull	x10, w9, w10
  4037dc:	add	x11, x11, #0xa5d
  4037e0:	lsr	x10, x10, #35
  4037e4:	ldrb	w12, [x11, x10]
  4037e8:	mov	x10, #0xffffffffffffffff    	// #-1
  4037ec:	lsl	x10, x10, x9
  4037f0:	mov	x11, x8
  4037f4:	lsr	x19, x1, x9
  4037f8:	bic	x10, x1, x10
  4037fc:	strb	w12, [x11], #1
  403800:	tbz	w0, #0, 403818 <ferror@plt+0x21b8>
  403804:	cmp	w9, #0xa
  403808:	b.cc	403818 <ferror@plt+0x21b8>  // b.lo, b.ul, b.last
  40380c:	mov	w11, #0x4269                	// #17001
  403810:	sturh	w11, [x8, #1]
  403814:	add	x11, x8, #0x3
  403818:	strb	wzr, [x11]
  40381c:	cbz	x10, 4038d8 <ferror@plt+0x2278>
  403820:	sub	w8, w9, #0xa
  403824:	lsr	x8, x10, x8
  403828:	tbnz	w0, #2, 403840 <ferror@plt+0x21e0>
  40382c:	sub	x9, x8, #0x3b6
  403830:	cmp	x9, #0x64
  403834:	b.cs	4038b4 <ferror@plt+0x2254>  // b.hs, b.nlast
  403838:	add	w19, w19, #0x1
  40383c:	b	4038d8 <ferror@plt+0x2278>
  403840:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403844:	add	x8, x8, #0x5
  403848:	movk	x9, #0xcccd
  40384c:	umulh	x10, x8, x9
  403850:	lsr	x20, x10, #3
  403854:	mul	x9, x20, x9
  403858:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  40385c:	ror	x9, x9, #1
  403860:	movk	x10, #0x1999, lsl #48
  403864:	cmp	x9, x10
  403868:	b.ls	4038b8 <ferror@plt+0x2258>  // b.plast
  40386c:	cbz	x20, 4038d8 <ferror@plt+0x2278>
  403870:	bl	4013c0 <localeconv@plt>
  403874:	cbz	x0, 403888 <ferror@plt+0x2228>
  403878:	ldr	x4, [x0]
  40387c:	cbz	x4, 403888 <ferror@plt+0x2228>
  403880:	ldrb	w8, [x4]
  403884:	cbnz	w8, 403890 <ferror@plt+0x2230>
  403888:	adrp	x4, 404000 <ferror@plt+0x29a0>
  40388c:	add	x4, x4, #0x7bc
  403890:	adrp	x2, 404000 <ferror@plt+0x29a0>
  403894:	add	x2, x2, #0xa65
  403898:	add	x0, sp, #0x10
  40389c:	add	x6, sp, #0x8
  4038a0:	mov	w1, #0x20                  	// #32
  4038a4:	mov	w3, w19
  4038a8:	mov	x5, x20
  4038ac:	bl	4013b0 <snprintf@plt>
  4038b0:	b	4038f4 <ferror@plt+0x2294>
  4038b4:	add	x8, x8, #0x32
  4038b8:	mov	x9, #0xf5c3                	// #62915
  4038bc:	movk	x9, #0x5c28, lsl #16
  4038c0:	movk	x9, #0xc28f, lsl #32
  4038c4:	lsr	x8, x8, #2
  4038c8:	movk	x9, #0x28f5, lsl #48
  4038cc:	umulh	x8, x8, x9
  4038d0:	lsr	x20, x8, #2
  4038d4:	cbnz	x20, 403870 <ferror@plt+0x2210>
  4038d8:	adrp	x2, 404000 <ferror@plt+0x29a0>
  4038dc:	add	x2, x2, #0xa6f
  4038e0:	add	x0, sp, #0x10
  4038e4:	add	x4, sp, #0x8
  4038e8:	mov	w1, #0x20                  	// #32
  4038ec:	mov	w3, w19
  4038f0:	bl	4013b0 <snprintf@plt>
  4038f4:	add	x0, sp, #0x10
  4038f8:	bl	401490 <strdup@plt>
  4038fc:	ldp	x20, x19, [sp, #64]
  403900:	ldp	x29, x30, [sp, #48]
  403904:	add	sp, sp, #0x50
  403908:	ret
  40390c:	stp	x29, x30, [sp, #-64]!
  403910:	stp	x24, x23, [sp, #16]
  403914:	stp	x22, x21, [sp, #32]
  403918:	stp	x20, x19, [sp, #48]
  40391c:	mov	x29, sp
  403920:	cbz	x0, 4039d4 <ferror@plt+0x2374>
  403924:	mov	x19, x3
  403928:	mov	x9, x0
  40392c:	mov	w0, #0xffffffff            	// #-1
  403930:	cbz	x3, 4039d8 <ferror@plt+0x2378>
  403934:	mov	x20, x2
  403938:	cbz	x2, 4039d8 <ferror@plt+0x2378>
  40393c:	mov	x21, x1
  403940:	cbz	x1, 4039d8 <ferror@plt+0x2378>
  403944:	ldrb	w10, [x9]
  403948:	cbz	w10, 4039d8 <ferror@plt+0x2378>
  40394c:	mov	x23, xzr
  403950:	mov	x8, xzr
  403954:	add	x22, x9, #0x1
  403958:	b	40396c <ferror@plt+0x230c>
  40395c:	mov	x0, x23
  403960:	add	x22, x22, #0x1
  403964:	mov	x23, x0
  403968:	cbz	w10, 4039d8 <ferror@plt+0x2378>
  40396c:	cmp	x23, x20
  403970:	b.cs	4039ec <ferror@plt+0x238c>  // b.hs, b.nlast
  403974:	and	w11, w10, #0xff
  403978:	ldrb	w10, [x22]
  40397c:	sub	x9, x22, #0x1
  403980:	cmp	x8, #0x0
  403984:	csel	x8, x9, x8, eq  // eq = none
  403988:	cmp	w11, #0x2c
  40398c:	csel	x9, x9, xzr, eq  // eq = none
  403990:	cmp	w10, #0x0
  403994:	csel	x24, x22, x9, eq  // eq = none
  403998:	cbz	x8, 40395c <ferror@plt+0x22fc>
  40399c:	cbz	x24, 40395c <ferror@plt+0x22fc>
  4039a0:	subs	x1, x24, x8
  4039a4:	b.ls	4039d4 <ferror@plt+0x2374>  // b.plast
  4039a8:	mov	x0, x8
  4039ac:	blr	x19
  4039b0:	cmn	w0, #0x1
  4039b4:	b.eq	4039d4 <ferror@plt+0x2374>  // b.none
  4039b8:	str	w0, [x21, x23, lsl #2]
  4039bc:	ldrb	w8, [x24]
  4039c0:	add	x0, x23, #0x1
  4039c4:	cbz	w8, 4039d8 <ferror@plt+0x2378>
  4039c8:	ldrb	w10, [x22]
  4039cc:	mov	x8, xzr
  4039d0:	b	403960 <ferror@plt+0x2300>
  4039d4:	mov	w0, #0xffffffff            	// #-1
  4039d8:	ldp	x20, x19, [sp, #48]
  4039dc:	ldp	x22, x21, [sp, #32]
  4039e0:	ldp	x24, x23, [sp, #16]
  4039e4:	ldp	x29, x30, [sp], #64
  4039e8:	ret
  4039ec:	mov	w0, #0xfffffffe            	// #-2
  4039f0:	b	4039d8 <ferror@plt+0x2378>
  4039f4:	stp	x29, x30, [sp, #-80]!
  4039f8:	str	x25, [sp, #16]
  4039fc:	stp	x24, x23, [sp, #32]
  403a00:	stp	x22, x21, [sp, #48]
  403a04:	stp	x20, x19, [sp, #64]
  403a08:	mov	x29, sp
  403a0c:	cbz	x0, 403a34 <ferror@plt+0x23d4>
  403a10:	mov	x19, x3
  403a14:	mov	x9, x0
  403a18:	mov	w0, #0xffffffff            	// #-1
  403a1c:	cbz	x3, 403a38 <ferror@plt+0x23d8>
  403a20:	ldrb	w8, [x9]
  403a24:	cbz	w8, 403a38 <ferror@plt+0x23d8>
  403a28:	ldr	x11, [x19]
  403a2c:	cmp	x11, x2
  403a30:	b.ls	403a50 <ferror@plt+0x23f0>  // b.plast
  403a34:	mov	w0, #0xffffffff            	// #-1
  403a38:	ldp	x20, x19, [sp, #64]
  403a3c:	ldp	x22, x21, [sp, #48]
  403a40:	ldp	x24, x23, [sp, #32]
  403a44:	ldr	x25, [sp, #16]
  403a48:	ldp	x29, x30, [sp], #80
  403a4c:	ret
  403a50:	mov	x20, x4
  403a54:	cmp	w8, #0x2b
  403a58:	b.ne	403a64 <ferror@plt+0x2404>  // b.any
  403a5c:	add	x9, x9, #0x1
  403a60:	b	403a6c <ferror@plt+0x240c>
  403a64:	mov	x11, xzr
  403a68:	str	xzr, [x19]
  403a6c:	mov	w0, #0xffffffff            	// #-1
  403a70:	cbz	x20, 403a38 <ferror@plt+0x23d8>
  403a74:	sub	x21, x2, x11
  403a78:	cbz	x21, 403a38 <ferror@plt+0x23d8>
  403a7c:	cbz	x1, 403a38 <ferror@plt+0x23d8>
  403a80:	ldrb	w10, [x9]
  403a84:	cbz	w10, 403a38 <ferror@plt+0x23d8>
  403a88:	mov	x24, xzr
  403a8c:	mov	x8, xzr
  403a90:	add	x22, x1, x11, lsl #2
  403a94:	add	x23, x9, #0x1
  403a98:	b	403aac <ferror@plt+0x244c>
  403a9c:	mov	x0, x24
  403aa0:	add	x23, x23, #0x1
  403aa4:	mov	x24, x0
  403aa8:	cbz	w10, 403b14 <ferror@plt+0x24b4>
  403aac:	cmp	x24, x21
  403ab0:	b.cs	403b2c <ferror@plt+0x24cc>  // b.hs, b.nlast
  403ab4:	and	w11, w10, #0xff
  403ab8:	ldrb	w10, [x23]
  403abc:	sub	x9, x23, #0x1
  403ac0:	cmp	x8, #0x0
  403ac4:	csel	x8, x9, x8, eq  // eq = none
  403ac8:	cmp	w11, #0x2c
  403acc:	csel	x9, x9, xzr, eq  // eq = none
  403ad0:	cmp	w10, #0x0
  403ad4:	csel	x25, x23, x9, eq  // eq = none
  403ad8:	cbz	x8, 403a9c <ferror@plt+0x243c>
  403adc:	cbz	x25, 403a9c <ferror@plt+0x243c>
  403ae0:	subs	x1, x25, x8
  403ae4:	b.ls	403a34 <ferror@plt+0x23d4>  // b.plast
  403ae8:	mov	x0, x8
  403aec:	blr	x20
  403af0:	cmn	w0, #0x1
  403af4:	b.eq	403a34 <ferror@plt+0x23d4>  // b.none
  403af8:	str	w0, [x22, x24, lsl #2]
  403afc:	ldrb	w8, [x25]
  403b00:	add	x0, x24, #0x1
  403b04:	cbz	w8, 403b14 <ferror@plt+0x24b4>
  403b08:	ldrb	w10, [x23]
  403b0c:	mov	x8, xzr
  403b10:	b	403aa0 <ferror@plt+0x2440>
  403b14:	cmp	w0, #0x1
  403b18:	b.lt	403a38 <ferror@plt+0x23d8>  // b.tstop
  403b1c:	ldr	x8, [x19]
  403b20:	add	x8, x8, w0, uxtw
  403b24:	str	x8, [x19]
  403b28:	b	403a38 <ferror@plt+0x23d8>
  403b2c:	mov	w0, #0xfffffffe            	// #-2
  403b30:	b	403a38 <ferror@plt+0x23d8>
  403b34:	stp	x29, x30, [sp, #-64]!
  403b38:	mov	x8, x0
  403b3c:	mov	w0, #0xffffffea            	// #-22
  403b40:	str	x23, [sp, #16]
  403b44:	stp	x22, x21, [sp, #32]
  403b48:	stp	x20, x19, [sp, #48]
  403b4c:	mov	x29, sp
  403b50:	cbz	x1, 403bf8 <ferror@plt+0x2598>
  403b54:	cbz	x8, 403bf8 <ferror@plt+0x2598>
  403b58:	mov	x19, x2
  403b5c:	cbz	x2, 403bf8 <ferror@plt+0x2598>
  403b60:	ldrb	w9, [x8]
  403b64:	cbz	w9, 403bf4 <ferror@plt+0x2594>
  403b68:	mov	x20, x1
  403b6c:	mov	x0, xzr
  403b70:	add	x21, x8, #0x1
  403b74:	mov	w22, #0x1                   	// #1
  403b78:	b	403b84 <ferror@plt+0x2524>
  403b7c:	add	x21, x21, #0x1
  403b80:	cbz	w9, 403bf4 <ferror@plt+0x2594>
  403b84:	mov	x8, x21
  403b88:	ldrb	w10, [x8], #-1
  403b8c:	and	w9, w9, #0xff
  403b90:	cmp	x0, #0x0
  403b94:	csel	x0, x8, x0, eq  // eq = none
  403b98:	cmp	w9, #0x2c
  403b9c:	csel	x8, x8, xzr, eq  // eq = none
  403ba0:	cmp	w10, #0x0
  403ba4:	mov	w9, w10
  403ba8:	csel	x23, x21, x8, eq  // eq = none
  403bac:	cbz	x0, 403b7c <ferror@plt+0x251c>
  403bb0:	cbz	x23, 403b7c <ferror@plt+0x251c>
  403bb4:	subs	x1, x23, x0
  403bb8:	b.ls	403c0c <ferror@plt+0x25ac>  // b.plast
  403bbc:	blr	x19
  403bc0:	tbnz	w0, #31, 403bf8 <ferror@plt+0x2598>
  403bc4:	mov	w8, w0
  403bc8:	lsr	x8, x8, #3
  403bcc:	ldrb	w9, [x20, x8]
  403bd0:	and	w10, w0, #0x7
  403bd4:	lsl	w10, w22, w10
  403bd8:	orr	w9, w9, w10
  403bdc:	strb	w9, [x20, x8]
  403be0:	ldrb	w8, [x23]
  403be4:	cbz	w8, 403bf4 <ferror@plt+0x2594>
  403be8:	ldrb	w9, [x21]
  403bec:	mov	x0, xzr
  403bf0:	b	403b7c <ferror@plt+0x251c>
  403bf4:	mov	w0, wzr
  403bf8:	ldp	x20, x19, [sp, #48]
  403bfc:	ldp	x22, x21, [sp, #32]
  403c00:	ldr	x23, [sp, #16]
  403c04:	ldp	x29, x30, [sp], #64
  403c08:	ret
  403c0c:	mov	w0, #0xffffffff            	// #-1
  403c10:	b	403bf8 <ferror@plt+0x2598>
  403c14:	stp	x29, x30, [sp, #-48]!
  403c18:	mov	x8, x0
  403c1c:	mov	w0, #0xffffffea            	// #-22
  403c20:	stp	x22, x21, [sp, #16]
  403c24:	stp	x20, x19, [sp, #32]
  403c28:	mov	x29, sp
  403c2c:	cbz	x1, 403cc0 <ferror@plt+0x2660>
  403c30:	cbz	x8, 403cc0 <ferror@plt+0x2660>
  403c34:	mov	x19, x2
  403c38:	cbz	x2, 403cc0 <ferror@plt+0x2660>
  403c3c:	ldrb	w9, [x8]
  403c40:	cbz	w9, 403cbc <ferror@plt+0x265c>
  403c44:	mov	x20, x1
  403c48:	mov	x0, xzr
  403c4c:	add	x21, x8, #0x1
  403c50:	b	403c5c <ferror@plt+0x25fc>
  403c54:	add	x21, x21, #0x1
  403c58:	cbz	w9, 403cbc <ferror@plt+0x265c>
  403c5c:	mov	x8, x21
  403c60:	ldrb	w10, [x8], #-1
  403c64:	and	w9, w9, #0xff
  403c68:	cmp	x0, #0x0
  403c6c:	csel	x0, x8, x0, eq  // eq = none
  403c70:	cmp	w9, #0x2c
  403c74:	csel	x8, x8, xzr, eq  // eq = none
  403c78:	cmp	w10, #0x0
  403c7c:	mov	w9, w10
  403c80:	csel	x22, x21, x8, eq  // eq = none
  403c84:	cbz	x0, 403c54 <ferror@plt+0x25f4>
  403c88:	cbz	x22, 403c54 <ferror@plt+0x25f4>
  403c8c:	subs	x1, x22, x0
  403c90:	b.ls	403cd0 <ferror@plt+0x2670>  // b.plast
  403c94:	blr	x19
  403c98:	tbnz	x0, #63, 403cc0 <ferror@plt+0x2660>
  403c9c:	ldr	x8, [x20]
  403ca0:	orr	x8, x8, x0
  403ca4:	str	x8, [x20]
  403ca8:	ldrb	w8, [x22]
  403cac:	cbz	w8, 403cbc <ferror@plt+0x265c>
  403cb0:	ldrb	w9, [x21]
  403cb4:	mov	x0, xzr
  403cb8:	b	403c54 <ferror@plt+0x25f4>
  403cbc:	mov	w0, wzr
  403cc0:	ldp	x20, x19, [sp, #32]
  403cc4:	ldp	x22, x21, [sp, #16]
  403cc8:	ldp	x29, x30, [sp], #48
  403ccc:	ret
  403cd0:	mov	w0, #0xffffffff            	// #-1
  403cd4:	b	403cc0 <ferror@plt+0x2660>
  403cd8:	stp	x29, x30, [sp, #-64]!
  403cdc:	mov	x29, sp
  403ce0:	str	x23, [sp, #16]
  403ce4:	stp	x22, x21, [sp, #32]
  403ce8:	stp	x20, x19, [sp, #48]
  403cec:	str	xzr, [x29, #24]
  403cf0:	cbz	x0, 403dc8 <ferror@plt+0x2768>
  403cf4:	mov	w21, w3
  403cf8:	mov	x19, x2
  403cfc:	mov	x23, x1
  403d00:	mov	x22, x0
  403d04:	str	w3, [x1]
  403d08:	str	w3, [x2]
  403d0c:	bl	401620 <__errno_location@plt>
  403d10:	str	wzr, [x0]
  403d14:	ldrb	w8, [x22]
  403d18:	mov	x20, x0
  403d1c:	cmp	w8, #0x3a
  403d20:	b.ne	403d2c <ferror@plt+0x26cc>  // b.any
  403d24:	add	x21, x22, #0x1
  403d28:	b	403d88 <ferror@plt+0x2728>
  403d2c:	add	x1, x29, #0x18
  403d30:	mov	w2, #0xa                   	// #10
  403d34:	mov	x0, x22
  403d38:	bl	401530 <strtol@plt>
  403d3c:	str	w0, [x23]
  403d40:	str	w0, [x19]
  403d44:	ldr	x8, [x29, #24]
  403d48:	mov	w0, #0xffffffff            	// #-1
  403d4c:	cmp	x8, x22
  403d50:	b.eq	403dc8 <ferror@plt+0x2768>  // b.none
  403d54:	ldr	w9, [x20]
  403d58:	cbnz	w9, 403dc8 <ferror@plt+0x2768>
  403d5c:	cbz	x8, 403dc8 <ferror@plt+0x2768>
  403d60:	ldrb	w9, [x8]
  403d64:	cmp	w9, #0x2d
  403d68:	b.eq	403d7c <ferror@plt+0x271c>  // b.none
  403d6c:	cmp	w9, #0x3a
  403d70:	b.ne	403dc4 <ferror@plt+0x2764>  // b.any
  403d74:	ldrb	w9, [x8, #1]
  403d78:	cbz	w9, 403ddc <ferror@plt+0x277c>
  403d7c:	add	x21, x8, #0x1
  403d80:	str	xzr, [x29, #24]
  403d84:	str	wzr, [x20]
  403d88:	add	x1, x29, #0x18
  403d8c:	mov	w2, #0xa                   	// #10
  403d90:	mov	x0, x21
  403d94:	bl	401530 <strtol@plt>
  403d98:	str	w0, [x19]
  403d9c:	ldr	w8, [x20]
  403da0:	mov	w0, #0xffffffff            	// #-1
  403da4:	cbnz	w8, 403dc8 <ferror@plt+0x2768>
  403da8:	ldr	x8, [x29, #24]
  403dac:	cbz	x8, 403dc8 <ferror@plt+0x2768>
  403db0:	cmp	x8, x21
  403db4:	mov	w0, #0xffffffff            	// #-1
  403db8:	b.eq	403dc8 <ferror@plt+0x2768>  // b.none
  403dbc:	ldrb	w8, [x8]
  403dc0:	cbnz	w8, 403dc8 <ferror@plt+0x2768>
  403dc4:	mov	w0, wzr
  403dc8:	ldp	x20, x19, [sp, #48]
  403dcc:	ldp	x22, x21, [sp, #32]
  403dd0:	ldr	x23, [sp, #16]
  403dd4:	ldp	x29, x30, [sp], #64
  403dd8:	ret
  403ddc:	str	w21, [x19]
  403de0:	b	403dc4 <ferror@plt+0x2764>
  403de4:	stp	x29, x30, [sp, #-48]!
  403de8:	mov	w8, wzr
  403dec:	str	x21, [sp, #16]
  403df0:	stp	x20, x19, [sp, #32]
  403df4:	mov	x29, sp
  403df8:	cbz	x1, 403f2c <ferror@plt+0x28cc>
  403dfc:	cbz	x0, 403f2c <ferror@plt+0x28cc>
  403e00:	ldrb	w8, [x0]
  403e04:	and	w8, w8, #0xff
  403e08:	cmp	w8, #0x2f
  403e0c:	mov	x19, x0
  403e10:	b.ne	403e2c <ferror@plt+0x27cc>  // b.any
  403e14:	mov	x0, x19
  403e18:	ldrb	w8, [x0, #1]!
  403e1c:	cmp	w8, #0x2f
  403e20:	mov	w8, #0x2f                  	// #47
  403e24:	b.eq	403e04 <ferror@plt+0x27a4>  // b.none
  403e28:	b	403e3c <ferror@plt+0x27dc>
  403e2c:	cbnz	w8, 403e3c <ferror@plt+0x27dc>
  403e30:	mov	x20, xzr
  403e34:	mov	x19, xzr
  403e38:	b	403e5c <ferror@plt+0x27fc>
  403e3c:	mov	w20, #0x1                   	// #1
  403e40:	ldrb	w8, [x19, x20]
  403e44:	cbz	w8, 403e5c <ferror@plt+0x27fc>
  403e48:	cmp	w8, #0x2f
  403e4c:	b.eq	403e5c <ferror@plt+0x27fc>  // b.none
  403e50:	add	x20, x20, #0x1
  403e54:	ldrb	w8, [x19, x20]
  403e58:	cbnz	w8, 403e48 <ferror@plt+0x27e8>
  403e5c:	ldrb	w8, [x1]
  403e60:	and	w8, w8, #0xff
  403e64:	cmp	w8, #0x2f
  403e68:	mov	x21, x1
  403e6c:	b.ne	403e88 <ferror@plt+0x2828>  // b.any
  403e70:	mov	x1, x21
  403e74:	ldrb	w8, [x1, #1]!
  403e78:	cmp	w8, #0x2f
  403e7c:	mov	w8, #0x2f                  	// #47
  403e80:	b.eq	403e60 <ferror@plt+0x2800>  // b.none
  403e84:	b	403e98 <ferror@plt+0x2838>
  403e88:	cbnz	w8, 403e98 <ferror@plt+0x2838>
  403e8c:	mov	x8, xzr
  403e90:	mov	x21, xzr
  403e94:	b	403eb8 <ferror@plt+0x2858>
  403e98:	mov	w8, #0x1                   	// #1
  403e9c:	ldrb	w9, [x21, x8]
  403ea0:	cbz	w9, 403eb8 <ferror@plt+0x2858>
  403ea4:	cmp	w9, #0x2f
  403ea8:	b.eq	403eb8 <ferror@plt+0x2858>  // b.none
  403eac:	add	x8, x8, #0x1
  403eb0:	ldrb	w9, [x21, x8]
  403eb4:	cbnz	w9, 403ea4 <ferror@plt+0x2844>
  403eb8:	add	x9, x8, x20
  403ebc:	cmp	x9, #0x1
  403ec0:	b.eq	403ecc <ferror@plt+0x286c>  // b.none
  403ec4:	cbnz	x9, 403eec <ferror@plt+0x288c>
  403ec8:	b	403f20 <ferror@plt+0x28c0>
  403ecc:	cbz	x19, 403edc <ferror@plt+0x287c>
  403ed0:	ldrb	w9, [x19]
  403ed4:	cmp	w9, #0x2f
  403ed8:	b.eq	403f20 <ferror@plt+0x28c0>  // b.none
  403edc:	cbz	x21, 403f28 <ferror@plt+0x28c8>
  403ee0:	ldrb	w9, [x21]
  403ee4:	cmp	w9, #0x2f
  403ee8:	b.eq	403f20 <ferror@plt+0x28c0>  // b.none
  403eec:	cmp	x20, x8
  403ef0:	mov	w8, wzr
  403ef4:	b.ne	403f2c <ferror@plt+0x28cc>  // b.any
  403ef8:	cbz	x19, 403f2c <ferror@plt+0x28cc>
  403efc:	cbz	x21, 403f2c <ferror@plt+0x28cc>
  403f00:	mov	x0, x19
  403f04:	mov	x1, x21
  403f08:	mov	x2, x20
  403f0c:	bl	401420 <strncmp@plt>
  403f10:	cbnz	w0, 403f28 <ferror@plt+0x28c8>
  403f14:	add	x0, x19, x20
  403f18:	add	x1, x21, x20
  403f1c:	b	403e00 <ferror@plt+0x27a0>
  403f20:	mov	w8, #0x1                   	// #1
  403f24:	b	403f2c <ferror@plt+0x28cc>
  403f28:	mov	w8, wzr
  403f2c:	ldp	x20, x19, [sp, #32]
  403f30:	ldr	x21, [sp, #16]
  403f34:	mov	w0, w8
  403f38:	ldp	x29, x30, [sp], #48
  403f3c:	ret
  403f40:	stp	x29, x30, [sp, #-64]!
  403f44:	orr	x8, x0, x1
  403f48:	stp	x24, x23, [sp, #16]
  403f4c:	stp	x22, x21, [sp, #32]
  403f50:	stp	x20, x19, [sp, #48]
  403f54:	mov	x29, sp
  403f58:	cbz	x8, 403f8c <ferror@plt+0x292c>
  403f5c:	mov	x19, x1
  403f60:	mov	x21, x0
  403f64:	mov	x20, x2
  403f68:	cbz	x0, 403fa8 <ferror@plt+0x2948>
  403f6c:	cbz	x19, 403fc4 <ferror@plt+0x2964>
  403f70:	mov	x0, x21
  403f74:	bl	401330 <strlen@plt>
  403f78:	mvn	x8, x0
  403f7c:	cmp	x8, x20
  403f80:	b.cs	403fcc <ferror@plt+0x296c>  // b.hs, b.nlast
  403f84:	mov	x22, xzr
  403f88:	b	404008 <ferror@plt+0x29a8>
  403f8c:	adrp	x0, 404000 <ferror@plt+0x29a0>
  403f90:	add	x0, x0, #0x9f9
  403f94:	ldp	x20, x19, [sp, #48]
  403f98:	ldp	x22, x21, [sp, #32]
  403f9c:	ldp	x24, x23, [sp, #16]
  403fa0:	ldp	x29, x30, [sp], #64
  403fa4:	b	401490 <strdup@plt>
  403fa8:	mov	x0, x19
  403fac:	mov	x1, x20
  403fb0:	ldp	x20, x19, [sp, #48]
  403fb4:	ldp	x22, x21, [sp, #32]
  403fb8:	ldp	x24, x23, [sp, #16]
  403fbc:	ldp	x29, x30, [sp], #64
  403fc0:	b	401570 <strndup@plt>
  403fc4:	mov	x0, x21
  403fc8:	b	403f94 <ferror@plt+0x2934>
  403fcc:	add	x24, x0, x20
  403fd0:	mov	x23, x0
  403fd4:	add	x0, x24, #0x1
  403fd8:	bl	4013f0 <malloc@plt>
  403fdc:	mov	x22, x0
  403fe0:	cbz	x0, 404008 <ferror@plt+0x29a8>
  403fe4:	mov	x0, x22
  403fe8:	mov	x1, x21
  403fec:	mov	x2, x23
  403ff0:	bl	401300 <memcpy@plt>
  403ff4:	add	x0, x22, x23
  403ff8:	mov	x1, x19
  403ffc:	mov	x2, x20
  404000:	bl	401300 <memcpy@plt>
  404004:	strb	wzr, [x22, x24]
  404008:	mov	x0, x22
  40400c:	ldp	x20, x19, [sp, #48]
  404010:	ldp	x22, x21, [sp, #32]
  404014:	ldp	x24, x23, [sp, #16]
  404018:	ldp	x29, x30, [sp], #64
  40401c:	ret
  404020:	stp	x29, x30, [sp, #-64]!
  404024:	stp	x20, x19, [sp, #48]
  404028:	mov	x20, x0
  40402c:	stp	x24, x23, [sp, #16]
  404030:	stp	x22, x21, [sp, #32]
  404034:	mov	x29, sp
  404038:	cbz	x1, 40406c <ferror@plt+0x2a0c>
  40403c:	mov	x0, x1
  404040:	mov	x19, x1
  404044:	bl	401330 <strlen@plt>
  404048:	mov	x21, x0
  40404c:	cbz	x20, 404078 <ferror@plt+0x2a18>
  404050:	mov	x0, x20
  404054:	bl	401330 <strlen@plt>
  404058:	mvn	x8, x0
  40405c:	cmp	x21, x8
  404060:	b.ls	404094 <ferror@plt+0x2a34>  // b.plast
  404064:	mov	x22, xzr
  404068:	b	4040d0 <ferror@plt+0x2a70>
  40406c:	cbz	x20, 4040e8 <ferror@plt+0x2a88>
  404070:	mov	x0, x20
  404074:	b	4040f0 <ferror@plt+0x2a90>
  404078:	mov	x0, x19
  40407c:	mov	x1, x21
  404080:	ldp	x20, x19, [sp, #48]
  404084:	ldp	x22, x21, [sp, #32]
  404088:	ldp	x24, x23, [sp, #16]
  40408c:	ldp	x29, x30, [sp], #64
  404090:	b	401570 <strndup@plt>
  404094:	add	x24, x0, x21
  404098:	mov	x23, x0
  40409c:	add	x0, x24, #0x1
  4040a0:	bl	4013f0 <malloc@plt>
  4040a4:	mov	x22, x0
  4040a8:	cbz	x0, 4040d0 <ferror@plt+0x2a70>
  4040ac:	mov	x0, x22
  4040b0:	mov	x1, x20
  4040b4:	mov	x2, x23
  4040b8:	bl	401300 <memcpy@plt>
  4040bc:	add	x0, x22, x23
  4040c0:	mov	x1, x19
  4040c4:	mov	x2, x21
  4040c8:	bl	401300 <memcpy@plt>
  4040cc:	strb	wzr, [x22, x24]
  4040d0:	mov	x0, x22
  4040d4:	ldp	x20, x19, [sp, #48]
  4040d8:	ldp	x22, x21, [sp, #32]
  4040dc:	ldp	x24, x23, [sp, #16]
  4040e0:	ldp	x29, x30, [sp], #64
  4040e4:	ret
  4040e8:	adrp	x0, 404000 <ferror@plt+0x29a0>
  4040ec:	add	x0, x0, #0x9f9
  4040f0:	ldp	x20, x19, [sp, #48]
  4040f4:	ldp	x22, x21, [sp, #32]
  4040f8:	ldp	x24, x23, [sp, #16]
  4040fc:	ldp	x29, x30, [sp], #64
  404100:	b	401490 <strdup@plt>
  404104:	sub	sp, sp, #0x140
  404108:	stp	x29, x30, [sp, #240]
  40410c:	add	x29, sp, #0xf0
  404110:	sub	x9, x29, #0x70
  404114:	mov	x10, sp
  404118:	mov	x11, #0xffffffffffffffd0    	// #-48
  40411c:	add	x8, x29, #0x50
  404120:	movk	x11, #0xff80, lsl #32
  404124:	add	x9, x9, #0x30
  404128:	add	x10, x10, #0x80
  40412c:	stp	x8, x9, [x29, #-32]
  404130:	stp	x10, x11, [x29, #-16]
  404134:	stp	x2, x3, [x29, #-112]
  404138:	stp	x4, x5, [x29, #-96]
  40413c:	stp	x6, x7, [x29, #-80]
  404140:	stp	q1, q2, [sp, #16]
  404144:	str	q0, [sp]
  404148:	ldp	q0, q1, [x29, #-32]
  40414c:	stp	x20, x19, [sp, #304]
  404150:	mov	x19, x0
  404154:	add	x0, x29, #0x18
  404158:	sub	x2, x29, #0x40
  40415c:	str	x28, [sp, #256]
  404160:	stp	x24, x23, [sp, #272]
  404164:	stp	x22, x21, [sp, #288]
  404168:	stp	q3, q4, [sp, #48]
  40416c:	stp	q5, q6, [sp, #80]
  404170:	str	q7, [sp, #112]
  404174:	stp	q0, q1, [x29, #-64]
  404178:	bl	401560 <vasprintf@plt>
  40417c:	tbnz	w0, #31, 4041b4 <ferror@plt+0x2b54>
  404180:	ldr	x21, [x29, #24]
  404184:	orr	x8, x19, x21
  404188:	cbz	x8, 4041bc <ferror@plt+0x2b5c>
  40418c:	mov	w22, w0
  404190:	cbz	x19, 4041d0 <ferror@plt+0x2b70>
  404194:	cbz	x21, 4041e4 <ferror@plt+0x2b84>
  404198:	mov	x0, x19
  40419c:	bl	401330 <strlen@plt>
  4041a0:	mvn	x8, x0
  4041a4:	cmp	x8, x22
  4041a8:	b.cs	4041ec <ferror@plt+0x2b8c>  // b.hs, b.nlast
  4041ac:	mov	x20, xzr
  4041b0:	b	404228 <ferror@plt+0x2bc8>
  4041b4:	mov	x20, xzr
  4041b8:	b	404230 <ferror@plt+0x2bd0>
  4041bc:	adrp	x0, 404000 <ferror@plt+0x29a0>
  4041c0:	add	x0, x0, #0x9f9
  4041c4:	bl	401490 <strdup@plt>
  4041c8:	mov	x20, x0
  4041cc:	b	404228 <ferror@plt+0x2bc8>
  4041d0:	mov	x0, x21
  4041d4:	mov	x1, x22
  4041d8:	bl	401570 <strndup@plt>
  4041dc:	mov	x20, x0
  4041e0:	b	404228 <ferror@plt+0x2bc8>
  4041e4:	mov	x0, x19
  4041e8:	b	4041c4 <ferror@plt+0x2b64>
  4041ec:	add	x24, x0, x22
  4041f0:	mov	x23, x0
  4041f4:	add	x0, x24, #0x1
  4041f8:	bl	4013f0 <malloc@plt>
  4041fc:	mov	x20, x0
  404200:	cbz	x0, 404228 <ferror@plt+0x2bc8>
  404204:	mov	x0, x20
  404208:	mov	x1, x19
  40420c:	mov	x2, x23
  404210:	bl	401300 <memcpy@plt>
  404214:	add	x0, x20, x23
  404218:	mov	x1, x21
  40421c:	mov	x2, x22
  404220:	bl	401300 <memcpy@plt>
  404224:	strb	wzr, [x20, x24]
  404228:	ldr	x0, [x29, #24]
  40422c:	bl	401550 <free@plt>
  404230:	mov	x0, x20
  404234:	ldp	x20, x19, [sp, #304]
  404238:	ldp	x22, x21, [sp, #288]
  40423c:	ldp	x24, x23, [sp, #272]
  404240:	ldr	x28, [sp, #256]
  404244:	ldp	x29, x30, [sp, #240]
  404248:	add	sp, sp, #0x140
  40424c:	ret
  404250:	sub	sp, sp, #0x60
  404254:	stp	x29, x30, [sp, #16]
  404258:	stp	x26, x25, [sp, #32]
  40425c:	stp	x24, x23, [sp, #48]
  404260:	stp	x22, x21, [sp, #64]
  404264:	stp	x20, x19, [sp, #80]
  404268:	ldr	x23, [x0]
  40426c:	add	x29, sp, #0x10
  404270:	ldrb	w8, [x23]
  404274:	cbz	w8, 404424 <ferror@plt+0x2dc4>
  404278:	mov	x20, x0
  40427c:	mov	x22, x1
  404280:	mov	x0, x23
  404284:	mov	x1, x2
  404288:	mov	w24, w3
  40428c:	mov	x21, x2
  404290:	bl	401580 <strspn@plt>
  404294:	add	x19, x23, x0
  404298:	ldrb	w25, [x19]
  40429c:	cbz	x25, 404420 <ferror@plt+0x2dc0>
  4042a0:	cbz	w24, 404324 <ferror@plt+0x2cc4>
  4042a4:	cmp	w25, #0x3f
  4042a8:	b.hi	404340 <ferror@plt+0x2ce0>  // b.pmore
  4042ac:	mov	w8, #0x1                   	// #1
  4042b0:	mov	x9, #0x1                   	// #1
  4042b4:	lsl	x8, x8, x25
  4042b8:	movk	x9, #0x84, lsl #32
  4042bc:	and	x8, x8, x9
  4042c0:	cbz	x8, 404340 <ferror@plt+0x2ce0>
  4042c4:	sturb	w25, [x29, #-4]
  4042c8:	sturb	wzr, [x29, #-3]
  4042cc:	mov	x24, x19
  4042d0:	ldrb	w9, [x24, #1]!
  4042d4:	cbz	w9, 4043bc <ferror@plt+0x2d5c>
  4042d8:	add	x10, x0, x23
  4042dc:	mov	x26, xzr
  4042e0:	mov	w8, wzr
  4042e4:	add	x23, x10, #0x2
  4042e8:	b	40430c <ferror@plt+0x2cac>
  4042ec:	sxtb	w1, w9
  4042f0:	sub	x0, x29, #0x4
  4042f4:	bl	401590 <strchr@plt>
  4042f8:	cbnz	x0, 4043d0 <ferror@plt+0x2d70>
  4042fc:	mov	w8, wzr
  404300:	ldrb	w9, [x23, x26]
  404304:	add	x26, x26, #0x1
  404308:	cbz	w9, 4043b8 <ferror@plt+0x2d58>
  40430c:	cbnz	w8, 4042fc <ferror@plt+0x2c9c>
  404310:	and	w8, w9, #0xff
  404314:	cmp	w8, #0x5c
  404318:	b.ne	4042ec <ferror@plt+0x2c8c>  // b.any
  40431c:	mov	w8, #0x1                   	// #1
  404320:	b	404300 <ferror@plt+0x2ca0>
  404324:	mov	x0, x19
  404328:	mov	x1, x21
  40432c:	bl	401600 <strcspn@plt>
  404330:	add	x8, x19, x0
  404334:	str	x0, [x22]
  404338:	str	x8, [x20]
  40433c:	b	404428 <ferror@plt+0x2dc8>
  404340:	add	x9, x0, x23
  404344:	mov	x24, xzr
  404348:	mov	w8, wzr
  40434c:	add	x23, x9, #0x1
  404350:	b	404374 <ferror@plt+0x2d14>
  404354:	sxtb	w1, w25
  404358:	mov	x0, x21
  40435c:	bl	401590 <strchr@plt>
  404360:	cbnz	x0, 4043c8 <ferror@plt+0x2d68>
  404364:	mov	w8, wzr
  404368:	ldrb	w25, [x23, x24]
  40436c:	add	x24, x24, #0x1
  404370:	cbz	w25, 40438c <ferror@plt+0x2d2c>
  404374:	cbnz	w8, 404364 <ferror@plt+0x2d04>
  404378:	and	w8, w25, #0xff
  40437c:	cmp	w8, #0x5c
  404380:	b.ne	404354 <ferror@plt+0x2cf4>  // b.any
  404384:	mov	w8, #0x1                   	// #1
  404388:	b	404368 <ferror@plt+0x2d08>
  40438c:	sub	w8, w24, w8
  404390:	sxtw	x8, w8
  404394:	str	x8, [x22]
  404398:	add	x22, x19, x8
  40439c:	ldrsb	w1, [x22]
  4043a0:	cbz	w1, 4043b0 <ferror@plt+0x2d50>
  4043a4:	mov	x0, x21
  4043a8:	bl	401590 <strchr@plt>
  4043ac:	cbz	x0, 404420 <ferror@plt+0x2dc0>
  4043b0:	str	x22, [x20]
  4043b4:	b	404428 <ferror@plt+0x2dc8>
  4043b8:	b	4043d4 <ferror@plt+0x2d74>
  4043bc:	mov	w8, wzr
  4043c0:	mov	w26, wzr
  4043c4:	b	4043d4 <ferror@plt+0x2d74>
  4043c8:	mov	w8, wzr
  4043cc:	b	40438c <ferror@plt+0x2d2c>
  4043d0:	mov	w8, wzr
  4043d4:	sub	w8, w26, w8
  4043d8:	sxtw	x23, w8
  4043dc:	str	x23, [x22]
  4043e0:	add	x8, x23, x19
  4043e4:	ldrb	w8, [x8, #1]
  4043e8:	cbz	w8, 404420 <ferror@plt+0x2dc0>
  4043ec:	cmp	w8, w25
  4043f0:	b.ne	404420 <ferror@plt+0x2dc0>  // b.any
  4043f4:	add	x8, x23, x19
  4043f8:	ldrsb	w1, [x8, #2]
  4043fc:	cbz	w1, 40440c <ferror@plt+0x2dac>
  404400:	mov	x0, x21
  404404:	bl	401590 <strchr@plt>
  404408:	cbz	x0, 404420 <ferror@plt+0x2dc0>
  40440c:	add	x8, x19, x23
  404410:	add	x8, x8, #0x2
  404414:	str	x8, [x20]
  404418:	mov	x19, x24
  40441c:	b	404428 <ferror@plt+0x2dc8>
  404420:	str	x19, [x20]
  404424:	mov	x19, xzr
  404428:	mov	x0, x19
  40442c:	ldp	x20, x19, [sp, #80]
  404430:	ldp	x22, x21, [sp, #64]
  404434:	ldp	x24, x23, [sp, #48]
  404438:	ldp	x26, x25, [sp, #32]
  40443c:	ldp	x29, x30, [sp, #16]
  404440:	add	sp, sp, #0x60
  404444:	ret
  404448:	stp	x29, x30, [sp, #-32]!
  40444c:	str	x19, [sp, #16]
  404450:	mov	x19, x0
  404454:	mov	x29, sp
  404458:	mov	x0, x19
  40445c:	bl	401450 <fgetc@plt>
  404460:	cmp	w0, #0xa
  404464:	b.eq	404478 <ferror@plt+0x2e18>  // b.none
  404468:	cmn	w0, #0x1
  40446c:	b.ne	404458 <ferror@plt+0x2df8>  // b.any
  404470:	mov	w0, #0x1                   	// #1
  404474:	b	40447c <ferror@plt+0x2e1c>
  404478:	mov	w0, wzr
  40447c:	ldr	x19, [sp, #16]
  404480:	ldp	x29, x30, [sp], #32
  404484:	ret
  404488:	stp	x29, x30, [sp, #-64]!
  40448c:	mov	x29, sp
  404490:	stp	x19, x20, [sp, #16]
  404494:	adrp	x20, 414000 <ferror@plt+0x129a0>
  404498:	add	x20, x20, #0xdf0
  40449c:	stp	x21, x22, [sp, #32]
  4044a0:	adrp	x21, 414000 <ferror@plt+0x129a0>
  4044a4:	add	x21, x21, #0xde8
  4044a8:	sub	x20, x20, x21
  4044ac:	mov	w22, w0
  4044b0:	stp	x23, x24, [sp, #48]
  4044b4:	mov	x23, x1
  4044b8:	mov	x24, x2
  4044bc:	bl	4012c8 <memcpy@plt-0x38>
  4044c0:	cmp	xzr, x20, asr #3
  4044c4:	b.eq	4044f0 <ferror@plt+0x2e90>  // b.none
  4044c8:	asr	x20, x20, #3
  4044cc:	mov	x19, #0x0                   	// #0
  4044d0:	ldr	x3, [x21, x19, lsl #3]
  4044d4:	mov	x2, x24
  4044d8:	add	x19, x19, #0x1
  4044dc:	mov	x1, x23
  4044e0:	mov	w0, w22
  4044e4:	blr	x3
  4044e8:	cmp	x20, x19
  4044ec:	b.ne	4044d0 <ferror@plt+0x2e70>  // b.any
  4044f0:	ldp	x19, x20, [sp, #16]
  4044f4:	ldp	x21, x22, [sp, #32]
  4044f8:	ldp	x23, x24, [sp, #48]
  4044fc:	ldp	x29, x30, [sp], #64
  404500:	ret
  404504:	nop
  404508:	ret
  40450c:	nop
  404510:	adrp	x2, 415000 <ferror@plt+0x139a0>
  404514:	mov	x1, #0x0                   	// #0
  404518:	ldr	x2, [x2, #448]
  40451c:	b	401380 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404520 <.fini>:
  404520:	stp	x29, x30, [sp, #-16]!
  404524:	mov	x29, sp
  404528:	ldp	x29, x30, [sp], #16
  40452c:	ret
