

================================================================
== Vitis HLS Report for 'top_Pipeline_LOOP_DMEM_I'
================================================================
* Date:           Fri Dec 13 13:11:45 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.290 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65537|  20.000 ns|  0.655 ms|    2|  65537|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- LOOP_DMEM_I  |        0|    65535|         2|          1|          1|  0 ~ 65535|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      204|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       74|    -|
|Register             |        -|     -|       69|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       69|      278|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln758_fu_291_p2    |         +|   0|  0|  17|          12|          12|
    |add_ln761_fu_233_p2    |         +|   0|  0|   9|           2|           2|
    |add_ln763_fu_323_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln840_fu_201_p2    |         +|   0|  0|  23|          16|           1|
    |img_idx_V_3_fu_351_p2  |         +|   0|  0|  23|          16|           1|
    |img_off_V_fu_340_p2    |         +|   0|  0|  17|          10|           1|
    |ret_V_8_fu_285_p2      |         +|   0|  0|  17|          12|          12|
    |ap_condition_97        |       and|   0|  0|   2|           1|           1|
    |icmp_ln1019_fu_346_p2  |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln1027_fu_195_p2  |      icmp|   0|  0|  13|          16|          16|
    |img_idx_V_4_fu_357_p3  |    select|   0|  0|  16|           1|          16|
    |img_off_V_2_fu_365_p3  |    select|   0|  0|  10|           1|           1|
    |r_V_fu_276_p2          |       shl|   0|  0|  25|          12|          12|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 204|         122|          99|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_4   |   9|          2|   16|         32|
    |dmem_V_address0          |  20|          4|   12|         48|
    |i_V_fu_86                |   9|          2|   16|         32|
    |img_idx_V_fu_78          |   9|          2|   16|         32|
    |rhs_V_fu_82              |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  74|         16|   72|        168|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_4_reg_431            |  16|   0|   16|          0|
    |i_V_fu_86                |  16|   0|   16|          0|
    |img_idx_V_fu_78          |  16|   0|   16|          0|
    |rhs_V_fu_82              |  10|   0|   10|          0|
    |zext_ln751_cast_reg_421  |   3|   0|   12|          9|
    |zext_ln754_cast_reg_426  |   5|   0|   10|          5|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  69|   0|   83|         14|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------+-----+-----+------------+--------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_I|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_I|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_I|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_I|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_I|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_I|  return value|
|input_words      |   in|   16|     ap_none|               input_words|        scalar|
|zext_ln754       |   in|    5|     ap_none|                zext_ln754|        scalar|
|dmem_mode        |   in|    1|     ap_none|                 dmem_mode|        scalar|
|zext_ln751       |   in|    3|     ap_none|                zext_ln751|        scalar|
|dmem_i_address0  |  out|   11|   ap_memory|                    dmem_i|         array|
|dmem_i_ce0       |  out|    1|   ap_memory|                    dmem_i|         array|
|dmem_i_q0        |   in|   64|   ap_memory|                    dmem_i|         array|
|layer_type_V     |   in|    2|     ap_none|              layer_type_V|        scalar|
|zext_ln758       |   in|    2|     ap_none|                zext_ln758|        scalar|
|dmem_V_address0  |  out|   12|   ap_memory|                    dmem_V|         array|
|dmem_V_ce0       |  out|    1|   ap_memory|                    dmem_V|         array|
|dmem_V_we0       |  out|    1|   ap_memory|                    dmem_V|         array|
|dmem_V_d0        |  out|   64|   ap_memory|                    dmem_V|         array|
+-----------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%img_idx_V = alloca i32 1"   --->   Operation 5 'alloca' 'img_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rhs_V = alloca i32 1"   --->   Operation 6 'alloca' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 7 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln758_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln758"   --->   Operation 8 'read' 'zext_ln758_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer_type_V_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %layer_type_V"   --->   Operation 9 'read' 'layer_type_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln751_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln751"   --->   Operation 10 'read' 'zext_ln751_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dmem_mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dmem_mode"   --->   Operation 11 'read' 'dmem_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln754_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln754"   --->   Operation 12 'read' 'zext_ln754_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_words_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_words"   --->   Operation 13 'read' 'input_words_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln751_cast = zext i3 %zext_ln751_read"   --->   Operation 14 'zext' 'zext_ln751_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln754_cast = zext i5 %zext_ln754_read"   --->   Operation 15 'zext' 'zext_ln754_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dmem_i, void @empty_0, i32 0, i32 0, void @empty_26, i32 4294967295, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %i_V"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %rhs_V"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %img_idx_V"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_V_4 = load i16 %i_V"   --->   Operation 21 'load' 'i_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.67ns)   --->   "%icmp_ln1027 = icmp_eq  i16 %i_V_4, i16 %input_words_read"   --->   Operation 23 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln840 = add i16 %i_V_4, i16 1"   --->   Operation 25 'add' 'add_ln840' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln754 = br i1 %icmp_ln1027, void %for.body.split, void %for.inc123.preheader.exitStub" [Accel.cpp:754]   --->   Operation 26 'br' 'br_ln754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_V_cast = zext i16 %i_V_4"   --->   Operation 27 'zext' 'i_V_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dmem_i_addr = getelementptr i64 %dmem_i, i64 0, i64 %i_V_cast" [Accel.cpp:758]   --->   Operation 28 'getelementptr' 'dmem_i_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.64ns)   --->   "%dmem_i_load = load i11 %dmem_i_addr" [Accel.cpp:758]   --->   Operation 29 'load' 'dmem_i_load' <Predicate = (!icmp_ln1027)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 30 [1/1] (0.34ns)   --->   "%switch_ln755 = switch i2 %layer_type_V_read, void %if.else90, i2 1, void %if.then66, i2 0, void %if.then79" [Accel.cpp:755]   --->   Operation 30 'switch' 'switch_ln755' <Predicate = (!icmp_ln1027)> <Delay = 0.34>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end102"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & layer_type_V_read != 1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln754 = store i16 %add_ln840, i16 %i_V" [Accel.cpp:754]   --->   Operation 32 'store' 'store_ln754' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%img_idx_V_load = load i16 %img_idx_V"   --->   Operation 33 'load' 'img_idx_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ret_V_10 = trunc i16 %img_idx_V_load"   --->   Operation 34 'trunc' 'ret_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln752 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [Accel.cpp:752]   --->   Operation 35 'specloopname' 'specloopname_ln752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (1.64ns)   --->   "%dmem_i_load = load i11 %dmem_i_addr" [Accel.cpp:758]   --->   Operation 36 'load' 'dmem_i_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_V_5 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %i_V_4, i32 10, i32 11"   --->   Operation 37 'partselect' 'ret_V_5' <Predicate = (layer_type_V_read == 0)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.43ns)   --->   "%add_ln761 = add i2 %zext_ln758_read, i2 %ret_V_5" [Accel.cpp:761]   --->   Operation 38 'add' 'add_ln761' <Predicate = (layer_type_V_read == 0)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_V_9 = trunc i16 %i_V_4"   --->   Operation 39 'trunc' 'ret_V_9' <Predicate = (layer_type_V_read == 0)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 %add_ln761, i10 %ret_V_9" [Accel.cpp:761]   --->   Operation 40 'bitconcatenate' 'tmp_4' <Predicate = (layer_type_V_read == 0)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln761 = zext i12 %tmp_4" [Accel.cpp:761]   --->   Operation 41 'zext' 'zext_ln761' <Predicate = (layer_type_V_read == 0)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%dmem_V_addr_2 = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln761" [Accel.cpp:761]   --->   Operation 42 'getelementptr' 'dmem_V_addr_2' <Predicate = (layer_type_V_read == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.64ns)   --->   "%store_ln761 = store i64 %dmem_i_load, i12 %dmem_V_addr_2" [Accel.cpp:761]   --->   Operation 43 'store' 'store_ln761' <Predicate = (layer_type_V_read == 0)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln761 = br void %if.end101" [Accel.cpp:761]   --->   Operation 44 'br' 'br_ln761' <Predicate = (layer_type_V_read == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%rhs_V_load = load i10 %rhs_V"   --->   Operation 45 'load' 'rhs_V_load' <Predicate = (layer_type_V_read == 1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10, i1 %dmem_mode_read, i1 %ret_V_10, i10 0" [Accel.cpp:758]   --->   Operation 46 'bitconcatenate' 'tmp_2' <Predicate = (layer_type_V_read == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %img_idx_V_load, i32 1, i32 12"   --->   Operation 47 'partselect' 'trunc_ln2' <Predicate = (layer_type_V_read == 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.77ns)   --->   "%r_V = shl i12 %trunc_ln2, i12 %zext_ln751_cast"   --->   Operation 48 'shl' 'r_V' <Predicate = (layer_type_V_read == 1)> <Delay = 0.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i10 %rhs_V_load"   --->   Operation 49 'zext' 'zext_ln1495' <Predicate = (layer_type_V_read == 1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_8 = add i12 %r_V, i12 %zext_ln1495"   --->   Operation 50 'add' 'ret_V_8' <Predicate = (layer_type_V_read == 1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln758 = add i12 %tmp_2, i12 %ret_V_8" [Accel.cpp:758]   --->   Operation 51 'add' 'add_ln758' <Predicate = (layer_type_V_read == 1)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln758_1 = zext i12 %add_ln758" [Accel.cpp:758]   --->   Operation 52 'zext' 'zext_ln758_1' <Predicate = (layer_type_V_read == 1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%dmem_V_addr_1 = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln758_1" [Accel.cpp:758]   --->   Operation 53 'getelementptr' 'dmem_V_addr_1' <Predicate = (layer_type_V_read == 1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.64ns)   --->   "%store_ln758 = store i64 %dmem_i_load, i12 %dmem_V_addr_1" [Accel.cpp:758]   --->   Operation 54 'store' 'store_ln758' <Predicate = (layer_type_V_read == 1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln759 = br void %if.end102" [Accel.cpp:759]   --->   Operation 55 'br' 'br_ln759' <Predicate = (layer_type_V_read == 1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_V = trunc i16 %i_V_4"   --->   Operation 56 'trunc' 'ret_V' <Predicate = (layer_type_V_read != 1 & layer_type_V_read != 0)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10, i1 %dmem_mode_read, i1 %ret_V, i10 0" [Accel.cpp:763]   --->   Operation 57 'bitconcatenate' 'tmp_1' <Predicate = (layer_type_V_read != 1 & layer_type_V_read != 0)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_V_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %i_V_4, i32 1, i32 12"   --->   Operation 58 'partselect' 'ret_V_1' <Predicate = (layer_type_V_read != 1 & layer_type_V_read != 0)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.74ns)   --->   "%add_ln763 = add i12 %tmp_1, i12 %ret_V_1" [Accel.cpp:763]   --->   Operation 59 'add' 'add_ln763' <Predicate = (layer_type_V_read != 1 & layer_type_V_read != 0)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln763 = zext i12 %add_ln763" [Accel.cpp:763]   --->   Operation 60 'zext' 'zext_ln763' <Predicate = (layer_type_V_read != 1 & layer_type_V_read != 0)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%dmem_V_addr = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln763" [Accel.cpp:763]   --->   Operation 61 'getelementptr' 'dmem_V_addr' <Predicate = (layer_type_V_read != 1 & layer_type_V_read != 0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.64ns)   --->   "%store_ln763 = store i64 %dmem_i_load, i12 %dmem_V_addr" [Accel.cpp:763]   --->   Operation 62 'store' 'store_ln763' <Predicate = (layer_type_V_read != 1 & layer_type_V_read != 0)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end101"   --->   Operation 63 'br' 'br_ln0' <Predicate = (layer_type_V_read != 1 & layer_type_V_read != 0)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%img_idx_V_load_1 = load i16 %img_idx_V"   --->   Operation 64 'load' 'img_idx_V_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%rhs_V_load_1 = load i10 %rhs_V"   --->   Operation 65 'load' 'rhs_V_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.72ns)   --->   "%img_off_V = add i10 %rhs_V_load_1, i10 1"   --->   Operation 66 'add' 'img_off_V' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.60ns)   --->   "%icmp_ln1019 = icmp_eq  i10 %img_off_V, i10 %zext_ln754_cast"   --->   Operation 67 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.78ns)   --->   "%img_idx_V_3 = add i16 %img_idx_V_load_1, i16 1"   --->   Operation 68 'add' 'img_idx_V_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.24ns)   --->   "%img_idx_V_4 = select i1 %icmp_ln1019, i16 %img_idx_V_3, i16 %img_idx_V_load_1" [Accel.cpp:765]   --->   Operation 69 'select' 'img_idx_V_4' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.30ns)   --->   "%img_off_V_2 = select i1 %icmp_ln1019, i10 0, i10 %img_off_V" [Accel.cpp:765]   --->   Operation 70 'select' 'img_off_V_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln754 = store i10 %img_off_V_2, i10 %rhs_V" [Accel.cpp:754]   --->   Operation 71 'store' 'store_ln754' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln754 = store i16 %img_idx_V_4, i16 %img_idx_V" [Accel.cpp:754]   --->   Operation 72 'store' 'store_ln754' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln754 = br void %for.body" [Accel.cpp:754]   --->   Operation 73 'br' 'br_ln754' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_words]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln754]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dmem_mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln751]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dmem_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_type_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln758]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dmem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_idx_V             (alloca           ) [ 011]
rhs_V                 (alloca           ) [ 011]
i_V                   (alloca           ) [ 010]
zext_ln758_read       (read             ) [ 011]
layer_type_V_read     (read             ) [ 011]
zext_ln751_read       (read             ) [ 000]
dmem_mode_read        (read             ) [ 011]
zext_ln754_read       (read             ) [ 000]
input_words_read      (read             ) [ 000]
zext_ln751_cast       (zext             ) [ 011]
zext_ln754_cast       (zext             ) [ 011]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_V_4                 (load             ) [ 011]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln1027           (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln840             (add              ) [ 000]
br_ln754              (br               ) [ 000]
i_V_cast              (zext             ) [ 000]
dmem_i_addr           (getelementptr    ) [ 011]
switch_ln755          (switch           ) [ 000]
br_ln0                (br               ) [ 000]
store_ln754           (store            ) [ 000]
img_idx_V_load        (load             ) [ 000]
ret_V_10              (trunc            ) [ 000]
specloopname_ln752    (specloopname     ) [ 000]
dmem_i_load           (load             ) [ 000]
ret_V_5               (partselect       ) [ 000]
add_ln761             (add              ) [ 000]
ret_V_9               (trunc            ) [ 000]
tmp_4                 (bitconcatenate   ) [ 000]
zext_ln761            (zext             ) [ 000]
dmem_V_addr_2         (getelementptr    ) [ 000]
store_ln761           (store            ) [ 000]
br_ln761              (br               ) [ 000]
rhs_V_load            (load             ) [ 000]
tmp_2                 (bitconcatenate   ) [ 000]
trunc_ln2             (partselect       ) [ 000]
r_V                   (shl              ) [ 000]
zext_ln1495           (zext             ) [ 000]
ret_V_8               (add              ) [ 000]
add_ln758             (add              ) [ 000]
zext_ln758_1          (zext             ) [ 000]
dmem_V_addr_1         (getelementptr    ) [ 000]
store_ln758           (store            ) [ 000]
br_ln759              (br               ) [ 000]
ret_V                 (trunc            ) [ 000]
tmp_1                 (bitconcatenate   ) [ 000]
ret_V_1               (partselect       ) [ 000]
add_ln763             (add              ) [ 000]
zext_ln763            (zext             ) [ 000]
dmem_V_addr           (getelementptr    ) [ 000]
store_ln763           (store            ) [ 000]
br_ln0                (br               ) [ 000]
img_idx_V_load_1      (load             ) [ 000]
rhs_V_load_1          (load             ) [ 000]
img_off_V             (add              ) [ 000]
icmp_ln1019           (icmp             ) [ 000]
img_idx_V_3           (add              ) [ 000]
img_idx_V_4           (select           ) [ 000]
img_off_V_2           (select           ) [ 000]
store_ln754           (store            ) [ 000]
store_ln754           (store            ) [ 000]
br_ln754              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_words">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_words"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln754">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln754"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dmem_mode">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_mode"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln751">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln751"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dmem_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_type_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_type_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln758">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln758"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dmem_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i2.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="img_idx_V_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_idx_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="rhs_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln758_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="2" slack="0"/>
<pin id="93" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln758_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="layer_type_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="0" index="1" bw="2" slack="0"/>
<pin id="99" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_type_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln751_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="0"/>
<pin id="105" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln751_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="dmem_mode_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dmem_mode_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln754_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="5" slack="0"/>
<pin id="117" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln754_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="input_words_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_words_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="dmem_i_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="16" slack="0"/>
<pin id="130" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dmem_i_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="dmem_V_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="12" slack="0"/>
<pin id="143" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln761/2 store_ln758/2 store_ln763/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="dmem_V_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="12" slack="0"/>
<pin id="157" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="dmem_V_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="12" slack="0"/>
<pin id="165" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln751_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln751_cast/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln754_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln754_cast/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="10" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_V_4_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_4/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln1027_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln840_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_V_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_V_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln754_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln754/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="img_idx_V_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="1"/>
<pin id="219" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_idx_V_load/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="ret_V_10_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_10/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="ret_V_5_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="1"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="0" index="3" bw="5" slack="0"/>
<pin id="229" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln761_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="1"/>
<pin id="235" dir="0" index="1" bw="2" slack="0"/>
<pin id="236" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln761/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="ret_V_9_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_9/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="0" index="2" bw="10" slack="0"/>
<pin id="245" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln761_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln761/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="rhs_V_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="1"/>
<pin id="256" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="12" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="1"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="0" index="3" bw="1" slack="0"/>
<pin id="262" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="0" index="3" bw="5" slack="0"/>
<pin id="271" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="r_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="1"/>
<pin id="279" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln1495_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="ret_V_8_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="0" index="1" bw="10" slack="0"/>
<pin id="288" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln758_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="0"/>
<pin id="294" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln758/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln758_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln758_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="ret_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="1"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="0" index="3" bw="1" slack="0"/>
<pin id="310" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="ret_V_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="1"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="0" index="3" bw="5" slack="0"/>
<pin id="319" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln763_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="0" index="1" bw="12" slack="0"/>
<pin id="326" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln763/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln763_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln763/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="img_idx_V_load_1_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="1"/>
<pin id="336" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_idx_V_load_1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="rhs_V_load_1_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="1"/>
<pin id="339" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V_load_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="img_off_V_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_off_V/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln1019_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="0" index="1" bw="10" slack="1"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="img_idx_V_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_idx_V_3/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="img_idx_V_4_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="16" slack="0"/>
<pin id="360" dir="0" index="2" bw="16" slack="0"/>
<pin id="361" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="img_idx_V_4/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="img_off_V_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="10" slack="0"/>
<pin id="368" dir="0" index="2" bw="10" slack="0"/>
<pin id="369" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="img_off_V_2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln754_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="0" index="1" bw="10" slack="1"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln754/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln754_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="1"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln754/2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="img_idx_V_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="img_idx_V "/>
</bind>
</comp>

<comp id="391" class="1005" name="rhs_V_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="399" class="1005" name="i_V_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="406" class="1005" name="zext_ln758_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="1"/>
<pin id="408" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln758_read "/>
</bind>
</comp>

<comp id="411" class="1005" name="layer_type_V_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="1"/>
<pin id="413" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="layer_type_V_read "/>
</bind>
</comp>

<comp id="415" class="1005" name="dmem_mode_read_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dmem_mode_read "/>
</bind>
</comp>

<comp id="421" class="1005" name="zext_ln751_cast_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="1"/>
<pin id="423" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln751_cast "/>
</bind>
</comp>

<comp id="426" class="1005" name="zext_ln754_cast_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="1"/>
<pin id="428" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln754_cast "/>
</bind>
</comp>

<comp id="431" class="1005" name="i_V_4_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="1"/>
<pin id="433" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_V_4 "/>
</bind>
</comp>

<comp id="442" class="1005" name="dmem_i_addr_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="1"/>
<pin id="444" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="133" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="172"><net_src comp="102" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="114" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="120" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="192" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="192" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="216"><net_src comp="201" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="64" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="237"><net_src comp="224" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="246"><net_src comp="68" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="233" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="263"><net_src comp="70" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="220" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="272"><net_src comp="72" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="217" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="74" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="280"><net_src comp="266" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="254" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="276" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="257" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="311"><net_src comp="70" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="320"><net_src comp="72" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="16" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="74" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="327"><net_src comp="305" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="314" pin="4"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="344"><net_src comp="337" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="76" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="334" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="346" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="334" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="346" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="340" pin="2"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="357" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="78" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="390"><net_src comp="383" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="394"><net_src comp="82" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="402"><net_src comp="86" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="409"><net_src comp="90" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="414"><net_src comp="96" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="108" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="424"><net_src comp="169" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="429"><net_src comp="173" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="434"><net_src comp="192" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="438"><net_src comp="431" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="445"><net_src comp="126" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="133" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dmem_i | {}
	Port: dmem_V | {2 }
 - Input state : 
	Port: top_Pipeline_LOOP_DMEM_I : input_words | {1 }
	Port: top_Pipeline_LOOP_DMEM_I : zext_ln754 | {1 }
	Port: top_Pipeline_LOOP_DMEM_I : dmem_mode | {1 }
	Port: top_Pipeline_LOOP_DMEM_I : zext_ln751 | {1 }
	Port: top_Pipeline_LOOP_DMEM_I : dmem_i | {1 2 }
	Port: top_Pipeline_LOOP_DMEM_I : layer_type_V | {1 }
	Port: top_Pipeline_LOOP_DMEM_I : zext_ln758 | {1 }
	Port: top_Pipeline_LOOP_DMEM_I : dmem_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_V_4 : 1
		icmp_ln1027 : 2
		add_ln840 : 2
		br_ln754 : 3
		i_V_cast : 2
		dmem_i_addr : 3
		dmem_i_load : 4
		store_ln754 : 3
	State 2
		ret_V_10 : 1
		add_ln761 : 1
		tmp_4 : 2
		zext_ln761 : 3
		dmem_V_addr_2 : 4
		store_ln761 : 5
		tmp_2 : 2
		trunc_ln2 : 1
		r_V : 2
		zext_ln1495 : 1
		ret_V_8 : 3
		add_ln758 : 4
		zext_ln758_1 : 5
		dmem_V_addr_1 : 6
		store_ln758 : 7
		tmp_1 : 1
		add_ln763 : 2
		zext_ln763 : 3
		dmem_V_addr : 4
		store_ln763 : 5
		img_off_V : 1
		icmp_ln1019 : 2
		img_idx_V_3 : 1
		img_idx_V_4 : 3
		img_off_V_2 : 3
		store_ln754 : 4
		store_ln754 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln840_fu_201       |    0    |    23   |
|          |       add_ln761_fu_233       |    0    |    9    |
|          |        ret_V_8_fu_285        |    0    |    17   |
|    add   |       add_ln758_fu_291       |    0    |    17   |
|          |       add_ln763_fu_323       |    0    |    19   |
|          |       img_off_V_fu_340       |    0    |    17   |
|          |      img_idx_V_3_fu_351      |    0    |    23   |
|----------|------------------------------|---------|---------|
|  select  |      img_idx_V_4_fu_357      |    0    |    16   |
|          |      img_off_V_2_fu_365      |    0    |    10   |
|----------|------------------------------|---------|---------|
|    shl   |          r_V_fu_276          |    0    |    25   |
|----------|------------------------------|---------|---------|
|   icmp   |      icmp_ln1027_fu_195      |    0    |    13   |
|          |      icmp_ln1019_fu_346      |    0    |    11   |
|----------|------------------------------|---------|---------|
|          |  zext_ln758_read_read_fu_90  |    0    |    0    |
|          | layer_type_V_read_read_fu_96 |    0    |    0    |
|   read   |  zext_ln751_read_read_fu_102 |    0    |    0    |
|          |  dmem_mode_read_read_fu_108  |    0    |    0    |
|          |  zext_ln754_read_read_fu_114 |    0    |    0    |
|          | input_words_read_read_fu_120 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    zext_ln751_cast_fu_169    |    0    |    0    |
|          |    zext_ln754_cast_fu_173    |    0    |    0    |
|          |        i_V_cast_fu_207       |    0    |    0    |
|   zext   |       zext_ln761_fu_249      |    0    |    0    |
|          |      zext_ln1495_fu_281      |    0    |    0    |
|          |      zext_ln758_1_fu_297     |    0    |    0    |
|          |       zext_ln763_fu_329      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        ret_V_10_fu_220       |    0    |    0    |
|   trunc  |        ret_V_9_fu_238        |    0    |    0    |
|          |         ret_V_fu_302         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        ret_V_5_fu_224        |    0    |    0    |
|partselect|       trunc_ln2_fu_266       |    0    |    0    |
|          |        ret_V_1_fu_314        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_4_fu_241         |    0    |    0    |
|bitconcatenate|         tmp_2_fu_257         |    0    |    0    |
|          |         tmp_1_fu_305         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   200   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   dmem_i_addr_reg_442   |   11   |
|  dmem_mode_read_reg_415 |    1   |
|      i_V_4_reg_431      |   16   |
|       i_V_reg_399       |   16   |
|    img_idx_V_reg_383    |   16   |
|layer_type_V_read_reg_411|    2   |
|      rhs_V_reg_391      |   10   |
| zext_ln751_cast_reg_421 |   12   |
| zext_ln754_cast_reg_426 |   10   |
| zext_ln758_read_reg_406 |    2   |
+-------------------------+--------+
|          Total          |   96   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_133 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_146 |  p0  |   3  |  12  |   36   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   58   || 0.806857||    23   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   200  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   23   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   96   |   223  |
+-----------+--------+--------+--------+
