INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'black' on host 'desktop-q5f4ijt' (Windows NT_amd64 version 6.2) on Wed Dec 19 15:12:57 +0100 2018
INFO: [HLS 200-10] In directory 'C:/Git_Repositories/particle_swarm_optimization_embedded/hls'
INFO: [HLS 200-10] Opening project 'C:/Git_Repositories/particle_swarm_optimization_embedded/hls/floatPrototype'.
INFO: [HLS 200-10] Opening solution 'C:/Git_Repositories/particle_swarm_optimization_embedded/hls/floatPrototype/floatPrototype'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Git_Repositories/particle_swarm_optimization_embedded/hls/floatPrototype/floatPrototype/impl/ip'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'floatPrototypec_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floatPrototypec_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floatPrototypec_ap_fmul_2_max_dsp_32'...
INFO: [Common 17-206] Exiting Vivado at Wed Dec 19 15:13:10 2018...
