#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x558dd5a89790 .scope module, "tb_valid_ready" "tb_valid_ready" 2 3;
 .timescale -9 -12;
P_0x558dd5a8b0d0 .param/l "PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
v0x558dd5aadcd0_0 .var "clk", 0 0;
v0x558dd5aadd90_0 .var "data_in", 7 0;
v0x558dd5aade30_0 .net "data_out", 9 0, v0x558dd5aad670_0;  1 drivers
v0x558dd5aaded0_0 .var/i "error", 31 0;
v0x558dd5aadf70_0 .var/i "i", 31 0;
v0x558dd5aae050_0 .net "ready_a", 0 0, L_0x558dd5a74970;  1 drivers
v0x558dd5aae0f0_0 .var "ready_b", 0 0;
v0x558dd5aae1c0 .array "result", 12 0, 3 0;
v0x558dd5aae260_0 .var "rst_n", 0 0;
v0x558dd5aae330_0 .var "valid_a", 0 0;
v0x558dd5aae400_0 .net "valid_b", 0 0, v0x558dd5aadb10_0;  1 drivers
S_0x558dd5a89970 .scope module, "verified_accu" "accu" 2 32, 3 2 0, S_0x558dd5a89790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "valid_a";
    .port_info 4 /OUTPUT 1 "ready_a";
    .port_info 5 /INPUT 1 "ready_b";
    .port_info 6 /OUTPUT 1 "valid_b";
    .port_info 7 /OUTPUT 10 "data_out";
L_0x558dd5a74970 .functor AND 1, v0x558dd5aadb10_0, v0x558dd5aae0f0_0, C4<1>, C4<1>;
v0x558dd5a74b10_0 .net *"_ivl_0", 31 0, L_0x558dd5aae4d0;  1 drivers
L_0x7ffba0190018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558dd5a74c10_0 .net *"_ivl_3", 29 0, L_0x7ffba0190018;  1 drivers
L_0x7ffba0190060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x558dd5aad200_0 .net/2u *"_ivl_4", 31 0, L_0x7ffba0190060;  1 drivers
v0x558dd5aad2c0_0 .var "accumulator", 9 0;
v0x558dd5aad3a0_0 .net "clk", 0 0, v0x558dd5aadcd0_0;  1 drivers
v0x558dd5aad4b0_0 .var "count", 1 0;
v0x558dd5aad590_0 .net "data_in", 7 0, v0x558dd5aadd90_0;  1 drivers
v0x558dd5aad670_0 .var "data_out", 9 0;
v0x558dd5aad750_0 .net "end_cnt", 0 0, L_0x558dd5abe640;  1 drivers
v0x558dd5aad810_0 .net "ready_a", 0 0, L_0x558dd5a74970;  alias, 1 drivers
v0x558dd5aad8d0_0 .net "ready_b", 0 0, v0x558dd5aae0f0_0;  1 drivers
v0x558dd5aad990_0 .net "rst_n", 0 0, v0x558dd5aae260_0;  1 drivers
v0x558dd5aada50_0 .net "valid_a", 0 0, v0x558dd5aae330_0;  1 drivers
v0x558dd5aadb10_0 .var "valid_b", 0 0;
E_0x558dd5a850c0/0 .event negedge, v0x558dd5aad990_0;
E_0x558dd5a850c0/1 .event posedge, v0x558dd5aad3a0_0;
E_0x558dd5a850c0 .event/or E_0x558dd5a850c0/0, E_0x558dd5a850c0/1;
L_0x558dd5aae4d0 .concat [ 2 30 0 0], v0x558dd5aad4b0_0, L_0x7ffba0190018;
L_0x558dd5abe640 .cmp/eq 32, L_0x558dd5aae4d0, L_0x7ffba0190060;
    .scope S_0x558dd5a89970;
T_0 ;
    %wait E_0x558dd5a850c0;
    %load/vec4 v0x558dd5aad990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558dd5aad4b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x558dd5aada50_0;
    %load/vec4 v0x558dd5aad810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x558dd5aad4b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x558dd5aad4b0_0;
    %addi 1, 0, 2;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v0x558dd5aad4b0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558dd5a89970;
T_1 ;
    %wait E_0x558dd5a850c0;
    %load/vec4 v0x558dd5aad990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558dd5aad2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558dd5aadb10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558dd5aad670_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x558dd5aada50_0;
    %load/vec4 v0x558dd5aad810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x558dd5aad2c0_0;
    %load/vec4 v0x558dd5aad590_0;
    %pad/u 10;
    %add;
    %assign/vec4 v0x558dd5aad2c0_0, 0;
    %load/vec4 v0x558dd5aad750_0;
    %assign/vec4 v0x558dd5aadb10_0, 0;
    %load/vec4 v0x558dd5aad750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x558dd5aad2c0_0;
    %load/vec4 v0x558dd5aad590_0;
    %pad/u 10;
    %add;
    %assign/vec4 v0x558dd5aad670_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558dd5aad2c0_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558dd5a89790;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558dd5aadcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558dd5aae260_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558dd5aadd90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558dd5aae330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558dd5aae0f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558dd5aaded0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x558dd5a89790;
T_3 ;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x558dd5aadcd0_0;
    %inv;
    %store/vec4 v0x558dd5aadcd0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x558dd5a89790;
T_4 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558dd5aae260_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x558dd5a89790;
T_5 ;
    %delay 15010, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x558dd5aadd90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558dd5aae330_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x558dd5aadd90_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x558dd5aadd90_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x558dd5aadd90_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x558dd5aadd90_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558dd5aae0f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x558dd5aadd90_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x558dd5aadd90_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x558dd5aadd90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558dd5aae330_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x558dd5aadd90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558dd5aae330_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x558dd5aadd90_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558dd5aae0f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558dd5aae0f0_0, 0, 1;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x558dd5a89790;
T_6 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558dd5aae1c0, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558dd5aae1c0, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558dd5aae1c0, 4, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558dd5aae1c0, 4, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558dd5aae1c0, 4, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558dd5aae1c0, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558dd5aae1c0, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558dd5aae1c0, 4, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558dd5aae1c0, 4, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558dd5aae1c0, 4, 0;
    %pushi/vec4 15, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558dd5aae1c0, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558dd5aae1c0, 4, 0;
    %pushi/vec4 12, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558dd5aae1c0, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x558dd5a89790;
T_7 ;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558dd5aadf70_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x558dd5aadf70_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_7.1, 5;
    %delay 10000, 0;
    %load/vec4 v0x558dd5aade30_0;
    %ix/getv/s 4, v0x558dd5aadf70_0;
    %load/vec4a v0x558dd5aae1c0, 4;
    %pad/u 10;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x558dd5aaded0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x558dd5aaded0_0;
    %addi 1, 0, 32;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x558dd5aaded0_0, 0, 32;
    %load/vec4 v0x558dd5aadf70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558dd5aadf70_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0x558dd5aaded0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %vpi_call 2 92 "$display", "===========Your Design Passed===========" {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call 2 96 "$display", "===========Error===========" {0 0 0};
T_7.5 ;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/datasets/DAC_openSource/autotest/arithmetic_modi/accu_/accu_2/testbench.v";
    "/home/datasets/DAC_openSource/autotest/arithmetic_modi/accu_/accu_2/accu.v";
