{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1583435537721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1583435537725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  5 14:12:17 2020 " "Processing started: Thu Mar  5 14:12:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1583435537725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1583435537725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off abstractChipInterface -c abstractChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off abstractChipInterface -c abstractChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1583435537726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1583435537952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abstractChipInterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file abstractChipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 abstractChipInterface " "Found entity 1: abstractChipInterface" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583435538037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1583435538037 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "abstractFSM.sv(18) " "Verilog HDL information at abstractFSM.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "abstractFSM.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractFSM.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1583435538043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abstractFSM.sv 1 1 " "Found 1 design units, including 1 entities, in source file abstractFSM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myAbstractFSM " "Found entity 1: myAbstractFSM" {  } { { "abstractFSM.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractFSM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583435538043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1583435538043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv 4 4 " "Found 4 design units, including 4 entities, in source file /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSevenSegment " "Found entity 1: BCDtoSevenSegment" {  } { { "../../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583435538049 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDtester " "Found entity 2: BCDtester" {  } { { "../../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583435538049 ""} { "Info" "ISGN_ENTITY_NAME" "3 SevenSegtester " "Found entity 3: SevenSegtester" {  } { { "../../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583435538049 ""} { "Info" "ISGN_ENTITY_NAME" "4 SevenSegmentDigit " "Found entity 4: SevenSegmentDigit" {  } { { "../../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583435538049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1583435538049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "abstractChipInterface " "Elaborating entity \"abstractChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1583435538124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAbstractFSM myAbstractFSM:dut " "Elaborating entity \"myAbstractFSM\" for hierarchy \"myAbstractFSM:dut\"" {  } { { "abstractChipInterface.sv" "dut" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583435538153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSevenSegment BCDtoSevenSegment:muah " "Elaborating entity \"BCDtoSevenSegment\" for hierarchy \"BCDtoSevenSegment:muah\"" {  } { { "abstractChipInterface.sv" "muah" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583435538179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 BCDtoSevenSegment.sv(50) " "Verilog HDL assignment warning at BCDtoSevenSegment.sv(50): truncated value with size 32 to match size of target (7)" {  } { { "../../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1583435538180 "|abstractChipInterface|BCDtoSevenSegment:muah"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1583435538702 "|abstractChipInterface|HEX0[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1583435538702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1583435538759 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1583435538854 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/output_files/abstractChipInterface.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/output_files/abstractChipInterface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1583435538901 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1583435538993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1583435538993 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435539034 "|abstractChipInterface|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1583435539034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1583435539035 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1583435539035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1583435539035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1583435539035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "648 " "Peak virtual memory: 648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1583435539063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  5 14:12:19 2020 " "Processing ended: Thu Mar  5 14:12:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1583435539063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1583435539063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1583435539063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1583435539063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1583435540653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1583435540655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  5 14:12:20 2020 " "Processing started: Thu Mar  5 14:12:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1583435540655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1583435540655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off abstractChipInterface -c abstractChipInterface " "Command: quartus_fit --read_settings_files=off --write_settings_files=off abstractChipInterface -c abstractChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1583435540655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1583435540765 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "abstractChipInterface EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"abstractChipInterface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1583435540827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1583435540855 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1583435540856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1583435540856 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1583435541065 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1583435541407 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1583435541407 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1583435541407 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1583435541407 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1583435541407 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1583435541407 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1583435541407 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1583435541407 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1583435541407 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1583435541407 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1583435541414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1583435541414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 140 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1583435541414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 142 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1583435541414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 144 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1583435541414 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1583435541414 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1583435541416 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[1\] " "Pin KEY\[1\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 4 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 10 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[2\] " "Pin KEY\[2\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 4 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Pin SW\[8\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[10\] " "Pin SW\[10\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[10] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[11\] " "Pin SW\[11\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[11] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[12\] " "Pin SW\[12\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[12] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[13\] " "Pin SW\[13\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[13] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[14\] " "Pin SW\[14\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[14] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[15\] " "Pin SW\[15\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[15] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[16\] " "Pin SW\[16\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[16] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[17\] " "Pin SW\[17\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[17] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { HEX0[0] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 6 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { HEX0[1] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 6 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { HEX0[2] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 6 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { HEX0[3] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 6 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { HEX0[4] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 6 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { HEX0[5] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 6 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { HEX0[6] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 6 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[0\] " "Pin LEDG\[0\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[0] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 7 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[1\] " "Pin LEDG\[1\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[1] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 7 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[2\] " "Pin LEDG\[2\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[2] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 7 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[3\] " "Pin LEDG\[3\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[3] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 7 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[4\] " "Pin LEDG\[4\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[4] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 7 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[5] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 7 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[6] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 7 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[7\] " "Pin LEDG\[7\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[7] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 7 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 4 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 9 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1583435542142 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1583435542142 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "abstractChipInterface.sdc " "Synopsys Design Constraints File file not found: 'abstractChipInterface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1583435542365 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1583435542365 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1583435542367 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1583435542368 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1583435542368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[0\]~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node KEY\[0\]~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1583435542379 ""}  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 4 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1583435542379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1583435542674 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1583435542674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1583435542675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1583435542675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1583435542676 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1583435542676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1583435542676 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1583435542676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1583435542677 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1583435542677 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1583435542677 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 20 15 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 20 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1583435542679 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1583435542679 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1583435542679 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1583435542680 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1583435542680 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1583435542680 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1583435542680 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1583435542680 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1583435542680 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1583435542680 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1583435542680 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1583435542680 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1583435542680 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1583435542698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1583435544685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1583435544721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1583435544726 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1583435546315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1583435546315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1583435547095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1583435549371 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1583435549371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1583435550027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1583435550028 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1583435550028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1583435550141 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1583435550456 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1583435550552 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1583435550861 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1583435551177 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/output_files/abstractChipInterface.fit.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/output_files/abstractChipInterface.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1583435551585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1096 " "Peak virtual memory: 1096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1583435551996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  5 14:12:31 2020 " "Processing ended: Thu Mar  5 14:12:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1583435551996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1583435551996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1583435551996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1583435551996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1583435553850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1583435553853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  5 14:12:33 2020 " "Processing started: Thu Mar  5 14:12:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1583435553853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1583435553853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off abstractChipInterface -c abstractChipInterface " "Command: quartus_asm --read_settings_files=off --write_settings_files=off abstractChipInterface -c abstractChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1583435553854 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1583435556699 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1583435556790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1583435557784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  5 14:12:37 2020 " "Processing ended: Thu Mar  5 14:12:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1583435557784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1583435557784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1583435557784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1583435557784 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1583435557936 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1583435558927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1583435558931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  5 14:12:38 2020 " "Processing started: Thu Mar  5 14:12:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1583435558931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1583435558931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta abstractChipInterface -c abstractChipInterface " "Command: quartus_sta abstractChipInterface -c abstractChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1583435558931 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1583435558996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1583435559194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1583435559195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1583435559224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1583435559224 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "abstractChipInterface.sdc " "Synopsys Design Constraints File file not found: 'abstractChipInterface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1583435560432 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1583435560433 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1583435560434 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1583435560434 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1583435560435 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1583435560435 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1583435560436 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1583435560465 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1583435560843 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1583435560843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.623 " "Worst-case setup slack is -0.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435560881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435560881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.623        -3.191 KEY\[0\]  " "   -0.623        -3.191 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435560881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1583435560881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.467 " "Worst-case hold slack is 0.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435560925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435560925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467         0.000 KEY\[0\]  " "    0.467         0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435560925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1583435560925 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1583435560968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1583435561010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435561044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435561044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.280 KEY\[0\]  " "   -3.000       -13.280 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435561044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1583435561044 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1583435562221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1583435562234 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1583435562684 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1583435562759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1583435562780 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1583435562780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.457 " "Worst-case setup slack is -0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435562802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435562802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457        -2.110 KEY\[0\]  " "   -0.457        -2.110 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435562802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1583435562802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.431 " "Worst-case hold slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435562829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435562829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431         0.000 KEY\[0\]  " "    0.431         0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435562829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1583435562829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1583435562848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1583435562873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435562894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435562894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.280 KEY\[0\]  " "   -3.000       -13.280 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435562894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1583435562894 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1583435563744 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1583435563967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.206 " "Worst-case setup slack is 0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435565673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435565673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206         0.000 KEY\[0\]  " "    0.206         0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435565673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1583435565673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.209 " "Worst-case hold slack is 0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435565694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435565694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209         0.000 KEY\[0\]  " "    0.209         0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435565694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1583435565694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1583435565715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1583435565738 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1583435565738 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1583435565738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435565758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435565758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.496 KEY\[0\]  " "   -3.000       -11.496 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1583435565758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1583435565758 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1583435566890 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1583435566890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1583435568580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  5 14:12:48 2020 " "Processing ended: Thu Mar  5 14:12:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1583435568580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1583435568580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1583435568580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1583435568580 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1583435570541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1583435570546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  5 14:12:50 2020 " "Processing started: Thu Mar  5 14:12:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1583435570546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1583435570546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off abstractChipInterface -c abstractChipInterface " "Command: quartus_eda --read_settings_files=off --write_settings_files=off abstractChipInterface -c abstractChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1583435570546 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "abstractChipInterface_7_1200mv_85c_slow.vho /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/ simulation " "Generated file abstractChipInterface_7_1200mv_85c_slow.vho in folder \"/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1583435571753 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "abstractChipInterface_7_1200mv_0c_slow.vho /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/ simulation " "Generated file abstractChipInterface_7_1200mv_0c_slow.vho in folder \"/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1583435571799 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "abstractChipInterface_min_1200mv_0c_fast.vho /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/ simulation " "Generated file abstractChipInterface_min_1200mv_0c_fast.vho in folder \"/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1583435571841 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "abstractChipInterface.vho /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/ simulation " "Generated file abstractChipInterface.vho in folder \"/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1583435571885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "abstractChipInterface_7_1200mv_85c_vhd_slow.sdo /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/ simulation " "Generated file abstractChipInterface_7_1200mv_85c_vhd_slow.sdo in folder \"/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1583435571918 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "abstractChipInterface_7_1200mv_0c_vhd_slow.sdo /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/ simulation " "Generated file abstractChipInterface_7_1200mv_0c_vhd_slow.sdo in folder \"/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1583435572197 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "abstractChipInterface_min_1200mv_0c_vhd_fast.sdo /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/ simulation " "Generated file abstractChipInterface_min_1200mv_0c_vhd_fast.sdo in folder \"/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1583435572233 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "abstractChipInterface_vhd.sdo /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/ simulation " "Generated file abstractChipInterface_vhd.sdo in folder \"/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1583435572270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "876 " "Peak virtual memory: 876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1583435573320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  5 14:12:53 2020 " "Processing ended: Thu Mar  5 14:12:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1583435573320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1583435573320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1583435573320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1583435573320 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1583435573996 ""}
