{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606928913530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606928913538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 12:08:33 2020 " "Processing started: Wed Dec 02 12:08:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606928913538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928913538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VanilaCore -c VanilaCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off VanilaCore -c VanilaCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928913538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606928913964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606928913964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/wishbone_arbitrer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wishbone_arbitrer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_arbitrer " "Found entity 1: wishbone_arbitrer" {  } { { "../core/wishbone_arbitrer.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923302 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_access.sv(193) " "Verilog HDL information at memory_access.sv(193): always construct contains both blocking and non-blocking assignments" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 193 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606928923305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_BUS_STATE data_bus_state memory_access.sv(187) " "Verilog HDL Declaration information at memory_access.sv(187): object \"DATA_BUS_STATE\" differs only in case from object \"data_bus_state\" in the same scope" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 187 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606928923305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/memory_access.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/memory_access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../core/decode.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/global_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/camin/documents/vanilacore/core/global_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_pkg (SystemVerilog) " "Found design unit 1: global_pkg (SystemVerilog)" {  } { { "../core/global_pkg.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/fetch_stm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/fetch_stm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_stm " "Found entity 1: fetch_stm" {  } { { "../core/fetch_stm.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../core/decoder.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "../core/vga.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../core/vga_controller.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../core/debounce.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/debounce.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "../core/seven_segment.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/console.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/console.sv" { { "Info" "ISGN_ENTITY_NAME" "1 console " "Found entity 1: console" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "../core/soc.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923327 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cross_bar.sv(43) " "Verilog HDL information at cross_bar.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "../core/cross_bar.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606928923328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/cross_bar.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/cross_bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cross_bar " "Found entity 1: cross_bar" {  } { { "../core/cross_bar.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/wishbone.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wishbone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB4 " "Found entity 1: WB4" {  } { { "../core/wishbone.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/ram_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wb " "Found entity 1: ram_wb" {  } { { "../core/ram_wb.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923335 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  core.sv(67) " "Verilog HDL syntax error at core.sv(67) near text: \")\"; mismatched closing parenthesis . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../core/core.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 67 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1606928923336 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" core.sv(67) " "Verilog HDL syntax error at core.sv(67) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../core/core.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 67 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1606928923337 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "core core.sv(4) " "Ignored design unit \"core\" at core.sv(4) due to previous errors" {  } { { "../core/core.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1606928923337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/core.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/camin/documents/vanilacore/core/core.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../core/alu.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../core/regfile.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/regfile.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928923343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923343 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg " "Generated suppressed messages file C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923372 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606928923487 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 02 12:08:43 2020 " "Processing ended: Wed Dec 02 12:08:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606928923487 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606928923487 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606928923487 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928923487 ""}
