part=xc7z020-clg400-1

[hls]
clock=4ns
flow_target=vivado
syn.file=/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_addition_alignment.cpp
syn.top=select_exponent
vivado.rtl=verilog


