<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>GCNRegPressure.cpp source code [llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='GCNRegPressure.cpp.html'>GCNRegPressure.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- GCNRegPressure.cpp -------------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>///</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file implements the GCNRegPressure class.</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="GCNRegPressure.h.html">"GCNRegPressure.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterPressure.h.html">"llvm/CodeGen/RegisterPressure.h"</a></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "machine-scheduler"</u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#<span data-ppcond="21">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="22">22</th><td>LLVM_DUMP_METHOD</td></tr>
<tr><th id="23">23</th><td><em>void</em> llvm::printLivesAt(SlotIndex SI,</td></tr>
<tr><th id="24">24</th><td>                        <em>const</em> LiveIntervals &amp;LIS,</td></tr>
<tr><th id="25">25</th><td>                        <em>const</em> MachineRegisterInfo &amp;MRI) {</td></tr>
<tr><th id="26">26</th><td>  dbgs() &lt;&lt; <q>"Live regs at "</q> &lt;&lt; SI &lt;&lt; <q>": "</q></td></tr>
<tr><th id="27">27</th><td>         &lt;&lt; *LIS.getInstructionFromIndex(SI);</td></tr>
<tr><th id="28">28</th><td>  <em>unsigned</em> Num = <var>0</var>;</td></tr>
<tr><th id="29">29</th><td>  <b>for</b> (<em>unsigned</em> I = <var>0</var>, E = MRI.getNumVirtRegs(); I != E; ++I) {</td></tr>
<tr><th id="30">30</th><td>    <em>const</em> <em>unsigned</em> Reg = Register::index2VirtReg(I);</td></tr>
<tr><th id="31">31</th><td>    <b>if</b> (!LIS.hasInterval(Reg))</td></tr>
<tr><th id="32">32</th><td>      <b>continue</b>;</td></tr>
<tr><th id="33">33</th><td>    <em>const</em> <em>auto</em> &amp;LI = LIS.getInterval(Reg);</td></tr>
<tr><th id="34">34</th><td>    <b>if</b> (LI.hasSubRanges()) {</td></tr>
<tr><th id="35">35</th><td>      <em>bool</em> firstTime = <b>true</b>;</td></tr>
<tr><th id="36">36</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;S : LI.subranges()) {</td></tr>
<tr><th id="37">37</th><td>        <b>if</b> (!S.liveAt(SI)) <b>continue</b>;</td></tr>
<tr><th id="38">38</th><td>        <b>if</b> (firstTime) {</td></tr>
<tr><th id="39">39</th><td>          dbgs() &lt;&lt; <q>"  "</q> &lt;&lt; printReg(Reg, MRI.getTargetRegisterInfo())</td></tr>
<tr><th id="40">40</th><td>                 &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="41">41</th><td>          firstTime = <b>false</b>;</td></tr>
<tr><th id="42">42</th><td>        }</td></tr>
<tr><th id="43">43</th><td>        dbgs() &lt;&lt; <q>"  "</q> &lt;&lt; S &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="44">44</th><td>        ++Num;</td></tr>
<tr><th id="45">45</th><td>      }</td></tr>
<tr><th id="46">46</th><td>    } <b>else</b> <b>if</b> (LI.liveAt(SI)) {</td></tr>
<tr><th id="47">47</th><td>      dbgs() &lt;&lt; <q>"  "</q> &lt;&lt; LI &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="48">48</th><td>      ++Num;</td></tr>
<tr><th id="49">49</th><td>    }</td></tr>
<tr><th id="50">50</th><td>  }</td></tr>
<tr><th id="51">51</th><td>  <b>if</b> (!Num) dbgs() &lt;&lt; <q>"  &lt;none&gt;\n"</q>;</td></tr>
<tr><th id="52">52</th><td>}</td></tr>
<tr><th id="53">53</th><td><u>#<span data-ppcond="21">endif</span></u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm7isEqualERKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_" title='llvm::isEqual' data-ref="_ZN4llvm7isEqualERKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_" data-ref-filename="_ZN4llvm7isEqualERKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_">isEqual</dfn>(<em>const</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker" data-ref-filename="llvm..GCNRPTracker">GCNRPTracker</a>::<a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet" data-ref-filename="llvm..GCNRPTracker..LiveRegSet">LiveRegSet</a> &amp;<dfn class="local col1 decl" id="1S1" title='S1' data-type='const GCNRPTracker::LiveRegSet &amp;' data-ref="1S1" data-ref-filename="1S1">S1</dfn>,</td></tr>
<tr><th id="56">56</th><td>                   <em>const</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker" data-ref-filename="llvm..GCNRPTracker">GCNRPTracker</a>::<a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet" data-ref-filename="llvm..GCNRPTracker..LiveRegSet">LiveRegSet</a> &amp;<dfn class="local col2 decl" id="2S2" title='S2' data-type='const GCNRPTracker::LiveRegSet &amp;' data-ref="2S2" data-ref-filename="2S2">S2</dfn>) {</td></tr>
<tr><th id="57">57</th><td>  <b>if</b> (<a class="local col1 ref" href="#1S1" title='S1' data-ref="1S1" data-ref-filename="1S1">S1</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4sizeEv" title='llvm::DenseMapBase::size' data-ref="_ZNK4llvm12DenseMapBase4sizeEv" data-ref-filename="_ZNK4llvm12DenseMapBase4sizeEv">size</a>() != <a class="local col2 ref" href="#2S2" title='S2' data-ref="2S2" data-ref-filename="2S2">S2</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4sizeEv" title='llvm::DenseMapBase::size' data-ref="_ZNK4llvm12DenseMapBase4sizeEv" data-ref-filename="_ZNK4llvm12DenseMapBase4sizeEv">size</a>())</td></tr>
<tr><th id="58">58</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="3P" title='P' data-type='const llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &amp;' data-ref="3P" data-ref-filename="3P">P</dfn> : <a class="local col1 ref" href="#1S1" title='S1' data-ref="1S1" data-ref-filename="1S1">S1</a>) {</td></tr>
<tr><th id="61">61</th><td>    <em>auto</em> <dfn class="local col4 decl" id="4I" title='I' data-type='llvm::DenseMapIterator&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt;, true&gt;' data-ref="4I" data-ref-filename="4I">I</dfn> = <a class="local col2 ref" href="#2S2" title='S2' data-ref="2S2" data-ref-filename="2S2">S2</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col3 ref" href="#3P" title='P' data-ref="3P" data-ref-filename="3P">P</a>.<span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>);</td></tr>
<tr><th id="62">62</th><td>    <b>if</b> (<a class="local col4 ref" href="#4I" title='I' data-ref="4I" data-ref-filename="4I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">==</a> <a class="local col2 ref" href="#2S2" title='S2' data-ref="2S2" data-ref-filename="2S2">S2</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv" data-ref-filename="_ZNK4llvm12DenseMapBase3endEv">end</a>() || <a class="local col4 ref" href="#4I" title='I' data-ref="4I" data-ref-filename="4I">I</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskneES0_" title='llvm::LaneBitmask::operator!=' data-ref="_ZNK4llvm11LaneBitmaskneES0_" data-ref-filename="_ZNK4llvm11LaneBitmaskneES0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#3P" title='P' data-ref="3P" data-ref-filename="3P">P</a>.<span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>)</td></tr>
<tr><th id="63">63</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="64">64</th><td>  }</td></tr>
<tr><th id="65">65</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="66">66</th><td>}</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>///////////////////////////////////////////////////////////////////////////////</i></td></tr>
<tr><th id="70">70</th><td><i>// GCNRegPressure</i></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><em>unsigned</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure" data-ref-filename="llvm..GCNRegPressure">GCNRegPressure</a>::<dfn class="decl def fn" id="_ZN4llvm14GCNRegPressure10getRegKindENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::getRegKind' data-ref="_ZN4llvm14GCNRegPressure10getRegKindENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm14GCNRegPressure10getRegKindENS_8RegisterERKNS_19MachineRegisterInfoE">getRegKind</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="5Reg" title='Reg' data-type='llvm::Register' data-ref="5Reg" data-ref-filename="5Reg">Reg</dfn>,</td></tr>
<tr><th id="73">73</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="6MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="6MRI" data-ref-filename="6MRI">MRI</dfn>) {</td></tr>
<tr><th id="74">74</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg.isVirtual());</td></tr>
<tr><th id="75">75</th><td>  <em>const</em> <em>auto</em> <dfn class="local col7 decl" id="7RC" title='RC' data-type='const llvm::TargetRegisterClass *const' data-ref="7RC" data-ref-filename="7RC">RC</dfn> = <a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI" data-ref-filename="6MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#5Reg" title='Reg' data-ref="5Reg" data-ref-filename="5Reg">Reg</a>);</td></tr>
<tr><th id="76">76</th><td>  <em>auto</em> <dfn class="local col8 decl" id="8STI" title='STI' data-type='const llvm::SIRegisterInfo *' data-ref="8STI" data-ref-filename="8STI">STI</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>*&gt;(<a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI" data-ref-filename="6MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>());</td></tr>
<tr><th id="77">77</th><td>  <b>return</b> <a class="local col8 ref" href="#8STI" title='STI' data-ref="8STI" data-ref-filename="8STI">STI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col7 ref" href="#7RC" title='RC' data-ref="7RC" data-ref-filename="7RC">RC</a>) ?</td></tr>
<tr><th id="78">78</th><td>    (<a class="local col8 ref" href="#8STI" title='STI' data-ref="8STI" data-ref-filename="8STI">STI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col7 ref" href="#7RC" title='RC' data-ref="7RC" data-ref-filename="7RC">RC</a>) == <var>32</var> ? <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::SGPR32" title='llvm::GCNRegPressure::SGPR32' data-ref="llvm::GCNRegPressure::SGPR32" data-ref-filename="llvm..GCNRegPressure..SGPR32">SGPR32</a> : <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::SGPR_TUPLE" title='llvm::GCNRegPressure::SGPR_TUPLE' data-ref="llvm::GCNRegPressure::SGPR_TUPLE" data-ref-filename="llvm..GCNRegPressure..SGPR_TUPLE">SGPR_TUPLE</a>) :</td></tr>
<tr><th id="79">79</th><td>    <a class="local col8 ref" href="#8STI" title='STI' data-ref="8STI" data-ref-filename="8STI">STI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col7 ref" href="#7RC" title='RC' data-ref="7RC" data-ref-filename="7RC">RC</a>) ?</td></tr>
<tr><th id="80">80</th><td>      (<a class="local col8 ref" href="#8STI" title='STI' data-ref="8STI" data-ref-filename="8STI">STI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col7 ref" href="#7RC" title='RC' data-ref="7RC" data-ref-filename="7RC">RC</a>) == <var>32</var> ? <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::AGPR32" title='llvm::GCNRegPressure::AGPR32' data-ref="llvm::GCNRegPressure::AGPR32" data-ref-filename="llvm..GCNRegPressure..AGPR32">AGPR32</a> : <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::AGPR_TUPLE" title='llvm::GCNRegPressure::AGPR_TUPLE' data-ref="llvm::GCNRegPressure::AGPR_TUPLE" data-ref-filename="llvm..GCNRegPressure..AGPR_TUPLE">AGPR_TUPLE</a>) :</td></tr>
<tr><th id="81">81</th><td>      (<a class="local col8 ref" href="#8STI" title='STI' data-ref="8STI" data-ref-filename="8STI">STI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col7 ref" href="#7RC" title='RC' data-ref="7RC" data-ref-filename="7RC">RC</a>) == <var>32</var> ? <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::VGPR32" title='llvm::GCNRegPressure::VGPR32' data-ref="llvm::GCNRegPressure::VGPR32" data-ref-filename="llvm..GCNRegPressure..VGPR32">VGPR32</a> : <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::VGPR_TUPLE" title='llvm::GCNRegPressure::VGPR_TUPLE' data-ref="llvm::GCNRegPressure::VGPR_TUPLE" data-ref-filename="llvm..GCNRegPressure..VGPR_TUPLE">VGPR_TUPLE</a>);</td></tr>
<tr><th id="82">82</th><td>}</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><em>void</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure" data-ref-filename="llvm..GCNRegPressure">GCNRegPressure</a>::<dfn class="decl def fn" id="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="9Reg" title='Reg' data-type='unsigned int' data-ref="9Reg" data-ref-filename="9Reg">Reg</dfn>,</td></tr>
<tr><th id="85">85</th><td>                         <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a> <dfn class="local col0 decl" id="10PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="10PrevMask" data-ref-filename="10PrevMask">PrevMask</dfn>,</td></tr>
<tr><th id="86">86</th><td>                         <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="11NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="11NewMask" data-ref-filename="11NewMask">NewMask</dfn>,</td></tr>
<tr><th id="87">87</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="12MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="12MRI" data-ref-filename="12MRI">MRI</dfn>) {</td></tr>
<tr><th id="88">88</th><td>  <b>if</b> (<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" title='llvm::SIRegisterInfo::getNumCoveredRegs' data-ref="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE">getNumCoveredRegs</a>(<a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#11NewMask" title='NewMask' data-ref="11NewMask" data-ref-filename="11NewMask">NewMask</a>) ==</td></tr>
<tr><th id="89">89</th><td>      <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" title='llvm::SIRegisterInfo::getNumCoveredRegs' data-ref="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE">getNumCoveredRegs</a>(<a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#10PrevMask" title='PrevMask' data-ref="10PrevMask" data-ref-filename="10PrevMask">PrevMask</a>))</td></tr>
<tr><th id="90">90</th><td>    <b>return</b>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <em>int</em> <dfn class="local col3 decl" id="13Sign" title='Sign' data-type='int' data-ref="13Sign" data-ref-filename="13Sign">Sign</dfn> = <var>1</var>;</td></tr>
<tr><th id="93">93</th><td>  <b>if</b> (<a class="local col1 ref" href="#11NewMask" title='NewMask' data-ref="11NewMask" data-ref-filename="11NewMask">NewMask</a> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskltES0_" title='llvm::LaneBitmask::operator&lt;' data-ref="_ZNK4llvm11LaneBitmaskltES0_" data-ref-filename="_ZNK4llvm11LaneBitmaskltES0_">&lt;</a> <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#10PrevMask" title='PrevMask' data-ref="10PrevMask" data-ref-filename="10PrevMask">PrevMask</a>) {</td></tr>
<tr><th id="94">94</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col1 ref" href="#11NewMask" title='NewMask' data-ref="11NewMask" data-ref-filename="11NewMask">NewMask</a></span>, <span class='refarg'><a class="local col0 ref" href="#10PrevMask" title='PrevMask' data-ref="10PrevMask" data-ref-filename="10PrevMask">PrevMask</a></span>);</td></tr>
<tr><th id="95">95</th><td>    <a class="local col3 ref" href="#13Sign" title='Sign' data-ref="13Sign" data-ref-filename="13Sign">Sign</a> = -<var>1</var>;</td></tr>
<tr><th id="96">96</th><td>  }</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <b>switch</b> (<em>auto</em> <dfn class="local col4 decl" id="14Kind" title='Kind' data-type='unsigned int' data-ref="14Kind" data-ref-filename="14Kind"><a class="local col4 ref" href="#14Kind" title='Kind' data-ref="14Kind" data-ref-filename="14Kind">Kind</a></dfn> = <a class="member fn" href="#_ZN4llvm14GCNRegPressure10getRegKindENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::getRegKind' data-ref="_ZN4llvm14GCNRegPressure10getRegKindENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm14GCNRegPressure10getRegKindENS_8RegisterERKNS_19MachineRegisterInfoE">getRegKind</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg" data-ref-filename="9Reg">Reg</a>, <a class="local col2 ref" href="#12MRI" title='MRI' data-ref="12MRI" data-ref-filename="12MRI">MRI</a>)) {</td></tr>
<tr><th id="99">99</th><td>  <b>case</b> <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::SGPR32" title='llvm::GCNRegPressure::SGPR32' data-ref="llvm::GCNRegPressure::SGPR32" data-ref-filename="llvm..GCNRegPressure..SGPR32">SGPR32</a>:</td></tr>
<tr><th id="100">100</th><td>  <b>case</b> <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::VGPR32" title='llvm::GCNRegPressure::VGPR32' data-ref="llvm::GCNRegPressure::VGPR32" data-ref-filename="llvm..GCNRegPressure..VGPR32">VGPR32</a>:</td></tr>
<tr><th id="101">101</th><td>  <b>case</b> <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::AGPR32" title='llvm::GCNRegPressure::AGPR32' data-ref="llvm::GCNRegPressure::AGPR32" data-ref-filename="llvm..GCNRegPressure..AGPR32">AGPR32</a>:</td></tr>
<tr><th id="102">102</th><td>    <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value" data-ref-filename="llvm..GCNRegPressure..Value">Value</a>[<a class="local col4 ref" href="#14Kind" title='Kind' data-ref="14Kind" data-ref-filename="14Kind">Kind</a>] += <a class="local col3 ref" href="#13Sign" title='Sign' data-ref="13Sign" data-ref-filename="13Sign">Sign</a>;</td></tr>
<tr><th id="103">103</th><td>    <b>break</b>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <b>case</b> <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::SGPR_TUPLE" title='llvm::GCNRegPressure::SGPR_TUPLE' data-ref="llvm::GCNRegPressure::SGPR_TUPLE" data-ref-filename="llvm..GCNRegPressure..SGPR_TUPLE">SGPR_TUPLE</a>:</td></tr>
<tr><th id="106">106</th><td>  <b>case</b> <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::VGPR_TUPLE" title='llvm::GCNRegPressure::VGPR_TUPLE' data-ref="llvm::GCNRegPressure::VGPR_TUPLE" data-ref-filename="llvm..GCNRegPressure..VGPR_TUPLE">VGPR_TUPLE</a>:</td></tr>
<tr><th id="107">107</th><td>  <b>case</b> <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::AGPR_TUPLE" title='llvm::GCNRegPressure::AGPR_TUPLE' data-ref="llvm::GCNRegPressure::AGPR_TUPLE" data-ref-filename="llvm..GCNRegPressure..AGPR_TUPLE">AGPR_TUPLE</a>:</td></tr>
<tr><th id="108">108</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(PrevMask &lt; NewMask);</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>    <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value" data-ref-filename="llvm..GCNRegPressure..Value">Value</a>[<a class="local col4 ref" href="#14Kind" title='Kind' data-ref="14Kind" data-ref-filename="14Kind">Kind</a> == <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::SGPR_TUPLE" title='llvm::GCNRegPressure::SGPR_TUPLE' data-ref="llvm::GCNRegPressure::SGPR_TUPLE" data-ref-filename="llvm..GCNRegPressure..SGPR_TUPLE">SGPR_TUPLE</a> ? <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::SGPR32" title='llvm::GCNRegPressure::SGPR32' data-ref="llvm::GCNRegPressure::SGPR32" data-ref-filename="llvm..GCNRegPressure..SGPR32">SGPR32</a> : <a class="local col4 ref" href="#14Kind" title='Kind' data-ref="14Kind" data-ref-filename="14Kind">Kind</a> == <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::AGPR_TUPLE" title='llvm::GCNRegPressure::AGPR_TUPLE' data-ref="llvm::GCNRegPressure::AGPR_TUPLE" data-ref-filename="llvm..GCNRegPressure..AGPR_TUPLE">AGPR_TUPLE</a> ? <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::AGPR32" title='llvm::GCNRegPressure::AGPR32' data-ref="llvm::GCNRegPressure::AGPR32" data-ref-filename="llvm..GCNRegPressure..AGPR32">AGPR32</a> : <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::VGPR32" title='llvm::GCNRegPressure::VGPR32' data-ref="llvm::GCNRegPressure::VGPR32" data-ref-filename="llvm..GCNRegPressure..VGPR32">VGPR32</a>] +=</td></tr>
<tr><th id="111">111</th><td>      <a class="local col3 ref" href="#13Sign" title='Sign' data-ref="13Sign" data-ref-filename="13Sign">Sign</a> * <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" title='llvm::SIRegisterInfo::getNumCoveredRegs' data-ref="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE">getNumCoveredRegs</a>(<a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv" data-ref-filename="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col0 ref" href="#10PrevMask" title='PrevMask' data-ref="10PrevMask" data-ref-filename="10PrevMask">PrevMask</a> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_" data-ref-filename="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#11NewMask" title='NewMask' data-ref="11NewMask" data-ref-filename="11NewMask">NewMask</a>);</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>    <b>if</b> (<a class="local col0 ref" href="#10PrevMask" title='PrevMask' data-ref="10PrevMask" data-ref-filename="10PrevMask">PrevMask</a>.<a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv" data-ref-filename="_ZNK4llvm11LaneBitmask4noneEv">none</a>()) {</td></tr>
<tr><th id="114">114</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NewMask.any());</td></tr>
<tr><th id="115">115</th><td>      <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value" data-ref-filename="llvm..GCNRegPressure..Value">Value</a>[<a class="local col4 ref" href="#14Kind" title='Kind' data-ref="14Kind" data-ref-filename="14Kind">Kind</a>] += <a class="local col3 ref" href="#13Sign" title='Sign' data-ref="13Sign" data-ref-filename="13Sign">Sign</a> * <a class="local col2 ref" href="#12MRI" title='MRI' data-ref="12MRI" data-ref-filename="12MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15getPressureSetsENS_8RegisterE" title='llvm::MachineRegisterInfo::getPressureSets' data-ref="_ZNK4llvm19MachineRegisterInfo15getPressureSetsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15getPressureSetsENS_8RegisterE">getPressureSets</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg" data-ref-filename="9Reg">Reg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator9getWeightEv" title='llvm::PSetIterator::getWeight' data-ref="_ZNK4llvm12PSetIterator9getWeightEv" data-ref-filename="_ZNK4llvm12PSetIterator9getWeightEv">getWeight</a>();</td></tr>
<tr><th id="116">116</th><td>    }</td></tr>
<tr><th id="117">117</th><td>    <b>break</b>;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown register kind"</q>);</td></tr>
<tr><th id="120">120</th><td>  }</td></tr>
<tr><th id="121">121</th><td>}</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><em>bool</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure" data-ref-filename="llvm..GCNRegPressure">GCNRegPressure</a>::<dfn class="decl def fn" id="_ZNK4llvm14GCNRegPressure4lessERKNS_12GCNSubtargetERKS0_j" title='llvm::GCNRegPressure::less' data-ref="_ZNK4llvm14GCNRegPressure4lessERKNS_12GCNSubtargetERKS0_j" data-ref-filename="_ZNK4llvm14GCNRegPressure4lessERKNS_12GCNSubtargetERKS0_j">less</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="15ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="15ST" data-ref-filename="15ST">ST</dfn>,</td></tr>
<tr><th id="124">124</th><td>                          <em>const</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure" data-ref-filename="llvm..GCNRegPressure">GCNRegPressure</a>&amp; <dfn class="local col6 decl" id="16O" title='O' data-type='const llvm::GCNRegPressure &amp;' data-ref="16O" data-ref-filename="16O">O</dfn>,</td></tr>
<tr><th id="125">125</th><td>                          <em>unsigned</em> <dfn class="local col7 decl" id="17MaxOccupancy" title='MaxOccupancy' data-type='unsigned int' data-ref="17MaxOccupancy" data-ref-filename="17MaxOccupancy">MaxOccupancy</dfn>) <em>const</em> {</td></tr>
<tr><th id="126">126</th><td>  <em>const</em> <em>auto</em> <dfn class="local col8 decl" id="18SGPROcc" title='SGPROcc' data-type='const unsigned int' data-ref="18SGPROcc" data-ref-filename="18SGPROcc">SGPROcc</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col7 ref" href="#17MaxOccupancy" title='MaxOccupancy' data-ref="17MaxOccupancy" data-ref-filename="17MaxOccupancy">MaxOccupancy</a>,</td></tr>
<tr><th id="127">127</th><td>                                <a class="local col5 ref" href="#15ST" title='ST' data-ref="15ST" data-ref-filename="15ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj" data-ref-filename="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj">getOccupancyWithNumSGPRs</a>(<a class="member fn" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getSGPRNumEv" title='llvm::GCNRegPressure::getSGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getSGPRNumEv" data-ref-filename="_ZNK4llvm14GCNRegPressure10getSGPRNumEv">getSGPRNum</a>()));</td></tr>
<tr><th id="128">128</th><td>  <em>const</em> <em>auto</em> <dfn class="local col9 decl" id="19VGPROcc" title='VGPROcc' data-type='const unsigned int' data-ref="19VGPROcc" data-ref-filename="19VGPROcc">VGPROcc</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col7 ref" href="#17MaxOccupancy" title='MaxOccupancy' data-ref="17MaxOccupancy" data-ref-filename="17MaxOccupancy">MaxOccupancy</a>,</td></tr>
<tr><th id="129">129</th><td>                                <a class="local col5 ref" href="#15ST" title='ST' data-ref="15ST" data-ref-filename="15ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj" data-ref-filename="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj">getOccupancyWithNumVGPRs</a>(<a class="member fn" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getVGPRNumEv" title='llvm::GCNRegPressure::getVGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getVGPRNumEv" data-ref-filename="_ZNK4llvm14GCNRegPressure10getVGPRNumEv">getVGPRNum</a>()));</td></tr>
<tr><th id="130">130</th><td>  <em>const</em> <em>auto</em> <dfn class="local col0 decl" id="20OtherSGPROcc" title='OtherSGPROcc' data-type='const unsigned int' data-ref="20OtherSGPROcc" data-ref-filename="20OtherSGPROcc">OtherSGPROcc</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col7 ref" href="#17MaxOccupancy" title='MaxOccupancy' data-ref="17MaxOccupancy" data-ref-filename="17MaxOccupancy">MaxOccupancy</a>,</td></tr>
<tr><th id="131">131</th><td>                                <a class="local col5 ref" href="#15ST" title='ST' data-ref="15ST" data-ref-filename="15ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj" data-ref-filename="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj">getOccupancyWithNumSGPRs</a>(<a class="local col6 ref" href="#16O" title='O' data-ref="16O" data-ref-filename="16O">O</a>.<a class="member fn" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getSGPRNumEv" title='llvm::GCNRegPressure::getSGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getSGPRNumEv" data-ref-filename="_ZNK4llvm14GCNRegPressure10getSGPRNumEv">getSGPRNum</a>()));</td></tr>
<tr><th id="132">132</th><td>  <em>const</em> <em>auto</em> <dfn class="local col1 decl" id="21OtherVGPROcc" title='OtherVGPROcc' data-type='const unsigned int' data-ref="21OtherVGPROcc" data-ref-filename="21OtherVGPROcc">OtherVGPROcc</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col7 ref" href="#17MaxOccupancy" title='MaxOccupancy' data-ref="17MaxOccupancy" data-ref-filename="17MaxOccupancy">MaxOccupancy</a>,</td></tr>
<tr><th id="133">133</th><td>                                <a class="local col5 ref" href="#15ST" title='ST' data-ref="15ST" data-ref-filename="15ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj" data-ref-filename="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj">getOccupancyWithNumVGPRs</a>(<a class="local col6 ref" href="#16O" title='O' data-ref="16O" data-ref-filename="16O">O</a>.<a class="member fn" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getVGPRNumEv" title='llvm::GCNRegPressure::getVGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getVGPRNumEv" data-ref-filename="_ZNK4llvm14GCNRegPressure10getVGPRNumEv">getVGPRNum</a>()));</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <em>const</em> <em>auto</em> <dfn class="local col2 decl" id="22Occ" title='Occ' data-type='const unsigned int' data-ref="22Occ" data-ref-filename="22Occ">Occ</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col8 ref" href="#18SGPROcc" title='SGPROcc' data-ref="18SGPROcc" data-ref-filename="18SGPROcc">SGPROcc</a>, <a class="local col9 ref" href="#19VGPROcc" title='VGPROcc' data-ref="19VGPROcc" data-ref-filename="19VGPROcc">VGPROcc</a>);</td></tr>
<tr><th id="136">136</th><td>  <em>const</em> <em>auto</em> <dfn class="local col3 decl" id="23OtherOcc" title='OtherOcc' data-type='const unsigned int' data-ref="23OtherOcc" data-ref-filename="23OtherOcc">OtherOcc</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col0 ref" href="#20OtherSGPROcc" title='OtherSGPROcc' data-ref="20OtherSGPROcc" data-ref-filename="20OtherSGPROcc">OtherSGPROcc</a>, <a class="local col1 ref" href="#21OtherVGPROcc" title='OtherVGPROcc' data-ref="21OtherVGPROcc" data-ref-filename="21OtherVGPROcc">OtherVGPROcc</a>);</td></tr>
<tr><th id="137">137</th><td>  <b>if</b> (<a class="local col2 ref" href="#22Occ" title='Occ' data-ref="22Occ" data-ref-filename="22Occ">Occ</a> != <a class="local col3 ref" href="#23OtherOcc" title='OtherOcc' data-ref="23OtherOcc" data-ref-filename="23OtherOcc">OtherOcc</a>)</td></tr>
<tr><th id="138">138</th><td>    <b>return</b> <a class="local col2 ref" href="#22Occ" title='Occ' data-ref="22Occ" data-ref-filename="22Occ">Occ</a> &gt; <a class="local col3 ref" href="#23OtherOcc" title='OtherOcc' data-ref="23OtherOcc" data-ref-filename="23OtherOcc">OtherOcc</a>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <em>bool</em> <dfn class="local col4 decl" id="24SGPRImportant" title='SGPRImportant' data-type='bool' data-ref="24SGPRImportant" data-ref-filename="24SGPRImportant">SGPRImportant</dfn> = <a class="local col8 ref" href="#18SGPROcc" title='SGPROcc' data-ref="18SGPROcc" data-ref-filename="18SGPROcc">SGPROcc</a> &lt; <a class="local col9 ref" href="#19VGPROcc" title='VGPROcc' data-ref="19VGPROcc" data-ref-filename="19VGPROcc">VGPROcc</a>;</td></tr>
<tr><th id="141">141</th><td>  <em>const</em> <em>bool</em> <dfn class="local col5 decl" id="25OtherSGPRImportant" title='OtherSGPRImportant' data-type='const bool' data-ref="25OtherSGPRImportant" data-ref-filename="25OtherSGPRImportant">OtherSGPRImportant</dfn> = <a class="local col0 ref" href="#20OtherSGPROcc" title='OtherSGPROcc' data-ref="20OtherSGPROcc" data-ref-filename="20OtherSGPROcc">OtherSGPROcc</a> &lt; <a class="local col1 ref" href="#21OtherVGPROcc" title='OtherVGPROcc' data-ref="21OtherVGPROcc" data-ref-filename="21OtherVGPROcc">OtherVGPROcc</a>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <i>// if both pressures disagree on what is more important compare vgprs</i></td></tr>
<tr><th id="144">144</th><td>  <b>if</b> (<a class="local col4 ref" href="#24SGPRImportant" title='SGPRImportant' data-ref="24SGPRImportant" data-ref-filename="24SGPRImportant">SGPRImportant</a> != <a class="local col5 ref" href="#25OtherSGPRImportant" title='OtherSGPRImportant' data-ref="25OtherSGPRImportant" data-ref-filename="25OtherSGPRImportant">OtherSGPRImportant</a>) {</td></tr>
<tr><th id="145">145</th><td>    <a class="local col4 ref" href="#24SGPRImportant" title='SGPRImportant' data-ref="24SGPRImportant" data-ref-filename="24SGPRImportant">SGPRImportant</a> = <b>false</b>;</td></tr>
<tr><th id="146">146</th><td>  }</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <i>// compare large regs pressure</i></td></tr>
<tr><th id="149">149</th><td>  <em>bool</em> <dfn class="local col6 decl" id="26SGPRFirst" title='SGPRFirst' data-type='bool' data-ref="26SGPRFirst" data-ref-filename="26SGPRFirst">SGPRFirst</dfn> = <a class="local col4 ref" href="#24SGPRImportant" title='SGPRImportant' data-ref="24SGPRImportant" data-ref-filename="24SGPRImportant">SGPRImportant</a>;</td></tr>
<tr><th id="150">150</th><td>  <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="27I" title='I' data-type='int' data-ref="27I" data-ref-filename="27I">I</dfn> = <var>2</var>; <a class="local col7 ref" href="#27I" title='I' data-ref="27I" data-ref-filename="27I">I</a> &gt; <var>0</var>; --<a class="local col7 ref" href="#27I" title='I' data-ref="27I" data-ref-filename="27I">I</a>, <a class="local col6 ref" href="#26SGPRFirst" title='SGPRFirst' data-ref="26SGPRFirst" data-ref-filename="26SGPRFirst">SGPRFirst</a> = !<a class="local col6 ref" href="#26SGPRFirst" title='SGPRFirst' data-ref="26SGPRFirst" data-ref-filename="26SGPRFirst">SGPRFirst</a>) {</td></tr>
<tr><th id="151">151</th><td>    <b>if</b> (<a class="local col6 ref" href="#26SGPRFirst" title='SGPRFirst' data-ref="26SGPRFirst" data-ref-filename="26SGPRFirst">SGPRFirst</a>) {</td></tr>
<tr><th id="152">152</th><td>      <em>auto</em> <dfn class="local col8 decl" id="28SW" title='SW' data-type='unsigned int' data-ref="28SW" data-ref-filename="28SW">SW</dfn> = <a class="member fn" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure19getSGPRTuplesWeightEv" title='llvm::GCNRegPressure::getSGPRTuplesWeight' data-ref="_ZNK4llvm14GCNRegPressure19getSGPRTuplesWeightEv" data-ref-filename="_ZNK4llvm14GCNRegPressure19getSGPRTuplesWeightEv">getSGPRTuplesWeight</a>();</td></tr>
<tr><th id="153">153</th><td>      <em>auto</em> <dfn class="local col9 decl" id="29OtherSW" title='OtherSW' data-type='unsigned int' data-ref="29OtherSW" data-ref-filename="29OtherSW">OtherSW</dfn> = <a class="local col6 ref" href="#16O" title='O' data-ref="16O" data-ref-filename="16O">O</a>.<a class="member fn" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure19getSGPRTuplesWeightEv" title='llvm::GCNRegPressure::getSGPRTuplesWeight' data-ref="_ZNK4llvm14GCNRegPressure19getSGPRTuplesWeightEv" data-ref-filename="_ZNK4llvm14GCNRegPressure19getSGPRTuplesWeightEv">getSGPRTuplesWeight</a>();</td></tr>
<tr><th id="154">154</th><td>      <b>if</b> (<a class="local col8 ref" href="#28SW" title='SW' data-ref="28SW" data-ref-filename="28SW">SW</a> != <a class="local col9 ref" href="#29OtherSW" title='OtherSW' data-ref="29OtherSW" data-ref-filename="29OtherSW">OtherSW</a>)</td></tr>
<tr><th id="155">155</th><td>        <b>return</b> <a class="local col8 ref" href="#28SW" title='SW' data-ref="28SW" data-ref-filename="28SW">SW</a> &lt; <a class="local col9 ref" href="#29OtherSW" title='OtherSW' data-ref="29OtherSW" data-ref-filename="29OtherSW">OtherSW</a>;</td></tr>
<tr><th id="156">156</th><td>    } <b>else</b> {</td></tr>
<tr><th id="157">157</th><td>      <em>auto</em> <dfn class="local col0 decl" id="30VW" title='VW' data-type='unsigned int' data-ref="30VW" data-ref-filename="30VW">VW</dfn> = <a class="member fn" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure19getVGPRTuplesWeightEv" title='llvm::GCNRegPressure::getVGPRTuplesWeight' data-ref="_ZNK4llvm14GCNRegPressure19getVGPRTuplesWeightEv" data-ref-filename="_ZNK4llvm14GCNRegPressure19getVGPRTuplesWeightEv">getVGPRTuplesWeight</a>();</td></tr>
<tr><th id="158">158</th><td>      <em>auto</em> <dfn class="local col1 decl" id="31OtherVW" title='OtherVW' data-type='unsigned int' data-ref="31OtherVW" data-ref-filename="31OtherVW">OtherVW</dfn> = <a class="local col6 ref" href="#16O" title='O' data-ref="16O" data-ref-filename="16O">O</a>.<a class="member fn" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure19getVGPRTuplesWeightEv" title='llvm::GCNRegPressure::getVGPRTuplesWeight' data-ref="_ZNK4llvm14GCNRegPressure19getVGPRTuplesWeightEv" data-ref-filename="_ZNK4llvm14GCNRegPressure19getVGPRTuplesWeightEv">getVGPRTuplesWeight</a>();</td></tr>
<tr><th id="159">159</th><td>      <b>if</b> (<a class="local col0 ref" href="#30VW" title='VW' data-ref="30VW" data-ref-filename="30VW">VW</a> != <a class="local col1 ref" href="#31OtherVW" title='OtherVW' data-ref="31OtherVW" data-ref-filename="31OtherVW">OtherVW</a>)</td></tr>
<tr><th id="160">160</th><td>        <b>return</b> <a class="local col0 ref" href="#30VW" title='VW' data-ref="30VW" data-ref-filename="30VW">VW</a> &lt; <a class="local col1 ref" href="#31OtherVW" title='OtherVW' data-ref="31OtherVW" data-ref-filename="31OtherVW">OtherVW</a>;</td></tr>
<tr><th id="161">161</th><td>    }</td></tr>
<tr><th id="162">162</th><td>  }</td></tr>
<tr><th id="163">163</th><td>  <b>return</b> <a class="local col4 ref" href="#24SGPRImportant" title='SGPRImportant' data-ref="24SGPRImportant" data-ref-filename="24SGPRImportant">SGPRImportant</a> ? (<a class="member fn" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getSGPRNumEv" title='llvm::GCNRegPressure::getSGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getSGPRNumEv" data-ref-filename="_ZNK4llvm14GCNRegPressure10getSGPRNumEv">getSGPRNum</a>() &lt; <a class="local col6 ref" href="#16O" title='O' data-ref="16O" data-ref-filename="16O">O</a>.<a class="member fn" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getSGPRNumEv" title='llvm::GCNRegPressure::getSGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getSGPRNumEv" data-ref-filename="_ZNK4llvm14GCNRegPressure10getSGPRNumEv">getSGPRNum</a>()):</td></tr>
<tr><th id="164">164</th><td>                         (<a class="member fn" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getVGPRNumEv" title='llvm::GCNRegPressure::getVGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getVGPRNumEv" data-ref-filename="_ZNK4llvm14GCNRegPressure10getVGPRNumEv">getVGPRNum</a>() &lt; <a class="local col6 ref" href="#16O" title='O' data-ref="16O" data-ref-filename="16O">O</a>.<a class="member fn" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getVGPRNumEv" title='llvm::GCNRegPressure::getVGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getVGPRNumEv" data-ref-filename="_ZNK4llvm14GCNRegPressure10getVGPRNumEv">getVGPRNum</a>());</td></tr>
<tr><th id="165">165</th><td>}</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#<span data-ppcond="167">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="168">168</th><td>LLVM_DUMP_METHOD</td></tr>
<tr><th id="169">169</th><td><em>void</em> GCNRegPressure::print(raw_ostream &amp;OS, <em>const</em> GCNSubtarget *ST) <em>const</em> {</td></tr>
<tr><th id="170">170</th><td>  OS &lt;&lt; <q>"VGPRs: "</q> &lt;&lt; Value[VGPR32] &lt;&lt; <kbd>' '</kbd>;</td></tr>
<tr><th id="171">171</th><td>  OS &lt;&lt; <q>"AGPRs: "</q> &lt;&lt; Value[AGPR32];</td></tr>
<tr><th id="172">172</th><td>  <b>if</b> (ST) OS &lt;&lt; <q>"(O"</q> &lt;&lt; ST-&gt;getOccupancyWithNumVGPRs(getVGPRNum()) &lt;&lt; <kbd>')'</kbd>;</td></tr>
<tr><th id="173">173</th><td>  OS &lt;&lt; <q>", SGPRs: "</q> &lt;&lt; getSGPRNum();</td></tr>
<tr><th id="174">174</th><td>  <b>if</b> (ST) OS &lt;&lt; <q>"(O"</q> &lt;&lt; ST-&gt;getOccupancyWithNumSGPRs(getSGPRNum()) &lt;&lt; <kbd>')'</kbd>;</td></tr>
<tr><th id="175">175</th><td>  OS &lt;&lt; <q>", LVGPR WT: "</q> &lt;&lt; getVGPRTuplesWeight()</td></tr>
<tr><th id="176">176</th><td>     &lt;&lt; <q>", LSGPR WT: "</q> &lt;&lt; getSGPRTuplesWeight();</td></tr>
<tr><th id="177">177</th><td>  <b>if</b> (ST) OS &lt;&lt; <q>" -&gt; Occ: "</q> &lt;&lt; getOccupancy(*ST);</td></tr>
<tr><th id="178">178</th><td>  OS &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="179">179</th><td>}</td></tr>
<tr><th id="180">180</th><td><u>#<span data-ppcond="167">endif</span></u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><em>static</em> <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a> <dfn class="tu decl def fn" id="_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE" title='getDefRegMask' data-type='llvm::LaneBitmask getDefRegMask(const llvm::MachineOperand &amp; MO, const llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE">getDefRegMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="32MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="32MO" data-ref-filename="32MO">MO</dfn>,</td></tr>
<tr><th id="183">183</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="33MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="33MRI" data-ref-filename="33MRI">MRI</dfn>) {</td></tr>
<tr><th id="184">184</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isDef() &amp;&amp; MO.isReg() &amp;&amp; MO.getReg().isVirtual());</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <i>// We don't rely on read-undef flag because in case of tentative schedule</i></td></tr>
<tr><th id="187">187</th><td><i>  // tracking it isn't set correctly yet. This works correctly however since</i></td></tr>
<tr><th id="188">188</th><td><i>  // use mask has been tracked before using LIS.</i></td></tr>
<tr><th id="189">189</th><td>  <b>return</b> <a class="local col2 ref" href="#32MO" title='MO' data-ref="32MO" data-ref-filename="32MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> ?</td></tr>
<tr><th id="190">190</th><td>    <a class="local col3 ref" href="#33MRI" title='MRI' data-ref="33MRI" data-ref-filename="33MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegENS_8RegisterE" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegENS_8RegisterE">getMaxLaneMaskForVReg</a>(<a class="local col2 ref" href="#32MO" title='MO' data-ref="32MO" data-ref-filename="32MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) :</td></tr>
<tr><th id="191">191</th><td>    <a class="local col3 ref" href="#33MRI" title='MRI' data-ref="33MRI" data-ref-filename="33MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col2 ref" href="#32MO" title='MO' data-ref="32MO" data-ref-filename="32MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="192">192</th><td>}</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><em>static</em> <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a> <dfn class="tu decl def fn" id="_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE" title='getUsedRegMask' data-type='llvm::LaneBitmask getUsedRegMask(const llvm::MachineOperand &amp; MO, const llvm::MachineRegisterInfo &amp; MRI, const llvm::LiveIntervals &amp; LIS)' data-ref="_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE" data-ref-filename="_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE">getUsedRegMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="34MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="34MO" data-ref-filename="34MO">MO</dfn>,</td></tr>
<tr><th id="195">195</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="35MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="35MRI" data-ref-filename="35MRI">MRI</dfn>,</td></tr>
<tr><th id="196">196</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col6 decl" id="36LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="36LIS" data-ref-filename="36LIS">LIS</dfn>) {</td></tr>
<tr><th id="197">197</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isUse() &amp;&amp; MO.isReg() &amp;&amp; MO.getReg().isVirtual());</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <b>if</b> (<em>auto</em> <dfn class="local col7 decl" id="37SubReg" title='SubReg' data-type='unsigned int' data-ref="37SubReg" data-ref-filename="37SubReg"><a class="local col7 ref" href="#37SubReg" title='SubReg' data-ref="37SubReg" data-ref-filename="37SubReg">SubReg</a></dfn> = <a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO" data-ref-filename="34MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="200">200</th><td>    <b>return</b> <a class="local col5 ref" href="#35MRI" title='MRI' data-ref="35MRI" data-ref-filename="35MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col7 ref" href="#37SubReg" title='SubReg' data-ref="37SubReg" data-ref-filename="37SubReg">SubReg</a>);</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <em>auto</em> <dfn class="local col8 decl" id="38MaxMask" title='MaxMask' data-type='llvm::LaneBitmask' data-ref="38MaxMask" data-ref-filename="38MaxMask">MaxMask</dfn> = <a class="local col5 ref" href="#35MRI" title='MRI' data-ref="35MRI" data-ref-filename="35MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegENS_8RegisterE" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegENS_8RegisterE">getMaxLaneMaskForVReg</a>(<a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO" data-ref-filename="34MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="203">203</th><td>  <b>if</b> (<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" title='llvm::SIRegisterInfo::getNumCoveredRegs' data-ref="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE">getNumCoveredRegs</a>(<a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#38MaxMask" title='MaxMask' data-ref="38MaxMask" data-ref-filename="38MaxMask">MaxMask</a>) &gt; <var>1</var>) <i>// cannot have subregs</i></td></tr>
<tr><th id="204">204</th><td>    <b>return</b> <a class="local col8 ref" href="#38MaxMask" title='MaxMask' data-ref="38MaxMask" data-ref-filename="38MaxMask">MaxMask</a>;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <i>// For a tentative schedule LIS isn't updated yet but livemask should remain</i></td></tr>
<tr><th id="207">207</th><td><i>  // the same on any schedule. Subreg defs can be reordered but they all must</i></td></tr>
<tr><th id="208">208</th><td><i>  // dominate uses anyway.</i></td></tr>
<tr><th id="209">209</th><td>  <em>auto</em> <dfn class="local col9 decl" id="39SI" title='SI' data-type='llvm::SlotIndex' data-ref="39SI" data-ref-filename="39SI">SI</dfn> = <a class="local col6 ref" href="#36LIS" title='LIS' data-ref="36LIS" data-ref-filename="36LIS">LIS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO" data-ref-filename="34MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>()).<a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv" data-ref-filename="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>();</td></tr>
<tr><th id="210">210</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::getLiveLaneMask' data-ref="_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">getLiveLaneMask</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO" data-ref-filename="34MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#39SI" title='SI' data-ref="39SI" data-ref-filename="39SI">SI</a>, <a class="local col6 ref" href="#36LIS" title='LIS' data-ref="36LIS" data-ref-filename="36LIS">LIS</a>, <a class="local col5 ref" href="#35MRI" title='MRI' data-ref="35MRI" data-ref-filename="35MRI">MRI</a>);</td></tr>
<tr><th id="211">211</th><td>}</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair" data-ref-filename="llvm..RegisterMaskPair">RegisterMaskPair</a>, <var>8</var>&gt;</td></tr>
<tr><th id="214">214</th><td><dfn class="tu decl def fn" id="_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='collectVirtualRegUses' data-type='SmallVector&lt;llvm::RegisterMaskPair, 8&gt; collectVirtualRegUses(const llvm::MachineInstr &amp; MI, const llvm::LiveIntervals &amp; LIS, const llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" data-ref-filename="_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">collectVirtualRegUses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="40MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="40MI" data-ref-filename="40MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col1 decl" id="41LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="41LIS" data-ref-filename="41LIS">LIS</dfn>,</td></tr>
<tr><th id="215">215</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="42MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="42MRI" data-ref-filename="42MRI">MRI</dfn>) {</td></tr>
<tr><th id="216">216</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair" data-ref-filename="llvm..RegisterMaskPair">RegisterMaskPair</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="43Res" title='Res' data-type='SmallVector&lt;llvm::RegisterMaskPair, 8&gt;' data-ref="43Res" data-ref-filename="43Res">Res</dfn>;</td></tr>
<tr><th id="217">217</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="44MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="44MO" data-ref-filename="44MO">MO</dfn> : <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="218">218</th><td>    <b>if</b> (!<a class="local col4 ref" href="#44MO" title='MO' data-ref="44MO" data-ref-filename="44MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col4 ref" href="#44MO" title='MO' data-ref="44MO" data-ref-filename="44MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="219">219</th><td>      <b>continue</b>;</td></tr>
<tr><th id="220">220</th><td>    <b>if</b> (!<a class="local col4 ref" href="#44MO" title='MO' data-ref="44MO" data-ref-filename="44MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() || !<a class="local col4 ref" href="#44MO" title='MO' data-ref="44MO" data-ref-filename="44MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv" data-ref-filename="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="221">221</th><td>      <b>continue</b>;</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>    <em>auto</em> <em>const</em> <dfn class="local col5 decl" id="45UsedMask" title='UsedMask' data-type='const llvm::LaneBitmask' data-ref="45UsedMask" data-ref-filename="45UsedMask">UsedMask</dfn> = <a class="tu ref fn" href="#_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE" title='getUsedRegMask' data-use='c' data-ref="_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE" data-ref-filename="_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE">getUsedRegMask</a>(<a class="local col4 ref" href="#44MO" title='MO' data-ref="44MO" data-ref-filename="44MO">MO</a>, <a class="local col2 ref" href="#42MRI" title='MRI' data-ref="42MRI" data-ref-filename="42MRI">MRI</a>, <a class="local col1 ref" href="#41LIS" title='LIS' data-ref="41LIS" data-ref-filename="41LIS">LIS</a>);</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>    <em>auto</em> <dfn class="local col6 decl" id="46Reg" title='Reg' data-type='llvm::Register' data-ref="46Reg" data-ref-filename="46Reg">Reg</dfn> = <a class="local col4 ref" href="#44MO" title='MO' data-ref="44MO" data-ref-filename="44MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="226">226</th><td>    <em>auto</em> <dfn class="local col7 decl" id="47I" title='I' data-type='llvm::RegisterMaskPair *' data-ref="47I" data-ref-filename="47I">I</dfn> = <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-use='c' data-ref="_ZN4llvm7find_ifEOT_T0_" data-ref-filename="_ZN4llvm7find_ifEOT_T0_">find_if</a>(</td></tr>
<tr><th id="227">227</th><td>        <span class='refarg'><a class="local col3 ref" href="#43Res" title='Res' data-ref="43Res" data-ref-filename="43Res">Res</a></span>, [<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"><a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg" data-ref-filename="46Reg">Reg</a></a>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair" data-ref-filename="llvm..RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col8 decl" id="48RM" title='RM' data-type='const llvm::RegisterMaskPair &amp;' data-ref="48RM" data-ref-filename="48RM">RM</dfn>) { <b>return</b> <a class="local col8 ref" href="#48RM" title='RM' data-ref="48RM" data-ref-filename="48RM">RM</a>.<a class="ref field" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit" data-ref-filename="llvm..RegisterMaskPair..RegUnit">RegUnit</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg" data-ref-filename="46Reg">Reg</a>; });</td></tr>
<tr><th id="228">228</th><td>    <b>if</b> (<a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a> != <a class="local col3 ref" href="#43Res" title='Res' data-ref="43Res" data-ref-filename="43Res">Res</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>())</td></tr>
<tr><th id="229">229</th><td>      <a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask" data-ref-filename="llvm..RegisterMaskPair..LaneMask">LaneMask</a> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_" data-ref-filename="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#45UsedMask" title='UsedMask' data-ref="45UsedMask" data-ref-filename="45UsedMask">UsedMask</a>;</td></tr>
<tr><th id="230">230</th><td>    <b>else</b></td></tr>
<tr><th id="231">231</th><td>      <a class="local col3 ref" href="#43Res" title='Res' data-ref="43Res" data-ref-filename="43Res">Res</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair" data-ref-filename="llvm..RegisterMaskPair">RegisterMaskPair</a><a class="ref fn" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1ENS_8RegisterENS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1ENS_8RegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm16RegisterMaskPairC1ENS_8RegisterENS_11LaneBitmaskE">(</a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg" data-ref-filename="46Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#45UsedMask" title='UsedMask' data-ref="45UsedMask" data-ref-filename="45UsedMask">UsedMask</a>));</td></tr>
<tr><th id="232">232</th><td>  }</td></tr>
<tr><th id="233">233</th><td>  <b>return</b> <a class="local col3 ref" href="#43Res" title='Res' data-ref="43Res" data-ref-filename="43Res">Res</a>;</td></tr>
<tr><th id="234">234</th><td>}</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i>///////////////////////////////////////////////////////////////////////////////</i></td></tr>
<tr><th id="237">237</th><td><i>// GCNRPTracker</i></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::getLiveLaneMask' data-ref="_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">getLiveLaneMask</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="49Reg" title='Reg' data-type='unsigned int' data-ref="49Reg" data-ref-filename="49Reg">Reg</dfn>,</td></tr>
<tr><th id="240">240</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="50SI" title='SI' data-type='llvm::SlotIndex' data-ref="50SI" data-ref-filename="50SI">SI</dfn>,</td></tr>
<tr><th id="241">241</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col1 decl" id="51LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="51LIS" data-ref-filename="51LIS">LIS</dfn>,</td></tr>
<tr><th id="242">242</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="52MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="52MRI" data-ref-filename="52MRI">MRI</dfn>) {</td></tr>
<tr><th id="243">243</th><td>  <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a> <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev" data-ref-filename="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col3 decl" id="53LiveMask" title='LiveMask' data-type='llvm::LaneBitmask' data-ref="53LiveMask" data-ref-filename="53LiveMask">LiveMask</dfn>;</td></tr>
<tr><th id="244">244</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="54LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="54LI" data-ref-filename="54LI">LI</dfn> = <a class="local col1 ref" href="#51LIS" title='LIS' data-ref="51LIS" data-ref-filename="51LIS">LIS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZNK4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZNK4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#49Reg" title='Reg' data-ref="49Reg" data-ref-filename="49Reg">Reg</a>);</td></tr>
<tr><th id="245">245</th><td>  <b>if</b> (<a class="local col4 ref" href="#54LI" title='LI' data-ref="54LI" data-ref-filename="54LI">LI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv" data-ref-filename="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="246">246</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="55S" title='S' data-type='const llvm::LiveInterval::SubRange &amp;' data-ref="55S" data-ref-filename="55S">S</dfn> : <a class="local col4 ref" href="#54LI" title='LI' data-ref="54LI" data-ref-filename="54LI">LI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZNK4llvm12LiveInterval9subrangesEv" data-ref-filename="_ZNK4llvm12LiveInterval9subrangesEv">subranges</a>())</td></tr>
<tr><th id="247">247</th><td>      <b>if</b> (<a class="local col5 ref" href="#55S" title='S' data-ref="55S" data-ref-filename="55S">S</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" data-ref-filename="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#50SI" title='SI' data-ref="50SI" data-ref-filename="50SI">SI</a>)) {</td></tr>
<tr><th id="248">248</th><td>        <a class="local col3 ref" href="#53LiveMask" title='LiveMask' data-ref="53LiveMask" data-ref-filename="53LiveMask">LiveMask</a> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_" data-ref-filename="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#55S" title='S' data-ref="55S" data-ref-filename="55S">S</a>.<a class="ref field" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask" data-ref-filename="llvm..LiveInterval..SubRange..LaneMask">LaneMask</a>;</td></tr>
<tr><th id="249">249</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LiveMask &lt; MRI.getMaxLaneMaskForVReg(Reg) ||</td></tr>
<tr><th id="250">250</th><td>               LiveMask == MRI.getMaxLaneMaskForVReg(Reg));</td></tr>
<tr><th id="251">251</th><td>      }</td></tr>
<tr><th id="252">252</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#54LI" title='LI' data-ref="54LI" data-ref-filename="54LI">LI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" data-ref-filename="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#50SI" title='SI' data-ref="50SI" data-ref-filename="50SI">SI</a>)) {</td></tr>
<tr><th id="253">253</th><td>    <a class="local col3 ref" href="#53LiveMask" title='LiveMask' data-ref="53LiveMask" data-ref-filename="53LiveMask">LiveMask</a> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_" data-ref-filename="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="local col2 ref" href="#52MRI" title='MRI' data-ref="52MRI" data-ref-filename="52MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegENS_8RegisterE" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegENS_8RegisterE">getMaxLaneMaskForVReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#49Reg" title='Reg' data-ref="49Reg" data-ref-filename="49Reg">Reg</a>);</td></tr>
<tr><th id="254">254</th><td>  }</td></tr>
<tr><th id="255">255</th><td>  <b>return</b> <a class="local col3 ref" href="#53LiveMask" title='LiveMask' data-ref="53LiveMask" data-ref-filename="53LiveMask">LiveMask</a>;</td></tr>
<tr><th id="256">256</th><td>}</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker" data-ref-filename="llvm..GCNRPTracker">GCNRPTracker</a>::<a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet" data-ref-filename="llvm..GCNRPTracker..LiveRegSet">LiveRegSet</a> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm11getLiveRegsENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::getLiveRegs' data-ref="_ZN4llvm11getLiveRegsENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm11getLiveRegsENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">getLiveRegs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="56SI" title='SI' data-type='llvm::SlotIndex' data-ref="56SI" data-ref-filename="56SI">SI</dfn>,</td></tr>
<tr><th id="259">259</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col7 decl" id="57LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="57LIS" data-ref-filename="57LIS">LIS</dfn>,</td></tr>
<tr><th id="260">260</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="58MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="58MRI" data-ref-filename="58MRI">MRI</dfn>) {</td></tr>
<tr><th id="261">261</th><td>  <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker" data-ref-filename="llvm..GCNRPTracker">GCNRPTracker</a>::<a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet" data-ref-filename="llvm..GCNRPTracker..LiveRegSet">LiveRegSet</a> <a class="ref fn fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej" data-ref-filename="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col9 decl" id="59LiveRegs" title='LiveRegs' data-type='GCNRPTracker::LiveRegSet' data-ref="59LiveRegs" data-ref-filename="59LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="262">262</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="60I" title='I' data-type='unsigned int' data-ref="60I" data-ref-filename="60I">I</dfn> = <var>0</var>, <dfn class="local col1 decl" id="61E" title='E' data-type='unsigned int' data-ref="61E" data-ref-filename="61E">E</dfn> = <a class="local col8 ref" href="#58MRI" title='MRI' data-ref="58MRI" data-ref-filename="58MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a> != <a class="local col1 ref" href="#61E" title='E' data-ref="61E" data-ref-filename="61E">E</a>; ++<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a>) {</td></tr>
<tr><th id="263">263</th><td>    <em>auto</em> <dfn class="local col2 decl" id="62Reg" title='Reg' data-type='llvm::Register' data-ref="62Reg" data-ref-filename="62Reg">Reg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register13index2VirtRegEj" title='llvm::Register::index2VirtReg' data-ref="_ZN4llvm8Register13index2VirtRegEj" data-ref-filename="_ZN4llvm8Register13index2VirtRegEj">index2VirtReg</a>(<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a>);</td></tr>
<tr><th id="264">264</th><td>    <b>if</b> (!<a class="local col7 ref" href="#57LIS" title='LIS' data-ref="57LIS" data-ref-filename="57LIS">LIS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11hasIntervalENS_8RegisterE" title='llvm::LiveIntervals::hasInterval' data-ref="_ZNK4llvm13LiveIntervals11hasIntervalENS_8RegisterE" data-ref-filename="_ZNK4llvm13LiveIntervals11hasIntervalENS_8RegisterE">hasInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#62Reg" title='Reg' data-ref="62Reg" data-ref-filename="62Reg">Reg</a>))</td></tr>
<tr><th id="265">265</th><td>      <b>continue</b>;</td></tr>
<tr><th id="266">266</th><td>    <em>auto</em> <dfn class="local col3 decl" id="63LiveMask" title='LiveMask' data-type='llvm::LaneBitmask' data-ref="63LiveMask" data-ref-filename="63LiveMask">LiveMask</dfn> = <a class="ref fn" href="#_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::getLiveLaneMask' data-ref="_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">getLiveLaneMask</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#62Reg" title='Reg' data-ref="62Reg" data-ref-filename="62Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#56SI" title='SI' data-ref="56SI" data-ref-filename="56SI">SI</a>, <a class="local col7 ref" href="#57LIS" title='LIS' data-ref="57LIS" data-ref-filename="57LIS">LIS</a>, <a class="local col8 ref" href="#58MRI" title='MRI' data-ref="58MRI" data-ref-filename="58MRI">MRI</a>);</td></tr>
<tr><th id="267">267</th><td>    <b>if</b> (<a class="local col3 ref" href="#63LiveMask" title='LiveMask' data-ref="63LiveMask" data-ref-filename="63LiveMask">LiveMask</a>.<a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv" data-ref-filename="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="268">268</th><td>      <a class="local col9 ref" href="#59LiveRegs" title='LiveRegs' data-ref="59LiveRegs" data-ref-filename="59LiveRegs">LiveRegs</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#62Reg" title='Reg' data-ref="62Reg" data-ref-filename="62Reg">Reg</a>]</a> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col3 ref" href="#63LiveMask" title='LiveMask' data-ref="63LiveMask" data-ref-filename="63LiveMask">LiveMask</a>;</td></tr>
<tr><th id="269">269</th><td>  }</td></tr>
<tr><th id="270">270</th><td>  <b>return</b> <a class="local col9 ref" href="#59LiveRegs" title='LiveRegs' data-ref="59LiveRegs" data-ref-filename="59LiveRegs">LiveRegs</a>;</td></tr>
<tr><th id="271">271</th><td>}</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><em>void</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker" data-ref-filename="llvm..GCNRPTracker">GCNRPTracker</a>::<dfn class="decl def fn" id="_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb" title='llvm::GCNRPTracker::reset' data-ref="_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb" data-ref-filename="_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb">reset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="64MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="64MI" data-ref-filename="64MI">MI</dfn>,</td></tr>
<tr><th id="274">274</th><td>                         <em>const</em> <a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet" data-ref-filename="llvm..GCNRPTracker..LiveRegSet">LiveRegSet</a> *<dfn class="local col5 decl" id="65LiveRegsCopy" title='LiveRegsCopy' data-type='const llvm::GCNRPTracker::LiveRegSet *' data-ref="65LiveRegsCopy" data-ref-filename="65LiveRegsCopy">LiveRegsCopy</dfn>,</td></tr>
<tr><th id="275">275</th><td>                         <em>bool</em> <dfn class="local col6 decl" id="66After" title='After' data-type='bool' data-ref="66After" data-ref-filename="66After">After</dfn>) {</td></tr>
<tr><th id="276">276</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="67MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="67MF" data-ref-filename="67MF">MF</dfn> = *<a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI" data-ref-filename="64MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="277">277</th><td>  <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI" data-ref-filename="llvm..GCNRPTracker..MRI">MRI</a> = &amp;<a class="local col7 ref" href="#67MF" title='MF' data-ref="67MF" data-ref-filename="67MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="278">278</th><td>  <b>if</b> (<a class="local col5 ref" href="#65LiveRegsCopy" title='LiveRegsCopy' data-ref="65LiveRegsCopy" data-ref-filename="65LiveRegsCopy">LiveRegsCopy</a>) {</td></tr>
<tr><th id="279">279</th><td>    <b>if</b> (&amp;<a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs" data-ref-filename="llvm..GCNRPTracker..LiveRegs">LiveRegs</a> != <a class="local col5 ref" href="#65LiveRegsCopy" title='LiveRegsCopy' data-ref="65LiveRegsCopy" data-ref-filename="65LiveRegsCopy">LiveRegsCopy</a>)</td></tr>
<tr><th id="280">280</th><td>      <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs" data-ref-filename="llvm..GCNRPTracker..LiveRegs">LiveRegs</a> <a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapaSERKNS_8DenseMapIT_T0_T1_T2_EE" title='llvm::DenseMap::operator=' data-ref="_ZN4llvm8DenseMapaSERKNS_8DenseMapIT_T0_T1_T2_EE" data-ref-filename="_ZN4llvm8DenseMapaSERKNS_8DenseMapIT_T0_T1_T2_EE">=</a> *<a class="local col5 ref" href="#65LiveRegsCopy" title='LiveRegsCopy' data-ref="65LiveRegsCopy" data-ref-filename="65LiveRegsCopy">LiveRegsCopy</a>;</td></tr>
<tr><th id="281">281</th><td>  } <b>else</b> {</td></tr>
<tr><th id="282">282</th><td>    <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs" data-ref-filename="llvm..GCNRPTracker..LiveRegs">LiveRegs</a> <a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapaSEONS_8DenseMapIT_T0_T1_T2_EE" title='llvm::DenseMap::operator=' data-ref="_ZN4llvm8DenseMapaSEONS_8DenseMapIT_T0_T1_T2_EE" data-ref-filename="_ZN4llvm8DenseMapaSEONS_8DenseMapIT_T0_T1_T2_EE">=</a> <a class="local col6 ref" href="#66After" title='After' data-ref="66After" data-ref-filename="66After">After</a> ? <a class="ref fn" href="GCNRegPressure.h.html#_ZN4llvm16getLiveRegsAfterERKNS_12MachineInstrERKNS_13LiveIntervalsE" title='llvm::getLiveRegsAfter' data-ref="_ZN4llvm16getLiveRegsAfterERKNS_12MachineInstrERKNS_13LiveIntervalsE" data-ref-filename="_ZN4llvm16getLiveRegsAfterERKNS_12MachineInstrERKNS_13LiveIntervalsE">getLiveRegsAfter</a>(<a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI" data-ref-filename="64MI">MI</a>, <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LIS" title='llvm::GCNRPTracker::LIS' data-ref="llvm::GCNRPTracker::LIS" data-ref-filename="llvm..GCNRPTracker..LIS">LIS</a>)</td></tr>
<tr><th id="283">283</th><td>                     : <a class="ref fn" href="GCNRegPressure.h.html#_ZN4llvm17getLiveRegsBeforeERKNS_12MachineInstrERKNS_13LiveIntervalsE" title='llvm::getLiveRegsBefore' data-ref="_ZN4llvm17getLiveRegsBeforeERKNS_12MachineInstrERKNS_13LiveIntervalsE" data-ref-filename="_ZN4llvm17getLiveRegsBeforeERKNS_12MachineInstrERKNS_13LiveIntervalsE">getLiveRegsBefore</a>(<a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI" data-ref-filename="64MI">MI</a>, <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LIS" title='llvm::GCNRPTracker::LIS' data-ref="llvm::GCNRPTracker::LIS" data-ref-filename="llvm..GCNRPTracker..LIS">LIS</a>);</td></tr>
<tr><th id="284">284</th><td>  }</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure" data-ref-filename="llvm..GCNRPTracker..MaxPressure">MaxPressure</a> <a class="ref fn" href="GCNRegPressure.h.html#30" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSERKS0_" data-ref-filename="_ZN4llvm14GCNRegPressureaSERKS0_">=</a> <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure" data-ref-filename="llvm..GCNRPTracker..CurPressure">CurPressure</a> <a class="ref fn" href="GCNRegPressure.h.html#30" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSEOS0_" data-ref-filename="_ZN4llvm14GCNRegPressureaSEOS0_">=</a> <a class="ref fn" href="GCNRegPressure.h.html#_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_" title='llvm::getRegPressure' data-ref="_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_" data-ref-filename="_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_">getRegPressure</a>(*<a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI" data-ref-filename="llvm..GCNRPTracker..MRI">MRI</a>, <span class='refarg'><a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs" data-ref-filename="llvm..GCNRPTracker..LiveRegs">LiveRegs</a></span>);</td></tr>
<tr><th id="287">287</th><td>}</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><em>void</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNUpwardRPTracker" title='llvm::GCNUpwardRPTracker' data-ref="llvm::GCNUpwardRPTracker" data-ref-filename="llvm..GCNUpwardRPTracker">GCNUpwardRPTracker</a>::<dfn class="decl def fn" id="_ZN4llvm18GCNUpwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" title='llvm::GCNUpwardRPTracker::reset' data-ref="_ZN4llvm18GCNUpwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" data-ref-filename="_ZN4llvm18GCNUpwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE">reset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="68MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="68MI" data-ref-filename="68MI">MI</dfn>,</td></tr>
<tr><th id="290">290</th><td>                               <em>const</em> <a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet" data-ref-filename="llvm..GCNRPTracker..LiveRegSet">LiveRegSet</a> *<dfn class="local col9 decl" id="69LiveRegsCopy" title='LiveRegsCopy' data-type='const llvm::GCNRPTracker::LiveRegSet *' data-ref="69LiveRegsCopy" data-ref-filename="69LiveRegsCopy">LiveRegsCopy</dfn>) {</td></tr>
<tr><th id="291">291</th><td>  <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker" data-ref-filename="llvm..GCNRPTracker">GCNRPTracker</a>::<a class="member fn" href="#_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb" title='llvm::GCNRPTracker::reset' data-ref="_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb" data-ref-filename="_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb">reset</a>(<a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI" data-ref-filename="68MI">MI</a>, <a class="local col9 ref" href="#69LiveRegsCopy" title='LiveRegsCopy' data-ref="69LiveRegsCopy" data-ref-filename="69LiveRegsCopy">LiveRegsCopy</a>, <b>true</b>);</td></tr>
<tr><th id="292">292</th><td>}</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><em>void</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNUpwardRPTracker" title='llvm::GCNUpwardRPTracker' data-ref="llvm::GCNUpwardRPTracker" data-ref-filename="llvm..GCNUpwardRPTracker">GCNUpwardRPTracker</a>::<dfn class="decl def fn" id="_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE" title='llvm::GCNUpwardRPTracker::recede' data-ref="_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE">recede</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="70MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="70MI" data-ref-filename="70MI">MI</dfn>) {</td></tr>
<tr><th id="295">295</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI &amp;&amp; <q>"call reset first"</q>);</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LastTrackedMI" title='llvm::GCNRPTracker::LastTrackedMI' data-ref="llvm::GCNRPTracker::LastTrackedMI" data-ref-filename="llvm..GCNRPTracker..LastTrackedMI">LastTrackedMI</a> = &amp;<a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI" data-ref-filename="70MI">MI</a>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <b>if</b> (<a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI" data-ref-filename="70MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="300">300</th><td>    <b>return</b>;</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <em>auto</em> <em>const</em> <dfn class="local col1 decl" id="71RegUses" title='RegUses' data-type='const llvm::SmallVector&lt;llvm::RegisterMaskPair, 8&gt;' data-ref="71RegUses" data-ref-filename="71RegUses">RegUses</dfn> = <a class="tu ref fn" href="#_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='collectVirtualRegUses' data-use='c' data-ref="_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" data-ref-filename="_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">collectVirtualRegUses</a>(<a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI" data-ref-filename="70MI">MI</a>, <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LIS" title='llvm::GCNRPTracker::LIS' data-ref="llvm::GCNRPTracker::LIS" data-ref-filename="llvm..GCNRPTracker..LIS">LIS</a>, *<a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI" data-ref-filename="llvm..GCNRPTracker..MRI">MRI</a>);</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <i>// calc pressure at the MI (defs + uses)</i></td></tr>
<tr><th id="305">305</th><td>  <em>auto</em> <dfn class="local col2 decl" id="72AtMIPressure" title='AtMIPressure' data-type='llvm::GCNRegPressure' data-ref="72AtMIPressure" data-ref-filename="72AtMIPressure">AtMIPressure</dfn> = <a class="ref fn fake" href="GCNRegPressure.h.html#30" title='llvm::GCNRegPressure::GCNRegPressure' data-ref="_ZN4llvm14GCNRegPressureC1ERKS0_" data-ref-filename="_ZN4llvm14GCNRegPressureC1ERKS0_"></a><a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure" data-ref-filename="llvm..GCNRPTracker..CurPressure">CurPressure</a>;</td></tr>
<tr><th id="306">306</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="73U" title='U' data-type='const llvm::RegisterMaskPair &amp;' data-ref="73U" data-ref-filename="73U">U</dfn> : <a class="local col1 ref" href="#71RegUses" title='RegUses' data-ref="71RegUses" data-ref-filename="71RegUses">RegUses</a>) {</td></tr>
<tr><th id="307">307</th><td>    <em>auto</em> <dfn class="local col4 decl" id="74LiveMask" title='LiveMask' data-type='llvm::LaneBitmask' data-ref="74LiveMask" data-ref-filename="74LiveMask">LiveMask</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs" data-ref-filename="llvm..GCNRPTracker..LiveRegs">LiveRegs</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#73U" title='U' data-ref="73U" data-ref-filename="73U">U</a>.<a class="ref field" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit" data-ref-filename="llvm..RegisterMaskPair..RegUnit">RegUnit</a>]</a>;</td></tr>
<tr><th id="308">308</th><td>    <a class="local col2 ref" href="#72AtMIPressure" title='AtMIPressure' data-ref="72AtMIPressure" data-ref-filename="72AtMIPressure">AtMIPressure</a>.<a class="ref fn" href="#_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#73U" title='U' data-ref="73U" data-ref-filename="73U">U</a>.<a class="ref field" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit" data-ref-filename="llvm..RegisterMaskPair..RegUnit">RegUnit</a>, <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#74LiveMask" title='LiveMask' data-ref="74LiveMask" data-ref-filename="74LiveMask">LiveMask</a>, <a class="local col4 ref" href="#74LiveMask" title='LiveMask' data-ref="74LiveMask" data-ref-filename="74LiveMask">LiveMask</a> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_" data-ref-filename="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#73U" title='U' data-ref="73U" data-ref-filename="73U">U</a>.<a class="ref field" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask" data-ref-filename="llvm..RegisterMaskPair..LaneMask">LaneMask</a>, *<a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI" data-ref-filename="llvm..GCNRPTracker..MRI">MRI</a>);</td></tr>
<tr><th id="309">309</th><td>  }</td></tr>
<tr><th id="310">310</th><td>  <i>// update max pressure</i></td></tr>
<tr><th id="311">311</th><td>  <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure" data-ref-filename="llvm..GCNRPTracker..MaxPressure">MaxPressure</a> <a class="ref fn" href="GCNRegPressure.h.html#30" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSEOS0_" data-ref-filename="_ZN4llvm14GCNRegPressureaSEOS0_">=</a> <a class="ref fn" href="GCNRegPressure.h.html#_ZN4llvm3maxERKNS_14GCNRegPressureES2_" title='llvm::max' data-ref="_ZN4llvm3maxERKNS_14GCNRegPressureES2_" data-ref-filename="_ZN4llvm3maxERKNS_14GCNRegPressureES2_">max</a>(<a class="local col2 ref" href="#72AtMIPressure" title='AtMIPressure' data-ref="72AtMIPressure" data-ref-filename="72AtMIPressure">AtMIPressure</a>, <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure" data-ref-filename="llvm..GCNRPTracker..MaxPressure">MaxPressure</a>);</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="75MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="75MO" data-ref-filename="75MO">MO</dfn> : <a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI" data-ref-filename="70MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="314">314</th><td>    <b>if</b> (!<a class="local col5 ref" href="#75MO" title='MO' data-ref="75MO" data-ref-filename="75MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#75MO" title='MO' data-ref="75MO" data-ref-filename="75MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !<a class="local col5 ref" href="#75MO" title='MO' data-ref="75MO" data-ref-filename="75MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() || <a class="local col5 ref" href="#75MO" title='MO' data-ref="75MO" data-ref-filename="75MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="315">315</th><td>      <b>continue</b>;</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>    <em>auto</em> <dfn class="local col6 decl" id="76Reg" title='Reg' data-type='llvm::Register' data-ref="76Reg" data-ref-filename="76Reg">Reg</dfn> = <a class="local col5 ref" href="#75MO" title='MO' data-ref="75MO" data-ref-filename="75MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="318">318</th><td>    <em>auto</em> <dfn class="local col7 decl" id="77I" title='I' data-type='llvm::DenseMapIterator&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt;, false&gt;' data-ref="77I" data-ref-filename="77I">I</dfn> = <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs" data-ref-filename="llvm..GCNRPTracker..LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#76Reg" title='Reg' data-ref="76Reg" data-ref-filename="76Reg">Reg</a>);</td></tr>
<tr><th id="319">319</th><td>    <b>if</b> (<a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">==</a> <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs" data-ref-filename="llvm..GCNRPTracker..LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv" data-ref-filename="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="320">320</th><td>      <b>continue</b>;</td></tr>
<tr><th id="321">321</th><td>    <em>auto</em> &amp;<dfn class="local col8 decl" id="78LiveMask" title='LiveMask' data-type='llvm::LaneBitmask &amp;' data-ref="78LiveMask" data-ref-filename="78LiveMask">LiveMask</dfn> = <a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="322">322</th><td>    <em>auto</em> <dfn class="local col9 decl" id="79PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="79PrevMask" data-ref-filename="79PrevMask">PrevMask</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#78LiveMask" title='LiveMask' data-ref="78LiveMask" data-ref-filename="78LiveMask">LiveMask</a>;</td></tr>
<tr><th id="323">323</th><td>    <a class="local col8 ref" href="#78LiveMask" title='LiveMask' data-ref="78LiveMask" data-ref-filename="78LiveMask">LiveMask</a> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_" data-ref-filename="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv" data-ref-filename="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="tu ref fn" href="#_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE" title='getDefRegMask' data-use='c' data-ref="_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE">getDefRegMask</a>(<a class="local col5 ref" href="#75MO" title='MO' data-ref="75MO" data-ref-filename="75MO">MO</a>, *<a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI" data-ref-filename="llvm..GCNRPTracker..MRI">MRI</a>);</td></tr>
<tr><th id="324">324</th><td>    <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure" data-ref-filename="llvm..GCNRPTracker..CurPressure">CurPressure</a>.<a class="ref fn" href="#_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#76Reg" title='Reg' data-ref="76Reg" data-ref-filename="76Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#79PrevMask" title='PrevMask' data-ref="79PrevMask" data-ref-filename="79PrevMask">PrevMask</a>, <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#78LiveMask" title='LiveMask' data-ref="78LiveMask" data-ref-filename="78LiveMask">LiveMask</a>, *<a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI" data-ref-filename="llvm..GCNRPTracker..MRI">MRI</a>);</td></tr>
<tr><th id="325">325</th><td>    <b>if</b> (<a class="local col8 ref" href="#78LiveMask" title='LiveMask' data-ref="78LiveMask" data-ref-filename="78LiveMask">LiveMask</a>.<a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv" data-ref-filename="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="326">326</th><td>      <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs" data-ref-filename="llvm..GCNRPTracker..LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" data-ref-filename="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/DenseMap.h.html#1189" title='llvm::DenseMapIterator&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt;, false&gt;::DenseMapIterator' data-ref="_ZN4llvm16DenseMapIteratorIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EELb0EEC1ERKS7_" data-ref-filename="_ZN4llvm16DenseMapIteratorIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EELb0EEC1ERKS7_"></a><a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a>);</td></tr>
<tr><th id="327">327</th><td>  }</td></tr>
<tr><th id="328">328</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="80U" title='U' data-type='const llvm::RegisterMaskPair &amp;' data-ref="80U" data-ref-filename="80U">U</dfn> : <a class="local col1 ref" href="#71RegUses" title='RegUses' data-ref="71RegUses" data-ref-filename="71RegUses">RegUses</a>) {</td></tr>
<tr><th id="329">329</th><td>    <em>auto</em> &amp;<dfn class="local col1 decl" id="81LiveMask" title='LiveMask' data-type='llvm::LaneBitmask &amp;' data-ref="81LiveMask" data-ref-filename="81LiveMask">LiveMask</dfn> = <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs" data-ref-filename="llvm..GCNRPTracker..LiveRegs">LiveRegs</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#80U" title='U' data-ref="80U" data-ref-filename="80U">U</a>.<a class="ref field" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit" data-ref-filename="llvm..RegisterMaskPair..RegUnit">RegUnit</a>]</a>;</td></tr>
<tr><th id="330">330</th><td>    <em>auto</em> <dfn class="local col2 decl" id="82PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="82PrevMask" data-ref-filename="82PrevMask">PrevMask</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#81LiveMask" title='LiveMask' data-ref="81LiveMask" data-ref-filename="81LiveMask">LiveMask</a>;</td></tr>
<tr><th id="331">331</th><td>    <a class="local col1 ref" href="#81LiveMask" title='LiveMask' data-ref="81LiveMask" data-ref-filename="81LiveMask">LiveMask</a> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_" data-ref-filename="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#80U" title='U' data-ref="80U" data-ref-filename="80U">U</a>.<a class="ref field" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask" data-ref-filename="llvm..RegisterMaskPair..LaneMask">LaneMask</a>;</td></tr>
<tr><th id="332">332</th><td>    <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure" data-ref-filename="llvm..GCNRPTracker..CurPressure">CurPressure</a>.<a class="ref fn" href="#_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#80U" title='U' data-ref="80U" data-ref-filename="80U">U</a>.<a class="ref field" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit" data-ref-filename="llvm..RegisterMaskPair..RegUnit">RegUnit</a>, <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#82PrevMask" title='PrevMask' data-ref="82PrevMask" data-ref-filename="82PrevMask">PrevMask</a>, <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#81LiveMask" title='LiveMask' data-ref="81LiveMask" data-ref-filename="81LiveMask">LiveMask</a>, *<a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI" data-ref-filename="llvm..GCNRPTracker..MRI">MRI</a>);</td></tr>
<tr><th id="333">333</th><td>  }</td></tr>
<tr><th id="334">334</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(CurPressure == getRegPressure(*MRI, LiveRegs));</td></tr>
<tr><th id="335">335</th><td>}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><em>bool</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker" data-ref-filename="llvm..GCNDownwardRPTracker">GCNDownwardRPTracker</a>::<dfn class="decl def fn" id="_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" title='llvm::GCNDownwardRPTracker::reset' data-ref="_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" data-ref-filename="_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE">reset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="83MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="83MI" data-ref-filename="83MI">MI</dfn>,</td></tr>
<tr><th id="338">338</th><td>                                 <em>const</em> <a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet" data-ref-filename="llvm..GCNRPTracker..LiveRegSet">LiveRegSet</a> *<dfn class="local col4 decl" id="84LiveRegsCopy" title='LiveRegsCopy' data-type='const llvm::GCNRPTracker::LiveRegSet *' data-ref="84LiveRegsCopy" data-ref-filename="84LiveRegsCopy">LiveRegsCopy</dfn>) {</td></tr>
<tr><th id="339">339</th><td>  <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI" data-ref-filename="llvm..GCNRPTracker..MRI">MRI</a> = &amp;<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="340">340</th><td>  <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LastTrackedMI" title='llvm::GCNRPTracker::LastTrackedMI' data-ref="llvm::GCNRPTracker::LastTrackedMI" data-ref-filename="llvm..GCNRPTracker..LastTrackedMI">LastTrackedMI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="341">341</th><td>  <a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::MBBEnd" title='llvm::GCNDownwardRPTracker::MBBEnd' data-ref="llvm::GCNDownwardRPTracker::MBBEnd" data-ref-filename="llvm..GCNDownwardRPTracker..MBBEnd">MBBEnd</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="342">342</th><td>  <a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI" data-ref-filename="llvm..GCNDownwardRPTracker..NextMI">NextMI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a>&amp;<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a>;</td></tr>
<tr><th id="343">343</th><td>  <a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI" data-ref-filename="llvm..GCNDownwardRPTracker..NextMI">NextMI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm28skipDebugInstructionsForwardET_S0_" title='llvm::skipDebugInstructionsForward' data-ref="_ZN4llvm28skipDebugInstructionsForwardET_S0_" data-ref-filename="_ZN4llvm28skipDebugInstructionsForwardET_S0_">skipDebugInstructionsForward</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI" data-ref-filename="llvm..GCNDownwardRPTracker..NextMI">NextMI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::MBBEnd" title='llvm::GCNDownwardRPTracker::MBBEnd' data-ref="llvm::GCNDownwardRPTracker::MBBEnd" data-ref-filename="llvm..GCNDownwardRPTracker..MBBEnd">MBBEnd</a>);</td></tr>
<tr><th id="344">344</th><td>  <b>if</b> (<a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI" data-ref-filename="llvm..GCNDownwardRPTracker..NextMI">NextMI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::MBBEnd" title='llvm::GCNDownwardRPTracker::MBBEnd' data-ref="llvm::GCNDownwardRPTracker::MBBEnd" data-ref-filename="llvm..GCNDownwardRPTracker..MBBEnd">MBBEnd</a>)</td></tr>
<tr><th id="345">345</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="346">346</th><td>  <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker" data-ref-filename="llvm..GCNRPTracker">GCNRPTracker</a>::<a class="member fn" href="#_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb" title='llvm::GCNRPTracker::reset' data-ref="_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb" data-ref-filename="_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb">reset</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI" data-ref-filename="llvm..GCNDownwardRPTracker..NextMI">NextMI</a>, <a class="local col4 ref" href="#84LiveRegsCopy" title='LiveRegsCopy' data-ref="84LiveRegsCopy" data-ref-filename="84LiveRegsCopy">LiveRegsCopy</a>, <b>false</b>);</td></tr>
<tr><th id="347">347</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="348">348</th><td>}</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><em>bool</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker" data-ref-filename="llvm..GCNDownwardRPTracker">GCNDownwardRPTracker</a>::<dfn class="decl def fn" id="_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv" title='llvm::GCNDownwardRPTracker::advanceBeforeNext' data-ref="_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv" data-ref-filename="_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv">advanceBeforeNext</dfn>() {</td></tr>
<tr><th id="351">351</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI &amp;&amp; <q>"call reset first"</q>);</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI" data-ref-filename="llvm..GCNDownwardRPTracker..NextMI">NextMI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm28skipDebugInstructionsForwardET_S0_" title='llvm::skipDebugInstructionsForward' data-ref="_ZN4llvm28skipDebugInstructionsForwardET_S0_" data-ref-filename="_ZN4llvm28skipDebugInstructionsForwardET_S0_">skipDebugInstructionsForward</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI" data-ref-filename="llvm..GCNDownwardRPTracker..NextMI">NextMI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::MBBEnd" title='llvm::GCNDownwardRPTracker::MBBEnd' data-ref="llvm::GCNDownwardRPTracker::MBBEnd" data-ref-filename="llvm..GCNDownwardRPTracker..MBBEnd">MBBEnd</a>);</td></tr>
<tr><th id="354">354</th><td>  <b>if</b> (<a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI" data-ref-filename="llvm..GCNDownwardRPTracker..NextMI">NextMI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::MBBEnd" title='llvm::GCNDownwardRPTracker::MBBEnd' data-ref="llvm::GCNDownwardRPTracker::MBBEnd" data-ref-filename="llvm..GCNDownwardRPTracker..MBBEnd">MBBEnd</a>)</td></tr>
<tr><th id="355">355</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="85SI" title='SI' data-type='llvm::SlotIndex' data-ref="85SI" data-ref-filename="85SI">SI</dfn> = <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LIS" title='llvm::GCNRPTracker::LIS' data-ref="llvm::GCNRPTracker::LIS" data-ref-filename="llvm..GCNRPTracker..LIS">LIS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI" data-ref-filename="llvm..GCNDownwardRPTracker..NextMI">NextMI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv" data-ref-filename="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>();</td></tr>
<tr><th id="358">358</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SI.isValid());</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <i>// Remove dead registers or mask bits.</i></td></tr>
<tr><th id="361">361</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="86It" title='It' data-type='llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &amp;' data-ref="86It" data-ref-filename="86It">It</dfn> : <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs" data-ref-filename="llvm..GCNRPTracker..LiveRegs">LiveRegs</a>) {</td></tr>
<tr><th id="362">362</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a> &amp;<dfn class="local col7 decl" id="87LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="87LI" data-ref-filename="87LI">LI</dfn> = <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LIS" title='llvm::GCNRPTracker::LIS' data-ref="llvm::GCNRPTracker::LIS" data-ref-filename="llvm..GCNRPTracker..LIS">LIS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZNK4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZNK4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#86It" title='It' data-ref="86It" data-ref-filename="86It">It</a>.<span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>);</td></tr>
<tr><th id="363">363</th><td>    <b>if</b> (<a class="local col7 ref" href="#87LI" title='LI' data-ref="87LI" data-ref-filename="87LI">LI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv" data-ref-filename="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="364">364</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="88S" title='S' data-type='const llvm::LiveInterval::SubRange &amp;' data-ref="88S" data-ref-filename="88S">S</dfn> : <a class="local col7 ref" href="#87LI" title='LI' data-ref="87LI" data-ref-filename="87LI">LI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZNK4llvm12LiveInterval9subrangesEv" data-ref-filename="_ZNK4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="365">365</th><td>        <b>if</b> (!<a class="local col8 ref" href="#88S" title='S' data-ref="88S" data-ref-filename="88S">S</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" data-ref-filename="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#85SI" title='SI' data-ref="85SI" data-ref-filename="85SI">SI</a>)) {</td></tr>
<tr><th id="366">366</th><td>          <em>auto</em> <dfn class="local col9 decl" id="89PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="89PrevMask" data-ref-filename="89PrevMask">PrevMask</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#86It" title='It' data-ref="86It" data-ref-filename="86It">It</a>.<span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="367">367</th><td>          <a class="local col6 ref" href="#86It" title='It' data-ref="86It" data-ref-filename="86It">It</a>.<span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_" data-ref-filename="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv" data-ref-filename="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col8 ref" href="#88S" title='S' data-ref="88S" data-ref-filename="88S">S</a>.<a class="ref field" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask" data-ref-filename="llvm..LiveInterval..SubRange..LaneMask">LaneMask</a>;</td></tr>
<tr><th id="368">368</th><td>          <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure" data-ref-filename="llvm..GCNRPTracker..CurPressure">CurPressure</a>.<a class="ref fn" href="#_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</a>(<a class="local col6 ref" href="#86It" title='It' data-ref="86It" data-ref-filename="86It">It</a>.<span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>, <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#89PrevMask" title='PrevMask' data-ref="89PrevMask" data-ref-filename="89PrevMask">PrevMask</a>, <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#86It" title='It' data-ref="86It" data-ref-filename="86It">It</a>.<span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>, *<a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI" data-ref-filename="llvm..GCNRPTracker..MRI">MRI</a>);</td></tr>
<tr><th id="369">369</th><td>        }</td></tr>
<tr><th id="370">370</th><td>      }</td></tr>
<tr><th id="371">371</th><td>    } <b>else</b> <b>if</b> (!<a class="local col7 ref" href="#87LI" title='LI' data-ref="87LI" data-ref-filename="87LI">LI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" data-ref-filename="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#85SI" title='SI' data-ref="85SI" data-ref-filename="85SI">SI</a>)) {</td></tr>
<tr><th id="372">372</th><td>      <em>auto</em> <dfn class="local col0 decl" id="90PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="90PrevMask" data-ref-filename="90PrevMask">PrevMask</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#86It" title='It' data-ref="86It" data-ref-filename="86It">It</a>.<span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="373">373</th><td>      <a class="local col6 ref" href="#86It" title='It' data-ref="86It" data-ref-filename="86It">It</a>.<span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_" data-ref-filename="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a>::<a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv" data-ref-filename="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="374">374</th><td>      <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure" data-ref-filename="llvm..GCNRPTracker..CurPressure">CurPressure</a>.<a class="ref fn" href="#_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</a>(<a class="local col6 ref" href="#86It" title='It' data-ref="86It" data-ref-filename="86It">It</a>.<span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>, <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#90PrevMask" title='PrevMask' data-ref="90PrevMask" data-ref-filename="90PrevMask">PrevMask</a>, <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#86It" title='It' data-ref="86It" data-ref-filename="86It">It</a>.<span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>, *<a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI" data-ref-filename="llvm..GCNRPTracker..MRI">MRI</a>);</td></tr>
<tr><th id="375">375</th><td>    }</td></tr>
<tr><th id="376">376</th><td>    <b>if</b> (<a class="local col6 ref" href="#86It" title='It' data-ref="86It" data-ref-filename="86It">It</a>.<span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv" data-ref-filename="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="377">377</th><td>      <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs" data-ref-filename="llvm..GCNRPTracker..LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_" data-ref-filename="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col6 ref" href="#86It" title='It' data-ref="86It" data-ref-filename="86It">It</a>.<span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>);</td></tr>
<tr><th id="378">378</th><td>  }</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>  <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure" data-ref-filename="llvm..GCNRPTracker..MaxPressure">MaxPressure</a> <a class="ref fn" href="GCNRegPressure.h.html#30" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSEOS0_" data-ref-filename="_ZN4llvm14GCNRegPressureaSEOS0_">=</a> <a class="ref fn" href="GCNRegPressure.h.html#_ZN4llvm3maxERKNS_14GCNRegPressureES2_" title='llvm::max' data-ref="_ZN4llvm3maxERKNS_14GCNRegPressureES2_" data-ref-filename="_ZN4llvm3maxERKNS_14GCNRegPressureES2_">max</a>(<a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure" data-ref-filename="llvm..GCNRPTracker..MaxPressure">MaxPressure</a>, <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure" data-ref-filename="llvm..GCNRPTracker..CurPressure">CurPressure</a>);</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="383">383</th><td>}</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><em>void</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker" data-ref-filename="llvm..GCNDownwardRPTracker">GCNDownwardRPTracker</a>::<dfn class="decl def fn" id="_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv" title='llvm::GCNDownwardRPTracker::advanceToNext' data-ref="_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv" data-ref-filename="_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv">advanceToNext</dfn>() {</td></tr>
<tr><th id="386">386</th><td>  <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LastTrackedMI" title='llvm::GCNRPTracker::LastTrackedMI' data-ref="llvm::GCNRPTracker::LastTrackedMI" data-ref-filename="llvm..GCNRPTracker..LastTrackedMI">LastTrackedMI</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI" data-ref-filename="llvm..GCNDownwardRPTracker..NextMI">NextMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <i>// Add new registers or mask bits.</i></td></tr>
<tr><th id="389">389</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="91MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="91MO" data-ref-filename="91MO">MO</dfn> : <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LastTrackedMI" title='llvm::GCNRPTracker::LastTrackedMI' data-ref="llvm::GCNRPTracker::LastTrackedMI" data-ref-filename="llvm..GCNRPTracker..LastTrackedMI">LastTrackedMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="390">390</th><td>    <b>if</b> (!<a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO" data-ref-filename="91MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO" data-ref-filename="91MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="391">391</th><td>      <b>continue</b>;</td></tr>
<tr><th id="392">392</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="92Reg" title='Reg' data-type='llvm::Register' data-ref="92Reg" data-ref-filename="92Reg">Reg</dfn> = <a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO" data-ref-filename="91MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="393">393</th><td>    <b>if</b> (!<a class="local col2 ref" href="#92Reg" title='Reg' data-ref="92Reg" data-ref-filename="92Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="394">394</th><td>      <b>continue</b>;</td></tr>
<tr><th id="395">395</th><td>    <em>auto</em> &amp;<dfn class="local col3 decl" id="93LiveMask" title='LiveMask' data-type='llvm::LaneBitmask &amp;' data-ref="93LiveMask" data-ref-filename="93LiveMask">LiveMask</dfn> = <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs" data-ref-filename="llvm..GCNRPTracker..LiveRegs">LiveRegs</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#92Reg" title='Reg' data-ref="92Reg" data-ref-filename="92Reg">Reg</a>]</a>;</td></tr>
<tr><th id="396">396</th><td>    <em>auto</em> <dfn class="local col4 decl" id="94PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="94PrevMask" data-ref-filename="94PrevMask">PrevMask</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#93LiveMask" title='LiveMask' data-ref="93LiveMask" data-ref-filename="93LiveMask">LiveMask</a>;</td></tr>
<tr><th id="397">397</th><td>    <a class="local col3 ref" href="#93LiveMask" title='LiveMask' data-ref="93LiveMask" data-ref-filename="93LiveMask">LiveMask</a> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_" data-ref-filename="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="tu ref fn" href="#_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE" title='getDefRegMask' data-use='c' data-ref="_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE">getDefRegMask</a>(<a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO" data-ref-filename="91MO">MO</a>, *<a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI" data-ref-filename="llvm..GCNRPTracker..MRI">MRI</a>);</td></tr>
<tr><th id="398">398</th><td>    <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure" data-ref-filename="llvm..GCNRPTracker..CurPressure">CurPressure</a>.<a class="ref fn" href="#_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#92Reg" title='Reg' data-ref="92Reg" data-ref-filename="92Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#94PrevMask" title='PrevMask' data-ref="94PrevMask" data-ref-filename="94PrevMask">PrevMask</a>, <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#93LiveMask" title='LiveMask' data-ref="93LiveMask" data-ref-filename="93LiveMask">LiveMask</a>, *<a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI" data-ref-filename="llvm..GCNRPTracker..MRI">MRI</a>);</td></tr>
<tr><th id="399">399</th><td>  }</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure" data-ref-filename="llvm..GCNRPTracker..MaxPressure">MaxPressure</a> <a class="ref fn" href="GCNRegPressure.h.html#30" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSEOS0_" data-ref-filename="_ZN4llvm14GCNRegPressureaSEOS0_">=</a> <a class="ref fn" href="GCNRegPressure.h.html#_ZN4llvm3maxERKNS_14GCNRegPressureES2_" title='llvm::max' data-ref="_ZN4llvm3maxERKNS_14GCNRegPressureES2_" data-ref-filename="_ZN4llvm3maxERKNS_14GCNRegPressureES2_">max</a>(<a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure" data-ref-filename="llvm..GCNRPTracker..MaxPressure">MaxPressure</a>, <a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure" data-ref-filename="llvm..GCNRPTracker..CurPressure">CurPressure</a>);</td></tr>
<tr><th id="402">402</th><td>}</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><em>bool</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker" data-ref-filename="llvm..GCNDownwardRPTracker">GCNDownwardRPTracker</a>::<dfn class="decl def fn" id="_ZN4llvm20GCNDownwardRPTracker7advanceEv" title='llvm::GCNDownwardRPTracker::advance' data-ref="_ZN4llvm20GCNDownwardRPTracker7advanceEv" data-ref-filename="_ZN4llvm20GCNDownwardRPTracker7advanceEv">advance</dfn>() {</td></tr>
<tr><th id="405">405</th><td>  <i>// If we have just called reset live set is actual.</i></td></tr>
<tr><th id="406">406</th><td>  <b>if</b> ((<a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI" data-ref-filename="llvm..GCNDownwardRPTracker..NextMI">NextMI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::MBBEnd" title='llvm::GCNDownwardRPTracker::MBBEnd' data-ref="llvm::GCNDownwardRPTracker::MBBEnd" data-ref-filename="llvm..GCNDownwardRPTracker..MBBEnd">MBBEnd</a>) || (<a class="member field" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LastTrackedMI" title='llvm::GCNRPTracker::LastTrackedMI' data-ref="llvm::GCNRPTracker::LastTrackedMI" data-ref-filename="llvm..GCNRPTracker..LastTrackedMI">LastTrackedMI</a> &amp;&amp; !<a class="member fn" href="#_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv" title='llvm::GCNDownwardRPTracker::advanceBeforeNext' data-ref="_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv" data-ref-filename="_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv">advanceBeforeNext</a>()))</td></tr>
<tr><th id="407">407</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="408">408</th><td>  <a class="member fn" href="#_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv" title='llvm::GCNDownwardRPTracker::advanceToNext' data-ref="_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv" data-ref-filename="_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv">advanceToNext</a>();</td></tr>
<tr><th id="409">409</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="410">410</th><td>}</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><em>bool</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker" data-ref-filename="llvm..GCNDownwardRPTracker">GCNDownwardRPTracker</a>::<dfn class="decl def fn" id="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::GCNDownwardRPTracker::advance' data-ref="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">advance</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a> <dfn class="local col5 decl" id="95End" title='End' data-type='MachineBasicBlock::const_iterator' data-ref="95End" data-ref-filename="95End">End</dfn>) {</td></tr>
<tr><th id="413">413</th><td>  <b>while</b> (<a class="member field" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI" data-ref-filename="llvm..GCNDownwardRPTracker..NextMI">NextMI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#95End" title='End' data-ref="95End" data-ref-filename="95End">End</a>)</td></tr>
<tr><th id="414">414</th><td>    <b>if</b> (!<a class="member fn" href="#_ZN4llvm20GCNDownwardRPTracker7advanceEv" title='llvm::GCNDownwardRPTracker::advance' data-ref="_ZN4llvm20GCNDownwardRPTracker7advanceEv" data-ref-filename="_ZN4llvm20GCNDownwardRPTracker7advanceEv">advance</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="415">415</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="416">416</th><td>}</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><em>bool</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker" data-ref-filename="llvm..GCNDownwardRPTracker">GCNDownwardRPTracker</a>::<dfn class="decl def fn" id="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES4_PKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoI1923082" title='llvm::GCNDownwardRPTracker::advance' data-ref="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES4_PKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoI1923082" data-ref-filename="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES4_PKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoI1923082">advance</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a> <dfn class="local col6 decl" id="96Begin" title='Begin' data-type='MachineBasicBlock::const_iterator' data-ref="96Begin" data-ref-filename="96Begin">Begin</dfn>,</td></tr>
<tr><th id="419">419</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a> <dfn class="local col7 decl" id="97End" title='End' data-type='MachineBasicBlock::const_iterator' data-ref="97End" data-ref-filename="97End">End</dfn>,</td></tr>
<tr><th id="420">420</th><td>                                   <em>const</em> <a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet" data-ref-filename="llvm..GCNRPTracker..LiveRegSet">LiveRegSet</a> *<dfn class="local col8 decl" id="98LiveRegsCopy" title='LiveRegsCopy' data-type='const llvm::GCNRPTracker::LiveRegSet *' data-ref="98LiveRegsCopy" data-ref-filename="98LiveRegsCopy">LiveRegsCopy</dfn>) {</td></tr>
<tr><th id="421">421</th><td>  <a class="member fn" href="#_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" title='llvm::GCNDownwardRPTracker::reset' data-ref="_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" data-ref-filename="_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE">reset</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#96Begin" title='Begin' data-ref="96Begin" data-ref-filename="96Begin">Begin</a>, <a class="local col8 ref" href="#98LiveRegsCopy" title='LiveRegsCopy' data-ref="98LiveRegsCopy" data-ref-filename="98LiveRegsCopy">LiveRegsCopy</a>);</td></tr>
<tr><th id="422">422</th><td>  <b>return</b> <a class="member fn" href="#_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::GCNDownwardRPTracker::advance' data-ref="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">advance</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col7 ref" href="#97End" title='End' data-ref="97End" data-ref-filename="97End">End</a>);</td></tr>
<tr><th id="423">423</th><td>}</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><u>#<span data-ppcond="425">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="426">426</th><td>LLVM_DUMP_METHOD</td></tr>
<tr><th id="427">427</th><td><em>static</em> <em>void</em> reportMismatch(<em>const</em> GCNRPTracker::LiveRegSet &amp;LISLR,</td></tr>
<tr><th id="428">428</th><td>                           <em>const</em> GCNRPTracker::LiveRegSet &amp;TrackedLR,</td></tr>
<tr><th id="429">429</th><td>                           <em>const</em> TargetRegisterInfo *TRI) {</td></tr>
<tr><th id="430">430</th><td>  <b>for</b> (<em>auto</em> <em>const</em> &amp;P : TrackedLR) {</td></tr>
<tr><th id="431">431</th><td>    <em>auto</em> I = LISLR.find(P.first);</td></tr>
<tr><th id="432">432</th><td>    <b>if</b> (I == LISLR.end()) {</td></tr>
<tr><th id="433">433</th><td>      dbgs() &lt;&lt; <q>"  "</q> &lt;&lt; printReg(P.first, TRI)</td></tr>
<tr><th id="434">434</th><td>             &lt;&lt; <q>":L"</q> &lt;&lt; PrintLaneMask(P.second)</td></tr>
<tr><th id="435">435</th><td>             &lt;&lt; <q>" isn't found in LIS reported set\n"</q>;</td></tr>
<tr><th id="436">436</th><td>    }</td></tr>
<tr><th id="437">437</th><td>    <b>else</b> <b>if</b> (I-&gt;second != P.second) {</td></tr>
<tr><th id="438">438</th><td>      dbgs() &lt;&lt; <q>"  "</q> &lt;&lt; printReg(P.first, TRI)</td></tr>
<tr><th id="439">439</th><td>        &lt;&lt; <q>" masks doesn't match: LIS reported "</q></td></tr>
<tr><th id="440">440</th><td>        &lt;&lt; PrintLaneMask(I-&gt;second)</td></tr>
<tr><th id="441">441</th><td>        &lt;&lt; <q>", tracked "</q></td></tr>
<tr><th id="442">442</th><td>        &lt;&lt; PrintLaneMask(P.second)</td></tr>
<tr><th id="443">443</th><td>        &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="444">444</th><td>    }</td></tr>
<tr><th id="445">445</th><td>  }</td></tr>
<tr><th id="446">446</th><td>  <b>for</b> (<em>auto</em> <em>const</em> &amp;P : LISLR) {</td></tr>
<tr><th id="447">447</th><td>    <em>auto</em> I = TrackedLR.find(P.first);</td></tr>
<tr><th id="448">448</th><td>    <b>if</b> (I == TrackedLR.end()) {</td></tr>
<tr><th id="449">449</th><td>      dbgs() &lt;&lt; <q>"  "</q> &lt;&lt; printReg(P.first, TRI)</td></tr>
<tr><th id="450">450</th><td>             &lt;&lt; <q>":L"</q> &lt;&lt; PrintLaneMask(P.second)</td></tr>
<tr><th id="451">451</th><td>             &lt;&lt; <q>" isn't found in tracked set\n"</q>;</td></tr>
<tr><th id="452">452</th><td>    }</td></tr>
<tr><th id="453">453</th><td>  }</td></tr>
<tr><th id="454">454</th><td>}</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><em>bool</em> GCNUpwardRPTracker::isValid() <em>const</em> {</td></tr>
<tr><th id="457">457</th><td>  <em>const</em> <em>auto</em> &amp;SI = LIS.getInstructionIndex(*LastTrackedMI).getBaseIndex();</td></tr>
<tr><th id="458">458</th><td>  <em>const</em> <em>auto</em> LISLR = llvm::getLiveRegs(SI, LIS, *MRI);</td></tr>
<tr><th id="459">459</th><td>  <em>const</em> <em>auto</em> &amp;TrackedLR = LiveRegs;</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <b>if</b> (!isEqual(LISLR, TrackedLR)) {</td></tr>
<tr><th id="462">462</th><td>    dbgs() &lt;&lt; <q>"\nGCNUpwardRPTracker error: Tracked and"</q></td></tr>
<tr><th id="463">463</th><td>              <q>" LIS reported livesets mismatch:\n"</q>;</td></tr>
<tr><th id="464">464</th><td>    printLivesAt(SI, LIS, *MRI);</td></tr>
<tr><th id="465">465</th><td>    reportMismatch(LISLR, TrackedLR, MRI-&gt;getTargetRegisterInfo());</td></tr>
<tr><th id="466">466</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="467">467</th><td>  }</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <em>auto</em> LISPressure = getRegPressure(*MRI, LISLR);</td></tr>
<tr><th id="470">470</th><td>  <b>if</b> (LISPressure != CurPressure) {</td></tr>
<tr><th id="471">471</th><td>    dbgs() &lt;&lt; <q>"GCNUpwardRPTracker error: Pressure sets different\nTracked: "</q>;</td></tr>
<tr><th id="472">472</th><td>    CurPressure.print(dbgs());</td></tr>
<tr><th id="473">473</th><td>    dbgs() &lt;&lt; <q>"LIS rpt: "</q>;</td></tr>
<tr><th id="474">474</th><td>    LISPressure.print(dbgs());</td></tr>
<tr><th id="475">475</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="476">476</th><td>  }</td></tr>
<tr><th id="477">477</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="478">478</th><td>}</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><em>void</em> GCNRPTracker::printLiveRegs(raw_ostream &amp;OS, <em>const</em> LiveRegSet&amp; LiveRegs,</td></tr>
<tr><th id="481">481</th><td>                                 <em>const</em> MachineRegisterInfo &amp;MRI) {</td></tr>
<tr><th id="482">482</th><td>  <em>const</em> TargetRegisterInfo *TRI = MRI.getTargetRegisterInfo();</td></tr>
<tr><th id="483">483</th><td>  <b>for</b> (<em>unsigned</em> I = <var>0</var>, E = MRI.getNumVirtRegs(); I != E; ++I) {</td></tr>
<tr><th id="484">484</th><td>    <em>unsigned</em> Reg = Register::index2VirtReg(I);</td></tr>
<tr><th id="485">485</th><td>    <em>auto</em> It = LiveRegs.find(Reg);</td></tr>
<tr><th id="486">486</th><td>    <b>if</b> (It != LiveRegs.end() &amp;&amp; It-&gt;second.any())</td></tr>
<tr><th id="487">487</th><td>      OS &lt;&lt; <kbd>' '</kbd> &lt;&lt; printVRegOrUnit(Reg, TRI) &lt;&lt; <kbd>':'</kbd></td></tr>
<tr><th id="488">488</th><td>         &lt;&lt; PrintLaneMask(It-&gt;second);</td></tr>
<tr><th id="489">489</th><td>  }</td></tr>
<tr><th id="490">490</th><td>  OS &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="491">491</th><td>}</td></tr>
<tr><th id="492">492</th><td><u>#<span data-ppcond="425">endif</span></u></td></tr>
<tr><th id="493">493</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>