=== VPSRLW tests ===
  SRC     : 01 80 02 40 04 20 08 10 10 08 20 04 40 02 80 01 
  imm     : 1
  Expected: 00 40 01 20 02 10 04 08 08 04 10 02 20 01 c0 00 
  Actual  : 00 40 01 20 02 10 04 08 08 04 10 02 20 01 c0 00 
  [PASS] VPSRLW xmm, 1

  SRC     : 01 80 02 40 04 20 08 10 10 08 20 04 40 02 80 01 
  imm     : 2
  Expected: 00 20 00 10 01 08 02 04 04 02 08 01 90 00 60 00 
  Actual  : 00 20 00 10 01 08 02 04 04 02 08 01 90 00 60 00 
  [PASS] VPSRLW xmm, 2

  SRC     : 01 80 02 40 04 20 08 10 10 08 20 04 40 02 80 01 02 80 04 40 08 20 10 10 20 08 40 04 80 02 00 01 
  imm     : 3
  Expected: 00 10 00 08 00 04 01 02 02 01 84 00 48 00 30 00 01 40 02 20 04 10 08 08 10 04 20 02 40 01 80 00 
  Actual  : 00 10 00 08 00 04 01 02 02 01 84 00 48 00 30 00 00 10 00 08 01 04 02 02 04 01 88 00 50 00 20 00 
  [FAIL] VPSRLW ymm, 3

  SRC     : 01 80 02 40 04 20 08 10 10 08 20 04 40 02 80 01 
  imm     : 15
  Expected: 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSRLW xmm, 15

  SRC     : 01 80 02 40 04 20 08 10 10 08 20 04 40 02 80 01 02 80 04 40 08 20 10 10 20 08 40 04 80 02 00 01 
  imm     : 16
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSRLW ymm, 16

=== VPSRLW tests FAILED ===
