// Seed: 3787567500
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  wire id_19;
  wire id_20, id_21;
  wire id_22;
  wire id_23;
  wire id_24;
  wand id_25;
  wire id_26;
  assign id_24 = id_10;
  wire id_27;
  always @(posedge ~id_25 or posedge 1) force id_20 = id_16 ==? id_3;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output wor   id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5
  );
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
