# system info ADC on 2021.09.26.10:36:56
system_info:
name,value
DEVICE,10M50DAF484C7G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1632623785
#
#
# Files generated for ADC on 2021.09.26.10:36:56
files:
filepath,kind,attributes,module,is_top
simulation/ADC.vhd,VHDL,,ADC,true
simulation/submodules/ADC_ADC.vhd,VHDL,,ADC_ADC,false
simulation/submodules/ADC_AvalonBridge.vhd,VHDL,,ADC_AvalonBridge,false
simulation/submodules/ADC_PLL.vho,VHDL,,ADC_PLL,false
simulation/submodules/ADC_mm_interconnect_0.v,VERILOG,,ADC_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_modular_adc_control.v,VERILOG,,ADC_ADC_control_internal,false
simulation/submodules/altera_modular_adc_control_avrg_fifo.v,VERILOG,,ADC_ADC_control_internal,false
simulation/submodules/altera_modular_adc_control_fsm.v,VERILOG,,ADC_ADC_control_internal,false
simulation/submodules/chsel_code_converter_sw_to_hw.v,VERILOG,,ADC_ADC_control_internal,false
simulation/submodules/fiftyfivenm_adcblock_primitive_wrapper.v,VERILOG,,ADC_ADC_control_internal,false
simulation/submodules/fiftyfivenm_adcblock_top_wrapper.v,VERILOG,,ADC_ADC_control_internal,false
simulation/submodules/altera_modular_adc_sequencer.v,VERILOG,,ADC_ADC_sequencer_internal,false
simulation/submodules/altera_modular_adc_sequencer_csr.v,VERILOG,,ADC_ADC_sequencer_internal,false
simulation/submodules/altera_modular_adc_sequencer_ctrl.v,VERILOG,,ADC_ADC_sequencer_internal,false
simulation/submodules/altera_modular_adc_sample_store.v,VERILOG,,ADC_ADC_sample_store_internal,false
simulation/submodules/altera_modular_adc_sample_store_ram.v,VERILOG,,ADC_ADC_sample_store_internal,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/ADC_AvalonBridge_timing_adt.sv,SYSTEM_VERILOG,,ADC_AvalonBridge_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/ADC_AvalonBridge_b2p_adapter.sv,SYSTEM_VERILOG,,ADC_AvalonBridge_b2p_adapter,false
simulation/submodules/ADC_AvalonBridge_p2b_adapter.sv,SYSTEM_VERILOG,,ADC_AvalonBridge_p2b_adapter,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/ADC_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,ADC_mm_interconnect_0_router,false
simulation/submodules/ADC_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,ADC_mm_interconnect_0_router_001,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/ADC_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,ADC_mm_interconnect_0_cmd_demux,false
simulation/submodules/ADC_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,ADC_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ADC_mm_interconnect_0_cmd_mux,false
simulation/submodules/ADC_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,ADC_mm_interconnect_0_rsp_demux,false
simulation/submodules/ADC_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,ADC_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ADC_mm_interconnect_0_rsp_mux,false
simulation/submodules/ADC_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,ADC_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ADC.ADC,ADC_ADC
ADC.ADC.control_internal,ADC_ADC_control_internal
ADC.ADC.sequencer_internal,ADC_ADC_sequencer_internal
ADC.ADC.sample_store_internal,ADC_ADC_sample_store_internal
ADC.AvalonBridge,ADC_AvalonBridge
ADC.AvalonBridge.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
ADC.AvalonBridge.timing_adt,ADC_AvalonBridge_timing_adt
ADC.AvalonBridge.fifo,altera_avalon_sc_fifo
ADC.AvalonBridge.b2p,altera_avalon_st_bytes_to_packets
ADC.AvalonBridge.p2b,altera_avalon_st_packets_to_bytes
ADC.AvalonBridge.transacto,altera_avalon_packets_to_master
ADC.AvalonBridge.b2p_adapter,ADC_AvalonBridge_b2p_adapter
ADC.AvalonBridge.p2b_adapter,ADC_AvalonBridge_p2b_adapter
ADC.AvalonBridge.rst_controller,altera_reset_controller
ADC.PLL,ADC_PLL
ADC.mm_interconnect_0,ADC_mm_interconnect_0
ADC.mm_interconnect_0.AvalonBridge_master_translator,altera_merlin_master_translator
ADC.mm_interconnect_0.ADC_sample_store_csr_translator,altera_merlin_slave_translator
ADC.mm_interconnect_0.ADC_sequencer_csr_translator,altera_merlin_slave_translator
ADC.mm_interconnect_0.AvalonBridge_master_agent,altera_merlin_master_agent
ADC.mm_interconnect_0.ADC_sample_store_csr_agent,altera_merlin_slave_agent
ADC.mm_interconnect_0.ADC_sequencer_csr_agent,altera_merlin_slave_agent
ADC.mm_interconnect_0.ADC_sample_store_csr_agent_rsp_fifo,altera_avalon_sc_fifo
ADC.mm_interconnect_0.ADC_sequencer_csr_agent_rsp_fifo,altera_avalon_sc_fifo
ADC.mm_interconnect_0.router,ADC_mm_interconnect_0_router
ADC.mm_interconnect_0.router_001,ADC_mm_interconnect_0_router_001
ADC.mm_interconnect_0.router_002,ADC_mm_interconnect_0_router_001
ADC.mm_interconnect_0.AvalonBridge_master_limiter,altera_merlin_traffic_limiter
ADC.mm_interconnect_0.cmd_demux,ADC_mm_interconnect_0_cmd_demux
ADC.mm_interconnect_0.cmd_mux,ADC_mm_interconnect_0_cmd_mux
ADC.mm_interconnect_0.cmd_mux_001,ADC_mm_interconnect_0_cmd_mux
ADC.mm_interconnect_0.rsp_demux,ADC_mm_interconnect_0_rsp_demux
ADC.mm_interconnect_0.rsp_demux_001,ADC_mm_interconnect_0_rsp_demux
ADC.mm_interconnect_0.rsp_mux,ADC_mm_interconnect_0_rsp_mux
ADC.mm_interconnect_0.avalon_st_adapter,ADC_mm_interconnect_0_avalon_st_adapter
ADC.mm_interconnect_0.avalon_st_adapter.error_adapter_0,ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ADC.mm_interconnect_0.avalon_st_adapter_001,ADC_mm_interconnect_0_avalon_st_adapter
ADC.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ADC.rst_controller,altera_reset_controller
