Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 28 14:08:40 2024
| Host         : hiccup running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     90.817        0.000                      0                  782        0.037        0.000                      0                  782        3.750        0.000                       0                   409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        90.817        0.000                      0                  782        0.037        0.000                      0                  782        3.750        0.000                       0                   409  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       90.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.817ns  (required time - arrival time)
  Source:                 nolabel_line28/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line28/current_clk_cycles_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 8.532ns (93.844%)  route 0.560ns (6.156%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 104.850 - 100.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.626     5.147    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line28/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.153    nolabel_line28/current_clk_cycles_reg[1]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.827 r  nolabel_line28/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.827    nolabel_line28/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  nolabel_line28/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    nolabel_line28/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  nolabel_line28/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    nolabel_line28/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  nolabel_line28/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    nolabel_line28/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  nolabel_line28/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    nolabel_line28/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  nolabel_line28/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    nolabel_line28/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  nolabel_line28/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    nolabel_line28/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  nolabel_line28/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    nolabel_line28/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  nolabel_line28/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    nolabel_line28/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  nolabel_line28/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    nolabel_line28/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  nolabel_line28/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.967    nolabel_line28/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  nolabel_line28/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.081    nolabel_line28/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  nolabel_line28/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    nolabel_line28/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  nolabel_line28/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.309    nolabel_line28/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  nolabel_line28/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    nolabel_line28/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  nolabel_line28/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    nolabel_line28/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  nolabel_line28/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    nolabel_line28/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  nolabel_line28/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.765    nolabel_line28/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  nolabel_line28/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line28/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line28/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.994    nolabel_line28/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  nolabel_line28/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    nolabel_line28/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  nolabel_line28/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.222    nolabel_line28/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  nolabel_line28/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.336    nolabel_line28/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  nolabel_line28/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.450    nolabel_line28/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  nolabel_line28/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.564    nolabel_line28/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.678 r  nolabel_line28/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.678    nolabel_line28/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.792 r  nolabel_line28/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.792    nolabel_line28/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.906 r  nolabel_line28/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    nolabel_line28/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  nolabel_line28/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    nolabel_line28/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  nolabel_line28/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    nolabel_line28/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  nolabel_line28/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    nolabel_line28/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  nolabel_line28/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    nolabel_line28/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  nolabel_line28/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    nolabel_line28/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  nolabel_line28/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.590    nolabel_line28/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.704 r  nolabel_line28/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    nolabel_line28/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.818 r  nolabel_line28/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    nolabel_line28/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  nolabel_line28/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    nolabel_line28/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  nolabel_line28/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    nolabel_line28/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  nolabel_line28/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    nolabel_line28/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  nolabel_line28/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    nolabel_line28/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  nolabel_line28/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.388    nolabel_line28/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  nolabel_line28/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.502    nolabel_line28/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  nolabel_line28/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.616    nolabel_line28/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  nolabel_line28/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.730    nolabel_line28/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.844 r  nolabel_line28/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.853    nolabel_line28/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  nolabel_line28/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.967    nolabel_line28/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.081 r  nolabel_line28/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    nolabel_line28/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  nolabel_line28/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    nolabel_line28/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  nolabel_line28/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    nolabel_line28/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  nolabel_line28/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    nolabel_line28/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  nolabel_line28/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    nolabel_line28/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  nolabel_line28/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    nolabel_line28/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.765 r  nolabel_line28/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.765    nolabel_line28/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.879 r  nolabel_line28/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.879    nolabel_line28/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.993 r  nolabel_line28/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.993    nolabel_line28/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.107 r  nolabel_line28/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.107    nolabel_line28/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  nolabel_line28/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.221    nolabel_line28/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.335 r  nolabel_line28/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.335    nolabel_line28/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.449 r  nolabel_line28/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.449    nolabel_line28/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  nolabel_line28/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.563    nolabel_line28/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  nolabel_line28/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    nolabel_line28/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  nolabel_line28/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    nolabel_line28/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  nolabel_line28/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.905    nolabel_line28/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.239 r  nolabel_line28/current_clk_cycles_reg[252]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.239    nolabel_line28/current_clk_cycles_reg[252]_i_1_n_6
    SLICE_X62Y93         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.509   104.850    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[253]/C
                         clock pessimism              0.180   105.030    
                         clock uncertainty           -0.035   104.994    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)        0.062   105.056    nolabel_line28/current_clk_cycles_reg[253]
  -------------------------------------------------------------------
                         required time                        105.056    
                         arrival time                         -14.239    
  -------------------------------------------------------------------
                         slack                                 90.817    

Slack (MET) :             90.838ns  (required time - arrival time)
  Source:                 nolabel_line28/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line28/current_clk_cycles_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 8.511ns (93.830%)  route 0.560ns (6.170%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 104.850 - 100.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.626     5.147    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line28/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.153    nolabel_line28/current_clk_cycles_reg[1]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.827 r  nolabel_line28/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.827    nolabel_line28/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  nolabel_line28/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    nolabel_line28/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  nolabel_line28/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    nolabel_line28/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  nolabel_line28/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    nolabel_line28/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  nolabel_line28/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    nolabel_line28/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  nolabel_line28/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    nolabel_line28/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  nolabel_line28/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    nolabel_line28/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  nolabel_line28/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    nolabel_line28/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  nolabel_line28/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    nolabel_line28/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  nolabel_line28/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    nolabel_line28/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  nolabel_line28/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.967    nolabel_line28/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  nolabel_line28/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.081    nolabel_line28/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  nolabel_line28/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    nolabel_line28/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  nolabel_line28/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.309    nolabel_line28/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  nolabel_line28/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    nolabel_line28/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  nolabel_line28/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    nolabel_line28/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  nolabel_line28/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    nolabel_line28/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  nolabel_line28/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.765    nolabel_line28/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  nolabel_line28/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line28/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line28/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.994    nolabel_line28/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  nolabel_line28/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    nolabel_line28/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  nolabel_line28/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.222    nolabel_line28/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  nolabel_line28/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.336    nolabel_line28/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  nolabel_line28/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.450    nolabel_line28/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  nolabel_line28/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.564    nolabel_line28/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.678 r  nolabel_line28/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.678    nolabel_line28/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.792 r  nolabel_line28/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.792    nolabel_line28/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.906 r  nolabel_line28/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    nolabel_line28/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  nolabel_line28/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    nolabel_line28/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  nolabel_line28/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    nolabel_line28/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  nolabel_line28/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    nolabel_line28/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  nolabel_line28/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    nolabel_line28/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  nolabel_line28/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    nolabel_line28/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  nolabel_line28/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.590    nolabel_line28/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.704 r  nolabel_line28/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    nolabel_line28/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.818 r  nolabel_line28/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    nolabel_line28/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  nolabel_line28/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    nolabel_line28/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  nolabel_line28/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    nolabel_line28/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  nolabel_line28/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    nolabel_line28/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  nolabel_line28/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    nolabel_line28/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  nolabel_line28/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.388    nolabel_line28/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  nolabel_line28/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.502    nolabel_line28/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  nolabel_line28/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.616    nolabel_line28/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  nolabel_line28/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.730    nolabel_line28/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.844 r  nolabel_line28/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.853    nolabel_line28/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  nolabel_line28/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.967    nolabel_line28/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.081 r  nolabel_line28/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    nolabel_line28/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  nolabel_line28/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    nolabel_line28/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  nolabel_line28/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    nolabel_line28/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  nolabel_line28/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    nolabel_line28/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  nolabel_line28/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    nolabel_line28/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  nolabel_line28/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    nolabel_line28/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.765 r  nolabel_line28/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.765    nolabel_line28/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.879 r  nolabel_line28/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.879    nolabel_line28/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.993 r  nolabel_line28/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.993    nolabel_line28/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.107 r  nolabel_line28/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.107    nolabel_line28/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  nolabel_line28/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.221    nolabel_line28/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.335 r  nolabel_line28/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.335    nolabel_line28/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.449 r  nolabel_line28/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.449    nolabel_line28/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  nolabel_line28/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.563    nolabel_line28/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  nolabel_line28/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    nolabel_line28/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  nolabel_line28/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    nolabel_line28/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  nolabel_line28/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.905    nolabel_line28/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.218 r  nolabel_line28/current_clk_cycles_reg[252]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.218    nolabel_line28/current_clk_cycles_reg[252]_i_1_n_4
    SLICE_X62Y93         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.509   104.850    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[255]/C
                         clock pessimism              0.180   105.030    
                         clock uncertainty           -0.035   104.994    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)        0.062   105.056    nolabel_line28/current_clk_cycles_reg[255]
  -------------------------------------------------------------------
                         required time                        105.056    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                 90.838    

Slack (MET) :             90.912ns  (required time - arrival time)
  Source:                 nolabel_line28/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line28/current_clk_cycles_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 8.437ns (93.779%)  route 0.560ns (6.221%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 104.850 - 100.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.626     5.147    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line28/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.153    nolabel_line28/current_clk_cycles_reg[1]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.827 r  nolabel_line28/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.827    nolabel_line28/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  nolabel_line28/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    nolabel_line28/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  nolabel_line28/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    nolabel_line28/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  nolabel_line28/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    nolabel_line28/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  nolabel_line28/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    nolabel_line28/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  nolabel_line28/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    nolabel_line28/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  nolabel_line28/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    nolabel_line28/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  nolabel_line28/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    nolabel_line28/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  nolabel_line28/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    nolabel_line28/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  nolabel_line28/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    nolabel_line28/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  nolabel_line28/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.967    nolabel_line28/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  nolabel_line28/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.081    nolabel_line28/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  nolabel_line28/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    nolabel_line28/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  nolabel_line28/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.309    nolabel_line28/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  nolabel_line28/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    nolabel_line28/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  nolabel_line28/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    nolabel_line28/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  nolabel_line28/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    nolabel_line28/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  nolabel_line28/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.765    nolabel_line28/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  nolabel_line28/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line28/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line28/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.994    nolabel_line28/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  nolabel_line28/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    nolabel_line28/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  nolabel_line28/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.222    nolabel_line28/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  nolabel_line28/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.336    nolabel_line28/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  nolabel_line28/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.450    nolabel_line28/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  nolabel_line28/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.564    nolabel_line28/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.678 r  nolabel_line28/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.678    nolabel_line28/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.792 r  nolabel_line28/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.792    nolabel_line28/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.906 r  nolabel_line28/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    nolabel_line28/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  nolabel_line28/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    nolabel_line28/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  nolabel_line28/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    nolabel_line28/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  nolabel_line28/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    nolabel_line28/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  nolabel_line28/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    nolabel_line28/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  nolabel_line28/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    nolabel_line28/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  nolabel_line28/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.590    nolabel_line28/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.704 r  nolabel_line28/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    nolabel_line28/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.818 r  nolabel_line28/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    nolabel_line28/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  nolabel_line28/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    nolabel_line28/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  nolabel_line28/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    nolabel_line28/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  nolabel_line28/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    nolabel_line28/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  nolabel_line28/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    nolabel_line28/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  nolabel_line28/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.388    nolabel_line28/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  nolabel_line28/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.502    nolabel_line28/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  nolabel_line28/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.616    nolabel_line28/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  nolabel_line28/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.730    nolabel_line28/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.844 r  nolabel_line28/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.853    nolabel_line28/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  nolabel_line28/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.967    nolabel_line28/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.081 r  nolabel_line28/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    nolabel_line28/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  nolabel_line28/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    nolabel_line28/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  nolabel_line28/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    nolabel_line28/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  nolabel_line28/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    nolabel_line28/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  nolabel_line28/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    nolabel_line28/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  nolabel_line28/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    nolabel_line28/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.765 r  nolabel_line28/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.765    nolabel_line28/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.879 r  nolabel_line28/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.879    nolabel_line28/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.993 r  nolabel_line28/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.993    nolabel_line28/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.107 r  nolabel_line28/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.107    nolabel_line28/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  nolabel_line28/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.221    nolabel_line28/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.335 r  nolabel_line28/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.335    nolabel_line28/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.449 r  nolabel_line28/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.449    nolabel_line28/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  nolabel_line28/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.563    nolabel_line28/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  nolabel_line28/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    nolabel_line28/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  nolabel_line28/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    nolabel_line28/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  nolabel_line28/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.905    nolabel_line28/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.144 r  nolabel_line28/current_clk_cycles_reg[252]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.144    nolabel_line28/current_clk_cycles_reg[252]_i_1_n_5
    SLICE_X62Y93         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.509   104.850    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[254]/C
                         clock pessimism              0.180   105.030    
                         clock uncertainty           -0.035   104.994    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)        0.062   105.056    nolabel_line28/current_clk_cycles_reg[254]
  -------------------------------------------------------------------
                         required time                        105.056    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                 90.912    

Slack (MET) :             90.928ns  (required time - arrival time)
  Source:                 nolabel_line28/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line28/current_clk_cycles_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 8.421ns (93.768%)  route 0.560ns (6.232%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 104.850 - 100.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.626     5.147    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line28/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.153    nolabel_line28/current_clk_cycles_reg[1]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.827 r  nolabel_line28/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.827    nolabel_line28/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  nolabel_line28/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    nolabel_line28/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  nolabel_line28/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    nolabel_line28/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  nolabel_line28/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    nolabel_line28/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  nolabel_line28/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    nolabel_line28/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  nolabel_line28/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    nolabel_line28/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  nolabel_line28/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    nolabel_line28/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  nolabel_line28/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    nolabel_line28/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  nolabel_line28/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    nolabel_line28/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  nolabel_line28/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    nolabel_line28/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  nolabel_line28/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.967    nolabel_line28/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  nolabel_line28/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.081    nolabel_line28/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  nolabel_line28/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    nolabel_line28/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  nolabel_line28/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.309    nolabel_line28/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  nolabel_line28/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    nolabel_line28/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  nolabel_line28/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    nolabel_line28/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  nolabel_line28/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    nolabel_line28/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  nolabel_line28/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.765    nolabel_line28/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  nolabel_line28/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line28/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line28/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.994    nolabel_line28/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  nolabel_line28/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    nolabel_line28/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  nolabel_line28/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.222    nolabel_line28/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  nolabel_line28/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.336    nolabel_line28/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  nolabel_line28/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.450    nolabel_line28/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  nolabel_line28/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.564    nolabel_line28/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.678 r  nolabel_line28/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.678    nolabel_line28/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.792 r  nolabel_line28/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.792    nolabel_line28/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.906 r  nolabel_line28/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    nolabel_line28/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  nolabel_line28/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    nolabel_line28/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  nolabel_line28/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    nolabel_line28/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  nolabel_line28/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    nolabel_line28/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  nolabel_line28/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    nolabel_line28/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  nolabel_line28/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    nolabel_line28/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  nolabel_line28/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.590    nolabel_line28/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.704 r  nolabel_line28/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    nolabel_line28/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.818 r  nolabel_line28/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    nolabel_line28/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  nolabel_line28/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    nolabel_line28/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  nolabel_line28/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    nolabel_line28/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  nolabel_line28/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    nolabel_line28/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  nolabel_line28/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    nolabel_line28/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  nolabel_line28/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.388    nolabel_line28/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  nolabel_line28/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.502    nolabel_line28/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  nolabel_line28/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.616    nolabel_line28/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  nolabel_line28/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.730    nolabel_line28/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.844 r  nolabel_line28/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.853    nolabel_line28/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  nolabel_line28/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.967    nolabel_line28/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.081 r  nolabel_line28/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    nolabel_line28/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  nolabel_line28/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    nolabel_line28/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  nolabel_line28/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    nolabel_line28/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  nolabel_line28/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    nolabel_line28/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  nolabel_line28/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    nolabel_line28/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  nolabel_line28/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    nolabel_line28/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.765 r  nolabel_line28/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.765    nolabel_line28/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.879 r  nolabel_line28/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.879    nolabel_line28/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.993 r  nolabel_line28/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.993    nolabel_line28/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.107 r  nolabel_line28/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.107    nolabel_line28/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  nolabel_line28/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.221    nolabel_line28/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.335 r  nolabel_line28/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.335    nolabel_line28/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.449 r  nolabel_line28/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.449    nolabel_line28/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  nolabel_line28/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.563    nolabel_line28/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  nolabel_line28/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    nolabel_line28/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  nolabel_line28/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    nolabel_line28/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  nolabel_line28/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.905    nolabel_line28/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.128 r  nolabel_line28/current_clk_cycles_reg[252]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.128    nolabel_line28/current_clk_cycles_reg[252]_i_1_n_7
    SLICE_X62Y93         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.509   104.850    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[252]/C
                         clock pessimism              0.180   105.030    
                         clock uncertainty           -0.035   104.994    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)        0.062   105.056    nolabel_line28/current_clk_cycles_reg[252]
  -------------------------------------------------------------------
                         required time                        105.056    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                 90.928    

Slack (MET) :             90.930ns  (required time - arrival time)
  Source:                 nolabel_line28/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line28/current_clk_cycles_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 8.418ns (93.766%)  route 0.560ns (6.234%))
  Logic Levels:           63  (CARRY4=63)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 104.849 - 100.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.626     5.147    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line28/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.153    nolabel_line28/current_clk_cycles_reg[1]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.827 r  nolabel_line28/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.827    nolabel_line28/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  nolabel_line28/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    nolabel_line28/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  nolabel_line28/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    nolabel_line28/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  nolabel_line28/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    nolabel_line28/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  nolabel_line28/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    nolabel_line28/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  nolabel_line28/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    nolabel_line28/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  nolabel_line28/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    nolabel_line28/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  nolabel_line28/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    nolabel_line28/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  nolabel_line28/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    nolabel_line28/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  nolabel_line28/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    nolabel_line28/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  nolabel_line28/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.967    nolabel_line28/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  nolabel_line28/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.081    nolabel_line28/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  nolabel_line28/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    nolabel_line28/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  nolabel_line28/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.309    nolabel_line28/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  nolabel_line28/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    nolabel_line28/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  nolabel_line28/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    nolabel_line28/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  nolabel_line28/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    nolabel_line28/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  nolabel_line28/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.765    nolabel_line28/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  nolabel_line28/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line28/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line28/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.994    nolabel_line28/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  nolabel_line28/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    nolabel_line28/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  nolabel_line28/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.222    nolabel_line28/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  nolabel_line28/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.336    nolabel_line28/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  nolabel_line28/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.450    nolabel_line28/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  nolabel_line28/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.564    nolabel_line28/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.678 r  nolabel_line28/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.678    nolabel_line28/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.792 r  nolabel_line28/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.792    nolabel_line28/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.906 r  nolabel_line28/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    nolabel_line28/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  nolabel_line28/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    nolabel_line28/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  nolabel_line28/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    nolabel_line28/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  nolabel_line28/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    nolabel_line28/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  nolabel_line28/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    nolabel_line28/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  nolabel_line28/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    nolabel_line28/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  nolabel_line28/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.590    nolabel_line28/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.704 r  nolabel_line28/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    nolabel_line28/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.818 r  nolabel_line28/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    nolabel_line28/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  nolabel_line28/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    nolabel_line28/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  nolabel_line28/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    nolabel_line28/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  nolabel_line28/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    nolabel_line28/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  nolabel_line28/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    nolabel_line28/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  nolabel_line28/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.388    nolabel_line28/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  nolabel_line28/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.502    nolabel_line28/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  nolabel_line28/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.616    nolabel_line28/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  nolabel_line28/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.730    nolabel_line28/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.844 r  nolabel_line28/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.853    nolabel_line28/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  nolabel_line28/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.967    nolabel_line28/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.081 r  nolabel_line28/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    nolabel_line28/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  nolabel_line28/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    nolabel_line28/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  nolabel_line28/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    nolabel_line28/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  nolabel_line28/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    nolabel_line28/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  nolabel_line28/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    nolabel_line28/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  nolabel_line28/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    nolabel_line28/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.765 r  nolabel_line28/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.765    nolabel_line28/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.879 r  nolabel_line28/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.879    nolabel_line28/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.993 r  nolabel_line28/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.993    nolabel_line28/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.107 r  nolabel_line28/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.107    nolabel_line28/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  nolabel_line28/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.221    nolabel_line28/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.335 r  nolabel_line28/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.335    nolabel_line28/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.449 r  nolabel_line28/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.449    nolabel_line28/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  nolabel_line28/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.563    nolabel_line28/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  nolabel_line28/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    nolabel_line28/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  nolabel_line28/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    nolabel_line28/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.125 r  nolabel_line28/current_clk_cycles_reg[248]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.125    nolabel_line28/current_clk_cycles_reg[248]_i_1_n_6
    SLICE_X62Y92         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.508   104.849    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[249]/C
                         clock pessimism              0.180   105.029    
                         clock uncertainty           -0.035   104.993    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.062   105.055    nolabel_line28/current_clk_cycles_reg[249]
  -------------------------------------------------------------------
                         required time                        105.055    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                 90.930    

Slack (MET) :             90.951ns  (required time - arrival time)
  Source:                 nolabel_line28/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line28/current_clk_cycles_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 8.397ns (93.751%)  route 0.560ns (6.249%))
  Logic Levels:           63  (CARRY4=63)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 104.849 - 100.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.626     5.147    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line28/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.153    nolabel_line28/current_clk_cycles_reg[1]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.827 r  nolabel_line28/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.827    nolabel_line28/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  nolabel_line28/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    nolabel_line28/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  nolabel_line28/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    nolabel_line28/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  nolabel_line28/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    nolabel_line28/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  nolabel_line28/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    nolabel_line28/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  nolabel_line28/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    nolabel_line28/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  nolabel_line28/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    nolabel_line28/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  nolabel_line28/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    nolabel_line28/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  nolabel_line28/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    nolabel_line28/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  nolabel_line28/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    nolabel_line28/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  nolabel_line28/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.967    nolabel_line28/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  nolabel_line28/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.081    nolabel_line28/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  nolabel_line28/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    nolabel_line28/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  nolabel_line28/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.309    nolabel_line28/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  nolabel_line28/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    nolabel_line28/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  nolabel_line28/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    nolabel_line28/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  nolabel_line28/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    nolabel_line28/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  nolabel_line28/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.765    nolabel_line28/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  nolabel_line28/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line28/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line28/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.994    nolabel_line28/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  nolabel_line28/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    nolabel_line28/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  nolabel_line28/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.222    nolabel_line28/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  nolabel_line28/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.336    nolabel_line28/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  nolabel_line28/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.450    nolabel_line28/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  nolabel_line28/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.564    nolabel_line28/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.678 r  nolabel_line28/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.678    nolabel_line28/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.792 r  nolabel_line28/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.792    nolabel_line28/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.906 r  nolabel_line28/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    nolabel_line28/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  nolabel_line28/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    nolabel_line28/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  nolabel_line28/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    nolabel_line28/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  nolabel_line28/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    nolabel_line28/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  nolabel_line28/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    nolabel_line28/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  nolabel_line28/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    nolabel_line28/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  nolabel_line28/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.590    nolabel_line28/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.704 r  nolabel_line28/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    nolabel_line28/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.818 r  nolabel_line28/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    nolabel_line28/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  nolabel_line28/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    nolabel_line28/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  nolabel_line28/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    nolabel_line28/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  nolabel_line28/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    nolabel_line28/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  nolabel_line28/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    nolabel_line28/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  nolabel_line28/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.388    nolabel_line28/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  nolabel_line28/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.502    nolabel_line28/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  nolabel_line28/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.616    nolabel_line28/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  nolabel_line28/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.730    nolabel_line28/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.844 r  nolabel_line28/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.853    nolabel_line28/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  nolabel_line28/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.967    nolabel_line28/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.081 r  nolabel_line28/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    nolabel_line28/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  nolabel_line28/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    nolabel_line28/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  nolabel_line28/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    nolabel_line28/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  nolabel_line28/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    nolabel_line28/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  nolabel_line28/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    nolabel_line28/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  nolabel_line28/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    nolabel_line28/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.765 r  nolabel_line28/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.765    nolabel_line28/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.879 r  nolabel_line28/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.879    nolabel_line28/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.993 r  nolabel_line28/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.993    nolabel_line28/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.107 r  nolabel_line28/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.107    nolabel_line28/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  nolabel_line28/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.221    nolabel_line28/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.335 r  nolabel_line28/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.335    nolabel_line28/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.449 r  nolabel_line28/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.449    nolabel_line28/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  nolabel_line28/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.563    nolabel_line28/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  nolabel_line28/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    nolabel_line28/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  nolabel_line28/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    nolabel_line28/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.104 r  nolabel_line28/current_clk_cycles_reg[248]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.104    nolabel_line28/current_clk_cycles_reg[248]_i_1_n_4
    SLICE_X62Y92         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.508   104.849    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[251]/C
                         clock pessimism              0.180   105.029    
                         clock uncertainty           -0.035   104.993    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.062   105.055    nolabel_line28/current_clk_cycles_reg[251]
  -------------------------------------------------------------------
                         required time                        105.055    
                         arrival time                         -14.104    
  -------------------------------------------------------------------
                         slack                                 90.951    

Slack (MET) :             91.025ns  (required time - arrival time)
  Source:                 nolabel_line28/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line28/current_clk_cycles_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 8.323ns (93.699%)  route 0.560ns (6.301%))
  Logic Levels:           63  (CARRY4=63)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 104.849 - 100.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.626     5.147    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line28/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.153    nolabel_line28/current_clk_cycles_reg[1]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.827 r  nolabel_line28/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.827    nolabel_line28/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  nolabel_line28/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    nolabel_line28/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  nolabel_line28/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    nolabel_line28/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  nolabel_line28/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    nolabel_line28/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  nolabel_line28/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    nolabel_line28/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  nolabel_line28/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    nolabel_line28/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  nolabel_line28/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    nolabel_line28/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  nolabel_line28/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    nolabel_line28/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  nolabel_line28/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    nolabel_line28/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  nolabel_line28/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    nolabel_line28/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  nolabel_line28/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.967    nolabel_line28/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  nolabel_line28/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.081    nolabel_line28/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  nolabel_line28/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    nolabel_line28/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  nolabel_line28/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.309    nolabel_line28/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  nolabel_line28/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    nolabel_line28/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  nolabel_line28/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    nolabel_line28/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  nolabel_line28/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    nolabel_line28/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  nolabel_line28/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.765    nolabel_line28/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  nolabel_line28/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line28/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line28/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.994    nolabel_line28/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  nolabel_line28/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    nolabel_line28/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  nolabel_line28/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.222    nolabel_line28/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  nolabel_line28/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.336    nolabel_line28/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  nolabel_line28/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.450    nolabel_line28/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  nolabel_line28/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.564    nolabel_line28/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.678 r  nolabel_line28/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.678    nolabel_line28/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.792 r  nolabel_line28/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.792    nolabel_line28/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.906 r  nolabel_line28/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    nolabel_line28/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  nolabel_line28/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    nolabel_line28/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  nolabel_line28/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    nolabel_line28/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  nolabel_line28/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    nolabel_line28/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  nolabel_line28/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    nolabel_line28/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  nolabel_line28/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    nolabel_line28/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  nolabel_line28/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.590    nolabel_line28/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.704 r  nolabel_line28/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    nolabel_line28/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.818 r  nolabel_line28/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    nolabel_line28/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  nolabel_line28/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    nolabel_line28/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  nolabel_line28/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    nolabel_line28/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  nolabel_line28/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    nolabel_line28/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  nolabel_line28/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    nolabel_line28/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  nolabel_line28/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.388    nolabel_line28/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  nolabel_line28/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.502    nolabel_line28/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  nolabel_line28/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.616    nolabel_line28/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  nolabel_line28/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.730    nolabel_line28/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.844 r  nolabel_line28/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.853    nolabel_line28/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  nolabel_line28/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.967    nolabel_line28/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.081 r  nolabel_line28/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    nolabel_line28/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  nolabel_line28/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    nolabel_line28/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  nolabel_line28/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    nolabel_line28/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  nolabel_line28/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    nolabel_line28/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  nolabel_line28/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    nolabel_line28/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  nolabel_line28/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    nolabel_line28/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.765 r  nolabel_line28/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.765    nolabel_line28/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.879 r  nolabel_line28/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.879    nolabel_line28/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.993 r  nolabel_line28/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.993    nolabel_line28/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.107 r  nolabel_line28/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.107    nolabel_line28/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  nolabel_line28/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.221    nolabel_line28/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.335 r  nolabel_line28/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.335    nolabel_line28/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.449 r  nolabel_line28/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.449    nolabel_line28/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  nolabel_line28/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.563    nolabel_line28/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  nolabel_line28/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    nolabel_line28/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  nolabel_line28/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    nolabel_line28/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.030 r  nolabel_line28/current_clk_cycles_reg[248]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.030    nolabel_line28/current_clk_cycles_reg[248]_i_1_n_5
    SLICE_X62Y92         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.508   104.849    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[250]/C
                         clock pessimism              0.180   105.029    
                         clock uncertainty           -0.035   104.993    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.062   105.055    nolabel_line28/current_clk_cycles_reg[250]
  -------------------------------------------------------------------
                         required time                        105.055    
                         arrival time                         -14.030    
  -------------------------------------------------------------------
                         slack                                 91.025    

Slack (MET) :             91.041ns  (required time - arrival time)
  Source:                 nolabel_line28/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line28/current_clk_cycles_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 8.307ns (93.688%)  route 0.560ns (6.312%))
  Logic Levels:           63  (CARRY4=63)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 104.849 - 100.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.626     5.147    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line28/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.153    nolabel_line28/current_clk_cycles_reg[1]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.827 r  nolabel_line28/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.827    nolabel_line28/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  nolabel_line28/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    nolabel_line28/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  nolabel_line28/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    nolabel_line28/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  nolabel_line28/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    nolabel_line28/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  nolabel_line28/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    nolabel_line28/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  nolabel_line28/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    nolabel_line28/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  nolabel_line28/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    nolabel_line28/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  nolabel_line28/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    nolabel_line28/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  nolabel_line28/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    nolabel_line28/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  nolabel_line28/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    nolabel_line28/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  nolabel_line28/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.967    nolabel_line28/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  nolabel_line28/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.081    nolabel_line28/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  nolabel_line28/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    nolabel_line28/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  nolabel_line28/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.309    nolabel_line28/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  nolabel_line28/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    nolabel_line28/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  nolabel_line28/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    nolabel_line28/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  nolabel_line28/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    nolabel_line28/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  nolabel_line28/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.765    nolabel_line28/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  nolabel_line28/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line28/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line28/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.994    nolabel_line28/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  nolabel_line28/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    nolabel_line28/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  nolabel_line28/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.222    nolabel_line28/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  nolabel_line28/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.336    nolabel_line28/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  nolabel_line28/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.450    nolabel_line28/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  nolabel_line28/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.564    nolabel_line28/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.678 r  nolabel_line28/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.678    nolabel_line28/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.792 r  nolabel_line28/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.792    nolabel_line28/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.906 r  nolabel_line28/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    nolabel_line28/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  nolabel_line28/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    nolabel_line28/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  nolabel_line28/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    nolabel_line28/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  nolabel_line28/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    nolabel_line28/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  nolabel_line28/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    nolabel_line28/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  nolabel_line28/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    nolabel_line28/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  nolabel_line28/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.590    nolabel_line28/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.704 r  nolabel_line28/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    nolabel_line28/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.818 r  nolabel_line28/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    nolabel_line28/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  nolabel_line28/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    nolabel_line28/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  nolabel_line28/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    nolabel_line28/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  nolabel_line28/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    nolabel_line28/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  nolabel_line28/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    nolabel_line28/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  nolabel_line28/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.388    nolabel_line28/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  nolabel_line28/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.502    nolabel_line28/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  nolabel_line28/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.616    nolabel_line28/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  nolabel_line28/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.730    nolabel_line28/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.844 r  nolabel_line28/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.853    nolabel_line28/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  nolabel_line28/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.967    nolabel_line28/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.081 r  nolabel_line28/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    nolabel_line28/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  nolabel_line28/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    nolabel_line28/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  nolabel_line28/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    nolabel_line28/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  nolabel_line28/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    nolabel_line28/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  nolabel_line28/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    nolabel_line28/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  nolabel_line28/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    nolabel_line28/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.765 r  nolabel_line28/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.765    nolabel_line28/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.879 r  nolabel_line28/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.879    nolabel_line28/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.993 r  nolabel_line28/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.993    nolabel_line28/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.107 r  nolabel_line28/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.107    nolabel_line28/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  nolabel_line28/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.221    nolabel_line28/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.335 r  nolabel_line28/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.335    nolabel_line28/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.449 r  nolabel_line28/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.449    nolabel_line28/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  nolabel_line28/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.563    nolabel_line28/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  nolabel_line28/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    nolabel_line28/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  nolabel_line28/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    nolabel_line28/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.014 r  nolabel_line28/current_clk_cycles_reg[248]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.014    nolabel_line28/current_clk_cycles_reg[248]_i_1_n_7
    SLICE_X62Y92         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.508   104.849    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[248]/C
                         clock pessimism              0.180   105.029    
                         clock uncertainty           -0.035   104.993    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.062   105.055    nolabel_line28/current_clk_cycles_reg[248]
  -------------------------------------------------------------------
                         required time                        105.055    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                 91.041    

Slack (MET) :             91.044ns  (required time - arrival time)
  Source:                 nolabel_line28/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line28/current_clk_cycles_reg[245]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 8.304ns (93.686%)  route 0.560ns (6.314%))
  Logic Levels:           62  (CARRY4=62)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 104.849 - 100.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.626     5.147    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line28/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.153    nolabel_line28/current_clk_cycles_reg[1]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.827 r  nolabel_line28/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.827    nolabel_line28/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  nolabel_line28/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    nolabel_line28/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  nolabel_line28/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    nolabel_line28/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  nolabel_line28/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    nolabel_line28/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  nolabel_line28/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    nolabel_line28/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  nolabel_line28/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    nolabel_line28/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  nolabel_line28/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    nolabel_line28/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  nolabel_line28/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    nolabel_line28/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  nolabel_line28/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    nolabel_line28/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  nolabel_line28/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    nolabel_line28/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  nolabel_line28/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.967    nolabel_line28/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  nolabel_line28/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.081    nolabel_line28/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  nolabel_line28/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    nolabel_line28/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  nolabel_line28/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.309    nolabel_line28/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  nolabel_line28/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    nolabel_line28/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  nolabel_line28/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    nolabel_line28/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  nolabel_line28/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    nolabel_line28/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  nolabel_line28/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.765    nolabel_line28/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  nolabel_line28/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line28/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line28/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.994    nolabel_line28/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  nolabel_line28/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    nolabel_line28/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  nolabel_line28/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.222    nolabel_line28/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  nolabel_line28/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.336    nolabel_line28/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  nolabel_line28/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.450    nolabel_line28/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  nolabel_line28/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.564    nolabel_line28/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.678 r  nolabel_line28/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.678    nolabel_line28/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.792 r  nolabel_line28/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.792    nolabel_line28/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.906 r  nolabel_line28/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    nolabel_line28/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  nolabel_line28/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    nolabel_line28/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  nolabel_line28/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    nolabel_line28/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  nolabel_line28/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    nolabel_line28/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  nolabel_line28/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    nolabel_line28/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  nolabel_line28/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    nolabel_line28/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  nolabel_line28/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.590    nolabel_line28/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.704 r  nolabel_line28/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    nolabel_line28/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.818 r  nolabel_line28/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    nolabel_line28/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  nolabel_line28/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    nolabel_line28/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  nolabel_line28/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    nolabel_line28/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  nolabel_line28/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    nolabel_line28/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  nolabel_line28/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    nolabel_line28/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  nolabel_line28/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.388    nolabel_line28/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  nolabel_line28/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.502    nolabel_line28/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  nolabel_line28/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.616    nolabel_line28/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  nolabel_line28/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.730    nolabel_line28/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.844 r  nolabel_line28/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.853    nolabel_line28/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  nolabel_line28/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.967    nolabel_line28/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.081 r  nolabel_line28/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    nolabel_line28/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  nolabel_line28/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    nolabel_line28/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  nolabel_line28/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    nolabel_line28/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  nolabel_line28/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    nolabel_line28/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  nolabel_line28/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    nolabel_line28/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  nolabel_line28/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    nolabel_line28/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.765 r  nolabel_line28/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.765    nolabel_line28/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.879 r  nolabel_line28/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.879    nolabel_line28/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.993 r  nolabel_line28/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.993    nolabel_line28/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.107 r  nolabel_line28/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.107    nolabel_line28/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  nolabel_line28/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.221    nolabel_line28/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.335 r  nolabel_line28/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.335    nolabel_line28/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.449 r  nolabel_line28/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.449    nolabel_line28/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  nolabel_line28/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.563    nolabel_line28/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  nolabel_line28/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    nolabel_line28/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.011 r  nolabel_line28/current_clk_cycles_reg[244]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.011    nolabel_line28/current_clk_cycles_reg[244]_i_1_n_6
    SLICE_X62Y91         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[245]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.508   104.849    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[245]/C
                         clock pessimism              0.180   105.029    
                         clock uncertainty           -0.035   104.993    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)        0.062   105.055    nolabel_line28/current_clk_cycles_reg[245]
  -------------------------------------------------------------------
                         required time                        105.055    
                         arrival time                         -14.011    
  -------------------------------------------------------------------
                         slack                                 91.044    

Slack (MET) :             91.065ns  (required time - arrival time)
  Source:                 nolabel_line28/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line28/current_clk_cycles_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 8.283ns (93.671%)  route 0.560ns (6.329%))
  Logic Levels:           62  (CARRY4=62)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 104.849 - 100.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.626     5.147    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line28/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.153    nolabel_line28/current_clk_cycles_reg[1]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.827 r  nolabel_line28/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.827    nolabel_line28/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  nolabel_line28/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    nolabel_line28/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  nolabel_line28/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    nolabel_line28/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  nolabel_line28/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    nolabel_line28/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  nolabel_line28/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    nolabel_line28/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  nolabel_line28/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    nolabel_line28/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  nolabel_line28/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    nolabel_line28/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  nolabel_line28/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    nolabel_line28/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  nolabel_line28/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    nolabel_line28/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  nolabel_line28/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    nolabel_line28/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  nolabel_line28/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.967    nolabel_line28/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  nolabel_line28/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.081    nolabel_line28/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  nolabel_line28/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    nolabel_line28/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  nolabel_line28/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.309    nolabel_line28/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  nolabel_line28/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    nolabel_line28/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  nolabel_line28/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    nolabel_line28/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  nolabel_line28/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    nolabel_line28/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  nolabel_line28/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.765    nolabel_line28/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  nolabel_line28/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line28/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line28/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.994    nolabel_line28/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  nolabel_line28/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    nolabel_line28/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  nolabel_line28/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.222    nolabel_line28/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  nolabel_line28/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.336    nolabel_line28/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  nolabel_line28/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.450    nolabel_line28/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  nolabel_line28/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.564    nolabel_line28/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.678 r  nolabel_line28/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.678    nolabel_line28/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.792 r  nolabel_line28/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.792    nolabel_line28/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.906 r  nolabel_line28/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    nolabel_line28/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  nolabel_line28/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    nolabel_line28/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  nolabel_line28/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    nolabel_line28/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  nolabel_line28/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    nolabel_line28/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  nolabel_line28/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    nolabel_line28/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  nolabel_line28/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    nolabel_line28/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  nolabel_line28/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.590    nolabel_line28/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.704 r  nolabel_line28/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    nolabel_line28/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.818 r  nolabel_line28/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    nolabel_line28/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  nolabel_line28/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    nolabel_line28/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  nolabel_line28/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    nolabel_line28/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  nolabel_line28/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    nolabel_line28/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  nolabel_line28/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    nolabel_line28/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  nolabel_line28/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.388    nolabel_line28/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  nolabel_line28/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.502    nolabel_line28/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  nolabel_line28/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.616    nolabel_line28/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  nolabel_line28/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.730    nolabel_line28/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.844 r  nolabel_line28/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.853    nolabel_line28/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  nolabel_line28/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.967    nolabel_line28/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.081 r  nolabel_line28/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.081    nolabel_line28/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  nolabel_line28/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    nolabel_line28/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  nolabel_line28/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.309    nolabel_line28/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  nolabel_line28/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.423    nolabel_line28/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  nolabel_line28/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.537    nolabel_line28/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.651 r  nolabel_line28/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.651    nolabel_line28/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.765 r  nolabel_line28/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.765    nolabel_line28/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.879 r  nolabel_line28/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.879    nolabel_line28/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.993 r  nolabel_line28/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.993    nolabel_line28/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.107 r  nolabel_line28/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.107    nolabel_line28/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  nolabel_line28/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.221    nolabel_line28/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.335 r  nolabel_line28/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.335    nolabel_line28/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.449 r  nolabel_line28/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.449    nolabel_line28/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  nolabel_line28/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.563    nolabel_line28/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  nolabel_line28/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    nolabel_line28/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.990 r  nolabel_line28/current_clk_cycles_reg[244]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.990    nolabel_line28/current_clk_cycles_reg[244]_i_1_n_4
    SLICE_X62Y91         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.508   104.849    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[247]/C
                         clock pessimism              0.180   105.029    
                         clock uncertainty           -0.035   104.993    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)        0.062   105.055    nolabel_line28/current_clk_cycles_reg[247]
  -------------------------------------------------------------------
                         required time                        105.055    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                 91.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 nolabel_line18/nolabel_line13/rxshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.556     1.439    nolabel_line18/nolabel_line13/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  nolabel_line18/nolabel_line13/rxshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line18/nolabel_line13/rxshiftreg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.636    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/DIA0
    SLICE_X56Y72         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.821     1.949    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X56Y72         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y72         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.599    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 nolabel_line18/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.554     1.437    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  nolabel_line18/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line18/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.228     1.806    nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7/A0
    SLICE_X56Y73         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.819     1.947    nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7/WCLK
    SLICE_X56Y73         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7/DP/CLK
                         clock pessimism             -0.497     1.450    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 nolabel_line18/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.554     1.437    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  nolabel_line18/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line18/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.228     1.806    nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7/A0
    SLICE_X56Y73         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.819     1.947    nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7/WCLK
    SLICE_X56Y73         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7/SP/CLK
                         clock pessimism             -0.497     1.450    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 nolabel_line18/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.554     1.437    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  nolabel_line18/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line18/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.228     1.806    nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7__0/A0
    SLICE_X56Y73         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.819     1.947    nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7__0/WCLK
    SLICE_X56Y73         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7__0/DP/CLK
                         clock pessimism             -0.497     1.450    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 nolabel_line18/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.554     1.437    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  nolabel_line18/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line18/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.228     1.806    nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7__0/A0
    SLICE_X56Y73         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.819     1.947    nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7__0/WCLK
    SLICE_X56Y73         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7__0/SP/CLK
                         clock pessimism             -0.497     1.450    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    nolabel_line18/nolabel_line24/fifo_reg_0_1_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line18/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.691%)  route 0.290ns (67.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.554     1.437    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  nolabel_line18/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line18/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.290     1.869    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X56Y72         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.821     1.949    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X56Y72         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.762    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line18/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.691%)  route 0.290ns (67.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.554     1.437    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  nolabel_line18/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line18/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.290     1.869    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X56Y72         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.821     1.949    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X56Y72         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.762    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line18/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.691%)  route 0.290ns (67.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.554     1.437    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  nolabel_line18/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line18/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.290     1.869    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X56Y72         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.821     1.949    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X56Y72         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.762    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line18/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.691%)  route 0.290ns (67.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.554     1.437    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  nolabel_line18/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line18/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.290     1.869    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X56Y72         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.821     1.949    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X56Y72         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.762    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line18/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.691%)  route 0.290ns (67.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.554     1.437    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  nolabel_line18/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line18/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.290     1.869    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X56Y72         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.821     1.949    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X56Y72         RAMD32                                       r  nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.762    nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X65Y67   elbowPWM/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X65Y69   elbowPWM/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X65Y69   elbowPWM/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X65Y70   elbowPWM/counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X65Y70   elbowPWM/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X65Y70   elbowPWM/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X65Y70   elbowPWM/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X65Y71   elbowPWM/counter_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X65Y71   elbowPWM/counter_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y72   nolabel_line18/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line18/nolabel_line24/dout_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.219ns  (logic 3.962ns (42.980%)  route 5.256ns (57.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.542     5.063    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  nolabel_line18/nolabel_line24/dout_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  nolabel_line18/nolabel_line24/dout_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           5.256    10.775    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.282 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.282    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/nolabel_line24/dout_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 3.970ns (43.252%)  route 5.209ns (56.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.545     5.066    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  nolabel_line18/nolabel_line24/dout_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  nolabel_line18/nolabel_line24/dout_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           5.209    10.731    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         3.514    14.246 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.246    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/nolabel_line24/dout_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.163ns  (logic 3.961ns (43.227%)  route 5.202ns (56.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.545     5.066    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  nolabel_line18/nolabel_line24/dout_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  nolabel_line18/nolabel_line24/dout_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.202    10.724    lopt
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.229 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.229    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 elbowPWM/servo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            elbow_servo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.881ns  (logic 4.026ns (45.331%)  route 4.855ns (54.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.613     5.134    elbowPWM/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  elbowPWM/servo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  elbowPWM/servo_reg/Q
                         net (fo=1, routed)           4.855    10.507    elbow_servo_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.508    14.015 r  elbow_servo_OBUF_inst/O
                         net (fo=0)                   0.000    14.015    elbow_servo
    M18                                                               r  elbow_servo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/nolabel_line24/dout_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.806ns  (logic 4.027ns (45.728%)  route 4.779ns (54.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.541     5.062    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X54Y73         FDRE                                         r  nolabel_line18/nolabel_line24/dout_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  nolabel_line18/nolabel_line24/dout_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.779    10.359    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         3.509    13.868 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.868    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/nolabel_line24/dout_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.736ns  (logic 3.965ns (45.382%)  route 4.772ns (54.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.545     5.066    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  nolabel_line18/nolabel_line24/dout_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  nolabel_line18/nolabel_line24/dout_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.772    10.293    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         3.509    13.802 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.802    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shoulderPWM/servo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            shoulder_servo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.636ns  (logic 3.993ns (46.234%)  route 4.643ns (53.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.612     5.133    shoulderPWM/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  shoulderPWM/servo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  shoulderPWM/servo_reg/Q
                         net (fo=1, routed)           4.643    10.232    shoulder_servo_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537    13.769 r  shoulder_servo_OBUF_inst/O
                         net (fo=0)                   0.000    13.769    shoulder_servo
    K17                                                               r  shoulder_servo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/nolabel_line24/dout_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 3.957ns (45.461%)  route 4.747ns (54.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.541     5.062    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  nolabel_line18/nolabel_line24/dout_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  nolabel_line18/nolabel_line24/dout_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.747    10.265    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.765 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.765    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/nolabel_line24/dout_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 3.957ns (46.087%)  route 4.629ns (53.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.542     5.063    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  nolabel_line18/nolabel_line24/dout_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  nolabel_line18/nolabel_line24/dout_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.629    10.148    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.649 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.649    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.868ns  (logic 4.022ns (51.118%)  route 3.846ns (48.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.547     5.068    nolabel_line18/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  nolabel_line18/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  nolabel_line18/y_reg[2]/Q
                         net (fo=44, routed)          3.846     9.432    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.935 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.935    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line18/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.360ns (70.696%)  route 0.564ns (29.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.580     1.463    nolabel_line18/clk_IBUF_BUFG
    SLICE_X61Y73         FDSE                                         r  nolabel_line18/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDSE (Prop_fdse_C_Q)         0.141     1.604 r  nolabel_line18/x_reg[0]/Q
                         net (fo=32, routed)          0.564     2.168    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.387 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.387    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line28/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.423ns (70.672%)  route 0.591ns (29.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.584     1.467    nolabel_line28/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  nolabel_line28/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.148     1.615 r  nolabel_line28/en_reg/Q
                         net (fo=4, routed)           0.591     2.206    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.275     3.481 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.481    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.349ns (62.864%)  route 0.797ns (37.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.580     1.463    nolabel_line18/clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  nolabel_line18/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  nolabel_line18/x_reg[1]/Q
                         net (fo=34, routed)          0.797     2.401    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.610 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.610    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.380ns (60.812%)  route 0.890ns (39.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.580     1.463    nolabel_line18/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  nolabel_line18/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  nolabel_line18/x_reg[2]/Q
                         net (fo=26, routed)          0.890     2.517    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.733 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.733    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/y_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.615ns  (logic 1.350ns (51.632%)  route 1.265ns (48.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.555     1.438    nolabel_line18/clk_IBUF_BUFG
    SLICE_X55Y70         FDSE                                         r  nolabel_line18/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDSE (Prop_fdse_C_Q)         0.141     1.579 r  nolabel_line18/y_reg[0]/Q
                         net (fo=37, routed)          1.265     2.844    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.054 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.054    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.709ns  (logic 1.390ns (51.318%)  route 1.319ns (48.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.558     1.441    nolabel_line18/clk_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  nolabel_line18/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  nolabel_line18/y_reg[1]/Q
                         net (fo=47, routed)          1.319     2.924    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.150 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.150    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.369ns (49.945%)  route 1.372ns (50.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.556     1.439    nolabel_line18/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  nolabel_line18/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  nolabel_line18/y_reg[2]/Q
                         net (fo=44, routed)          1.372     2.975    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.180 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.180    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/nolabel_line24/dout_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.803ns  (logic 1.372ns (48.930%)  route 1.432ns (51.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.554     1.437    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  nolabel_line18/nolabel_line24/dout_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line18/nolabel_line24/dout_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.432     3.010    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.240 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.240    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/nolabel_line24/dout_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.081ns  (logic 1.343ns (43.589%)  route 1.738ns (56.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.552     1.435    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  nolabel_line18/nolabel_line24/dout_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  nolabel_line18/nolabel_line24/dout_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.738     3.314    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         1.202     4.516 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.516    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/nolabel_line24/dout_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.141ns  (logic 1.343ns (42.761%)  route 1.798ns (57.239%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.554     1.437    nolabel_line18/nolabel_line24/clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  nolabel_line18/nolabel_line24/dout_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line18/nolabel_line24/dout_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.798     3.376    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.578 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.578    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           360 Endpoints
Min Delay           360 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line28/current_clk_cycles_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.178ns  (logic 1.565ns (11.040%)  route 12.613ns (88.960%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=53, routed)          6.430     7.872    nolabel_line28/reset_IBUF
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line28/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.183    14.178    nolabel_line28/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.508     4.849    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line28/current_clk_cycles_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.178ns  (logic 1.565ns (11.040%)  route 12.613ns (88.960%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=53, routed)          6.430     7.872    nolabel_line28/reset_IBUF
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line28/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.183    14.178    nolabel_line28/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.508     4.849    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line28/current_clk_cycles_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.178ns  (logic 1.565ns (11.040%)  route 12.613ns (88.960%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=53, routed)          6.430     7.872    nolabel_line28/reset_IBUF
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line28/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.183    14.178    nolabel_line28/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.508     4.849    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line28/current_clk_cycles_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.178ns  (logic 1.565ns (11.040%)  route 12.613ns (88.960%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=53, routed)          6.430     7.872    nolabel_line28/reset_IBUF
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line28/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.183    14.178    nolabel_line28/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.508     4.849    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line28/current_clk_cycles_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.037ns  (logic 1.565ns (11.151%)  route 12.472ns (88.849%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=53, routed)          6.430     7.872    nolabel_line28/reset_IBUF
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line28/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.042    14.037    nolabel_line28/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.509     4.850    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line28/current_clk_cycles_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.037ns  (logic 1.565ns (11.151%)  route 12.472ns (88.849%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=53, routed)          6.430     7.872    nolabel_line28/reset_IBUF
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line28/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.042    14.037    nolabel_line28/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.509     4.850    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line28/current_clk_cycles_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.037ns  (logic 1.565ns (11.151%)  route 12.472ns (88.849%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=53, routed)          6.430     7.872    nolabel_line28/reset_IBUF
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line28/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.042    14.037    nolabel_line28/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.509     4.850    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line28/current_clk_cycles_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.037ns  (logic 1.565ns (11.151%)  route 12.472ns (88.849%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=53, routed)          6.430     7.872    nolabel_line28/reset_IBUF
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line28/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.042    14.037    nolabel_line28/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.509     4.850    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line28/current_clk_cycles_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.887ns  (logic 1.565ns (11.272%)  route 12.321ns (88.728%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=53, routed)          6.430     7.872    nolabel_line28/reset_IBUF
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line28/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         5.891    13.887    nolabel_line28/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.511     4.852    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line28/current_clk_cycles_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.887ns  (logic 1.565ns (11.272%)  route 12.321ns (88.728%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=53, routed)          6.430     7.872    nolabel_line28/reset_IBUF
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line28/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         5.891    13.887    nolabel_line28/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.511     4.852    nolabel_line28/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  nolabel_line28/current_clk_cycles_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line18/nolabel_line13/rxshiftreg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.863ns  (logic 0.224ns (12.041%)  route 1.638ns (87.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=4, routed)           1.638     1.863    nolabel_line18/nolabel_line13/rx_IBUF
    SLICE_X57Y75         FDRE                                         r  nolabel_line18/nolabel_line13/rxshiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.818     1.946    nolabel_line18/nolabel_line13/clk_IBUF_BUFG
    SLICE_X57Y75         FDRE                                         r  nolabel_line18/nolabel_line13/rxshiftreg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line18/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.210ns (10.374%)  route 1.810ns (89.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=53, routed)          1.810     2.020    nolabel_line18/reset_IBUF
    SLICE_X54Y69         FDRE                                         r  nolabel_line18/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.824     1.952    nolabel_line18/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  nolabel_line18/y_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line18/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.210ns (10.374%)  route 1.810ns (89.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=53, routed)          1.810     2.020    nolabel_line18/reset_IBUF
    SLICE_X54Y69         FDRE                                         r  nolabel_line18/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.824     1.952    nolabel_line18/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  nolabel_line18/y_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line18/nolabel_line13/clear_samplecounter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.068ns  (logic 0.269ns (13.024%)  route 1.798ns (86.976%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rx_IBUF_inst/O
                         net (fo=4, routed)           1.798     2.023    nolabel_line18/nolabel_line13/rx_IBUF
    SLICE_X61Y76         LUT4 (Prop_lut4_I0_O)        0.045     2.068 r  nolabel_line18/nolabel_line13/clear_samplecounter_i_1/O
                         net (fo=1, routed)           0.000     2.068    nolabel_line18/nolabel_line13/clear_samplecounter_i_1_n_0
    SLICE_X61Y76         FDRE                                         r  nolabel_line18/nolabel_line13/clear_samplecounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.846     1.974    nolabel_line18/nolabel_line13/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  nolabel_line18/nolabel_line13/clear_samplecounter_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line18/y_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.080ns  (logic 0.210ns (10.071%)  route 1.871ns (89.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=53, routed)          1.871     2.080    nolabel_line18/reset_IBUF
    SLICE_X55Y70         FDSE                                         r  nolabel_line18/y_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.823     1.951    nolabel_line18/clk_IBUF_BUFG
    SLICE_X55Y70         FDSE                                         r  nolabel_line18/y_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line18/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.080ns  (logic 0.210ns (10.071%)  route 1.871ns (89.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=53, routed)          1.871     2.080    nolabel_line18/reset_IBUF
    SLICE_X55Y70         FDRE                                         r  nolabel_line18/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.823     1.951    nolabel_line18/clk_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  nolabel_line18/y_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line18/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.080ns  (logic 0.210ns (10.071%)  route 1.871ns (89.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=53, routed)          1.871     2.080    nolabel_line18/reset_IBUF
    SLICE_X54Y70         FDRE                                         r  nolabel_line18/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.823     1.951    nolabel_line18/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  nolabel_line18/y_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line18/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.162ns  (logic 0.210ns (9.692%)  route 1.952ns (90.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=53, routed)          1.952     2.162    nolabel_line18/reset_IBUF
    SLICE_X56Y69         FDRE                                         r  nolabel_line18/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.824     1.952    nolabel_line18/clk_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  nolabel_line18/y_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line18/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.162ns  (logic 0.210ns (9.692%)  route 1.952ns (90.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=53, routed)          1.952     2.162    nolabel_line18/reset_IBUF
    SLICE_X56Y69         FDRE                                         r  nolabel_line18/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.824     1.952    nolabel_line18/clk_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  nolabel_line18/y_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line18/nolabel_line13/nextstate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.210ns  (logic 0.268ns (12.141%)  route 1.941ns (87.859%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rx_IBUF_inst/O
                         net (fo=4, routed)           1.941     2.166    nolabel_line18/nolabel_line13/rx_IBUF
    SLICE_X60Y77         LUT5 (Prop_lut5_I0_O)        0.044     2.210 r  nolabel_line18/nolabel_line13/nextstate_i_1/O
                         net (fo=1, routed)           0.000     2.210    nolabel_line18/nolabel_line13/nextstate_0
    SLICE_X60Y77         FDRE                                         r  nolabel_line18/nolabel_line13/nextstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.849     1.976    nolabel_line18/nolabel_line13/clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  nolabel_line18/nolabel_line13/nextstate_reg/C





